
Ruka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017678  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b4  08017858  08017858  00027858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018e0c  08018e0c  00030248  2**0
                  CONTENTS
  4 .ARM          00000008  08018e0c  08018e0c  00028e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018e14  08018e14  00030248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08018e14  08018e14  00028e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000010  08018e24  08018e24  00028e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  08018e34  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008a0  20000248  0801907c  00030248  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ae8  0801907c  00030ae8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030248  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030278  2**0
                  CONTENTS, READONLY
 13 .debug_info   000483c9  00000000  00000000  000302bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008a08  00000000  00000000  00078684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000029f0  00000000  00000000  00081090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000020d8  00000000  00000000  00083a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00033abc  00000000  00000000  00085b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00037c42  00000000  00000000  000b9614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001298e2  00000000  00000000  000f1256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000cb78  00000000  00000000  0021ab38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  002276b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000248 	.word	0x20000248
 80001fc:	00000000 	.word	0x00000000
 8000200:	08017840 	.word	0x08017840

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000024c 	.word	0x2000024c
 800021c:	08017840 	.word	0x08017840

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <_ZN15Adafruit_SensorC1Ev>:
} sensor_t;

class Adafruit_Sensor {
 public:
  // Constructor(s)
  Adafruit_Sensor() {}
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <_ZN15Adafruit_SensorC1Ev+0x1c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	08018284 	.word	0x08018284

08001060 <_ZN15Adafruit_SensorD1Ev>:
  virtual ~Adafruit_Sensor() {}
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	4a04      	ldr	r2, [pc, #16]	; (800107c <_ZN15Adafruit_SensorD1Ev+0x1c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4618      	mov	r0, r3
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	08018284 	.word	0x08018284

08001080 <_ZN15Adafruit_SensorD0Ev>:
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ffe9 	bl	8001060 <_ZN15Adafruit_SensorD1Ev>
 800108e:	2108      	movs	r1, #8
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f011 ffa2 	bl	8012fda <_ZdlPvj>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <_ZN15Adafruit_Sensor15enableAutoRangeEb>:

  // These must be defined by the subclass
  virtual void enableAutoRange(bool enabled) {};
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <_ZN15Adafruit_BNO055C1Elh>:
/**************************************************************************/
/*!
    @brief  Instantiates a new Adafruit_BNO055 class
*/
/**************************************************************************/
Adafruit_BNO055::Adafruit_BNO055(int32_t sensorID, uint8_t address)
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	4613      	mov	r3, r2
 80010c4:	71fb      	strb	r3, [r7, #7]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ffb9 	bl	8001040 <_ZN15Adafruit_SensorC1Ev>
 80010ce:	4a07      	ldr	r2, [pc, #28]	; (80010ec <_ZN15Adafruit_BNO055C1Elh+0x34>)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	601a      	str	r2, [r3, #0]
{
  _sensorID = sensorID;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	609a      	str	r2, [r3, #8]
  _address = address;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	79fa      	ldrb	r2, [r7, #7]
 80010de:	715a      	strb	r2, [r3, #5]
}
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	08018268 	.word	0x08018268

080010f0 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>:
/*!
    @brief  Gets a vector reading from the specified source
*/
/**************************************************************************/
imu::Vector<3> Adafruit_BNO055::getVector(adafruit_vector_type_t vector_type)
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	4613      	mov	r3, r2
 80010fc:	71fb      	strb	r3, [r7, #7]
  imu::Vector<3> xyz;
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f000 fa5c 	bl	80015bc <_ZN3imu6VectorILh3EEC1Ev>
  uint8_t buffer[6];
  memset (buffer, 0, 6);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2206      	movs	r2, #6
 800110a:	2100      	movs	r1, #0
 800110c:	4618      	mov	r0, r3
 800110e:	f013 f850 	bl	80141b2 <memset>

  int16_t x, y, z;
  x = y = z = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	83fb      	strh	r3, [r7, #30]
 8001116:	8bfb      	ldrh	r3, [r7, #30]
 8001118:	83bb      	strh	r3, [r7, #28]
 800111a:	8bbb      	ldrh	r3, [r7, #28]
 800111c:	837b      	strh	r3, [r7, #26]

  /* Read vector data (6 bytes) */
  readLen((adafruit_bno055_reg_t)vector_type, buffer, 6);
 800111e:	f107 0214 	add.w	r2, r7, #20
 8001122:	79f9      	ldrb	r1, [r7, #7]
 8001124:	2306      	movs	r3, #6
 8001126:	68b8      	ldr	r0, [r7, #8]
 8001128:	f000 fa05 	bl	8001536 <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>

  x = ((int16_t)buffer[0]) | (((int16_t)buffer[1]) << 8);
 800112c:	7d3b      	ldrb	r3, [r7, #20]
 800112e:	b21a      	sxth	r2, r3
 8001130:	7d7b      	ldrb	r3, [r7, #21]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	b21b      	sxth	r3, r3
 8001136:	4313      	orrs	r3, r2
 8001138:	837b      	strh	r3, [r7, #26]
  y = ((int16_t)buffer[2]) | (((int16_t)buffer[3]) << 8);
 800113a:	7dbb      	ldrb	r3, [r7, #22]
 800113c:	b21a      	sxth	r2, r3
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	b21b      	sxth	r3, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	83bb      	strh	r3, [r7, #28]
  z = ((int16_t)buffer[4]) | (((int16_t)buffer[5]) << 8);
 8001148:	7e3b      	ldrb	r3, [r7, #24]
 800114a:	b21a      	sxth	r2, r3
 800114c:	7e7b      	ldrb	r3, [r7, #25]
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	b21b      	sxth	r3, r3
 8001152:	4313      	orrs	r3, r2
 8001154:	83fb      	strh	r3, [r7, #30]

  /* Convert the value to an appropriate range (section 3.6.4) */
  /* and assign the value to the Vector type */
  switch(vector_type)
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	3b08      	subs	r3, #8
 800115a:	2b26      	cmp	r3, #38	; 0x26
 800115c:	f200 8152 	bhi.w	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
 8001160:	a201      	add	r2, pc, #4	; (adr r2, 8001168 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x78>)
 8001162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001166:	bf00      	nop
 8001168:	08001385 	.word	0x08001385
 800116c:	08001405 	.word	0x08001405
 8001170:	08001405 	.word	0x08001405
 8001174:	08001405 	.word	0x08001405
 8001178:	08001405 	.word	0x08001405
 800117c:	08001405 	.word	0x08001405
 8001180:	08001205 	.word	0x08001205
 8001184:	08001405 	.word	0x08001405
 8001188:	08001405 	.word	0x08001405
 800118c:	08001405 	.word	0x08001405
 8001190:	08001405 	.word	0x08001405
 8001194:	08001405 	.word	0x08001405
 8001198:	08001285 	.word	0x08001285
 800119c:	08001405 	.word	0x08001405
 80011a0:	08001405 	.word	0x08001405
 80011a4:	08001405 	.word	0x08001405
 80011a8:	08001405 	.word	0x08001405
 80011ac:	08001405 	.word	0x08001405
 80011b0:	08001305 	.word	0x08001305
 80011b4:	08001405 	.word	0x08001405
 80011b8:	08001405 	.word	0x08001405
 80011bc:	08001405 	.word	0x08001405
 80011c0:	08001405 	.word	0x08001405
 80011c4:	08001405 	.word	0x08001405
 80011c8:	08001405 	.word	0x08001405
 80011cc:	08001405 	.word	0x08001405
 80011d0:	08001405 	.word	0x08001405
 80011d4:	08001405 	.word	0x08001405
 80011d8:	08001405 	.word	0x08001405
 80011dc:	08001405 	.word	0x08001405
 80011e0:	08001405 	.word	0x08001405
 80011e4:	08001405 	.word	0x08001405
 80011e8:	08001385 	.word	0x08001385
 80011ec:	08001405 	.word	0x08001405
 80011f0:	08001405 	.word	0x08001405
 80011f4:	08001405 	.word	0x08001405
 80011f8:	08001405 	.word	0x08001405
 80011fc:	08001405 	.word	0x08001405
 8001200:	08001385 	.word	0x08001385
  {
    case VECTOR_MAGNETOMETER:
      /* 1uT = 16 LSB */
      xyz[0] = ((double)x)/16.0;
 8001204:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f9b3 	bl	8000574 <__aeabi_i2d>
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	4b7f      	ldr	r3, [pc, #508]	; (8001410 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001214:	f7ff fb42 	bl	800089c <__aeabi_ddiv>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4614      	mov	r4, r2
 800121e:	461d      	mov	r5, r3
 8001220:	2100      	movs	r1, #0
 8001222:	68f8      	ldr	r0, [r7, #12]
 8001224:	f000 f9d9 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001228:	4603      	mov	r3, r0
 800122a:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/16.0;
 800122e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f99e 	bl	8000574 <__aeabi_i2d>
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	4b74      	ldr	r3, [pc, #464]	; (8001410 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 800123e:	f7ff fb2d 	bl	800089c <__aeabi_ddiv>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4614      	mov	r4, r2
 8001248:	461d      	mov	r5, r3
 800124a:	2101      	movs	r1, #1
 800124c:	68f8      	ldr	r0, [r7, #12]
 800124e:	f000 f9c4 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001252:	4603      	mov	r3, r0
 8001254:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/16.0;
 8001258:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f989 	bl	8000574 <__aeabi_i2d>
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b6a      	ldr	r3, [pc, #424]	; (8001410 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001268:	f7ff fb18 	bl	800089c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4614      	mov	r4, r2
 8001272:	461d      	mov	r5, r3
 8001274:	2102      	movs	r1, #2
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 f9af 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 800127c:	4603      	mov	r3, r0
 800127e:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001282:	e0bf      	b.n	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_GYROSCOPE:
      /* 1dps = 16 LSB */
      /* 1rps = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001284:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff f973 	bl	8000574 <__aeabi_i2d>
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	4b60      	ldr	r3, [pc, #384]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001294:	f7ff fb02 	bl	800089c <__aeabi_ddiv>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4614      	mov	r4, r2
 800129e:	461d      	mov	r5, r3
 80012a0:	2100      	movs	r1, #0
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f000 f999 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80012a8:	4603      	mov	r3, r0
 80012aa:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 80012ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f95e 	bl	8000574 <__aeabi_i2d>
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	4b55      	ldr	r3, [pc, #340]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012be:	f7ff faed 	bl	800089c <__aeabi_ddiv>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4614      	mov	r4, r2
 80012c8:	461d      	mov	r5, r3
 80012ca:	2101      	movs	r1, #1
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 f984 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80012d2:	4603      	mov	r3, r0
 80012d4:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 80012d8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f949 	bl	8000574 <__aeabi_i2d>
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	4b4b      	ldr	r3, [pc, #300]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012e8:	f7ff fad8 	bl	800089c <__aeabi_ddiv>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4614      	mov	r4, r2
 80012f2:	461d      	mov	r5, r3
 80012f4:	2102      	movs	r1, #2
 80012f6:	68f8      	ldr	r0, [r7, #12]
 80012f8:	f000 f96f 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80012fc:	4603      	mov	r3, r0
 80012fe:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001302:	e07f      	b.n	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_EULER:
      /* 1 rad = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001304:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f933 	bl	8000574 <__aeabi_i2d>
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	4b40      	ldr	r3, [pc, #256]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001314:	f7ff fac2 	bl	800089c <__aeabi_ddiv>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4614      	mov	r4, r2
 800131e:	461d      	mov	r5, r3
 8001320:	2100      	movs	r1, #0
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f000 f959 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001328:	4603      	mov	r3, r0
 800132a:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 800132e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f91e 	bl	8000574 <__aeabi_i2d>
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	4b35      	ldr	r3, [pc, #212]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 800133e:	f7ff faad 	bl	800089c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4614      	mov	r4, r2
 8001348:	461d      	mov	r5, r3
 800134a:	2101      	movs	r1, #1
 800134c:	68f8      	ldr	r0, [r7, #12]
 800134e:	f000 f944 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001352:	4603      	mov	r3, r0
 8001354:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 8001358:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f909 	bl	8000574 <__aeabi_i2d>
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	4b2b      	ldr	r3, [pc, #172]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001368:	f7ff fa98 	bl	800089c <__aeabi_ddiv>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	4614      	mov	r4, r2
 8001372:	461d      	mov	r5, r3
 8001374:	2102      	movs	r1, #2
 8001376:	68f8      	ldr	r0, [r7, #12]
 8001378:	f000 f92f 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 800137c:	4603      	mov	r3, r0
 800137e:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001382:	e03f      	b.n	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_ACCELEROMETER:
    case VECTOR_LINEARACCEL:
    case VECTOR_GRAVITY:
      /* 1m/s^2 = 100 LSB */
      xyz[0] = ((double)x)/100.0;
 8001384:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8f3 	bl	8000574 <__aeabi_i2d>
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	4b21      	ldr	r3, [pc, #132]	; (8001418 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 8001394:	f7ff fa82 	bl	800089c <__aeabi_ddiv>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4614      	mov	r4, r2
 800139e:	461d      	mov	r5, r3
 80013a0:	2100      	movs	r1, #0
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f000 f919 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80013a8:	4603      	mov	r3, r0
 80013aa:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/100.0;
 80013ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f8de 	bl	8000574 <__aeabi_i2d>
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	4b16      	ldr	r3, [pc, #88]	; (8001418 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013be:	f7ff fa6d 	bl	800089c <__aeabi_ddiv>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4614      	mov	r4, r2
 80013c8:	461d      	mov	r5, r3
 80013ca:	2101      	movs	r1, #1
 80013cc:	68f8      	ldr	r0, [r7, #12]
 80013ce:	f000 f904 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80013d2:	4603      	mov	r3, r0
 80013d4:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/100.0;
 80013d8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff f8c9 	bl	8000574 <__aeabi_i2d>
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013e8:	f7ff fa58 	bl	800089c <__aeabi_ddiv>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4614      	mov	r4, r2
 80013f2:	461d      	mov	r5, r3
 80013f4:	2102      	movs	r1, #2
 80013f6:	68f8      	ldr	r0, [r7, #12]
 80013f8:	f000 f8ef 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80013fc:	4603      	mov	r3, r0
 80013fe:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001402:	bf00      	nop
  }

  return xyz;
 8001404:	bf00      	nop
}
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	3720      	adds	r7, #32
 800140a:	46bd      	mov	sp, r7
 800140c:	bdb0      	pop	{r4, r5, r7, pc}
 800140e:	bf00      	nop
 8001410:	40300000 	.word	0x40300000
 8001414:	408c2000 	.word	0x408c2000
 8001418:	40590000 	.word	0x40590000

0800141c <_ZN15Adafruit_BNO0559getSensorEP8sensor_t>:
/*!
    @brief  Provides the sensor_t data for this sensor
*/
/**************************************************************************/
void Adafruit_BNO055::getSensor(sensor_t *sensor)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  /* Clear the sensor_t object */
  memset(sensor, 0, sizeof(sensor_t));
 8001426:	2228      	movs	r2, #40	; 0x28
 8001428:	2100      	movs	r1, #0
 800142a:	6838      	ldr	r0, [r7, #0]
 800142c:	f012 fec1 	bl	80141b2 <memset>

  /* Insert the sensor name in the fixed length char array */
  strncpy (sensor->name, "BNO055", sizeof(sensor->name) - 1);
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	220b      	movs	r2, #11
 8001434:	4911      	ldr	r1, [pc, #68]	; (800147c <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x60>)
 8001436:	4618      	mov	r0, r3
 8001438:	f012 fec3 	bl	80141c2 <strncpy>
  sensor->name[sizeof(sensor->name)- 1] = 0;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	2200      	movs	r2, #0
 8001440:	72da      	strb	r2, [r3, #11]
  sensor->version     = 1;
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	2201      	movs	r2, #1
 8001446:	60da      	str	r2, [r3, #12]
  sensor->sensor_id   = _sensorID;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689a      	ldr	r2, [r3, #8]
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	611a      	str	r2, [r3, #16]
  sensor->type        = SENSOR_TYPE_ORIENTATION;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	2203      	movs	r2, #3
 8001454:	615a      	str	r2, [r3, #20]
  sensor->min_delay   = 0;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	2200      	movs	r2, #0
 800145a:	625a      	str	r2, [r3, #36]	; 0x24
  sensor->max_value   = 0.0F;
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  sensor->min_value   = 0.0F;
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	61da      	str	r2, [r3, #28]
  sensor->resolution  = 0.01F;
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4a04      	ldr	r2, [pc, #16]	; (8001480 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x64>)
 8001470:	621a      	str	r2, [r3, #32]
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	08017858 	.word	0x08017858
 8001480:	3c23d70a 	.word	0x3c23d70a

08001484 <_ZN15Adafruit_BNO0558getEventEP15sensors_event_t>:
/*!
    @brief  Reads the sensor and returns the data as a sensors_event_t
*/
/**************************************************************************/
bool Adafruit_BNO055::getEvent(sensors_event_t *event)
{
 8001484:	b590      	push	{r4, r7, lr}
 8001486:	b089      	sub	sp, #36	; 0x24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  /* Clear the event */
  memset(event, 0, sizeof(sensors_event_t));
 800148e:	2224      	movs	r2, #36	; 0x24
 8001490:	2100      	movs	r1, #0
 8001492:	6838      	ldr	r0, [r7, #0]
 8001494:	f012 fe8d 	bl	80141b2 <memset>

  event->version   = sizeof(sensors_event_t);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	2224      	movs	r2, #36	; 0x24
 800149c:	601a      	str	r2, [r3, #0]
  event->sensor_id = _sensorID;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	605a      	str	r2, [r3, #4]
  event->type      = SENSOR_TYPE_ORIENTATION;
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	2203      	movs	r2, #3
 80014aa:	609a      	str	r2, [r3, #8]
  event->timestamp = HAL_GetTick();
 80014ac:	f008 ff72 	bl	800a394 <HAL_GetTick>
 80014b0:	4603      	mov	r3, r0
 80014b2:	461a      	mov	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	611a      	str	r2, [r3, #16]

  /* Get a Euler angle sample for orientation */
  imu::Vector<3> euler = getVector(Adafruit_BNO055::VECTOR_EULER);
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	221a      	movs	r2, #26
 80014be:	6879      	ldr	r1, [r7, #4]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff fe15 	bl	80010f0 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
  event->orientation.x = euler.x();
 80014c6:	f107 0308 	add.w	r3, r7, #8
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 f853 	bl	8001576 <_ZN3imu6VectorILh3EE1xEv>
 80014d0:	4603      	mov	r3, r0
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f7ff fbad 	bl	8000c38 <__aeabi_d2f>
 80014de:	4602      	mov	r2, r0
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	615a      	str	r2, [r3, #20]
  event->orientation.y = euler.y();
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f84f 	bl	800158c <_ZN3imu6VectorILh3EE1yEv>
 80014ee:	4603      	mov	r3, r0
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	4610      	mov	r0, r2
 80014f6:	4619      	mov	r1, r3
 80014f8:	f7ff fb9e 	bl	8000c38 <__aeabi_d2f>
 80014fc:	4602      	mov	r2, r0
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	619a      	str	r2, [r3, #24]
  event->orientation.z = euler.z();
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f84c 	bl	80015a4 <_ZN3imu6VectorILh3EE1zEv>
 800150c:	4603      	mov	r3, r0
 800150e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb8f 	bl	8000c38 <__aeabi_d2f>
 800151a:	4602      	mov	r2, r0
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	61da      	str	r2, [r3, #28]

  return true;
 8001520:	2401      	movs	r4, #1
}
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f81a 	bl	8001560 <_ZN3imu6VectorILh3EED1Ev>
  return true;
 800152c:	4623      	mov	r3, r4
}
 800152e:	4618      	mov	r0, r3
 8001530:	3724      	adds	r7, #36	; 0x24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd90      	pop	{r4, r7, pc}

08001536 <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>:
/*!
    @brief  Reads the specified number of bytes over I2C
*/
/**************************************************************************/
bool Adafruit_BNO055::readLen(adafruit_bno055_reg_t reg, byte * buffer, uint8_t len)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b084      	sub	sp, #16
 800153a:	af00      	add	r7, sp, #0
 800153c:	60f8      	str	r0, [r7, #12]
 800153e:	607a      	str	r2, [r7, #4]
 8001540:	461a      	mov	r2, r3
 8001542:	460b      	mov	r3, r1
 8001544:	72fb      	strb	r3, [r7, #11]
 8001546:	4613      	mov	r3, r2
 8001548:	72bb      	strb	r3, [r7, #10]
  I2C_n_byte_receive((uint8_t)reg, buffer, len);
 800154a:	7aba      	ldrb	r2, [r7, #10]
 800154c:	7afb      	ldrb	r3, [r7, #11]
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	4618      	mov	r0, r3
 8001552:	f000 f89b 	bl	800168c <I2C_n_byte_receive>

  /* ToDo: Check for errors! */
  return true;
 8001556:	2301      	movs	r3, #1
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_ZN3imu6VectorILh3EED1Ev>:
    {
        for (int x = 0; x < N; x++)
            p_vec[x] = v.p_vec[x];
    }

    ~Vector()
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
    {
    }
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <_ZN3imu6VectorILh3EE1xEv>:
    {
        for(int i = 0; i < N; i++)
            p_vec[i] *= 0.01745329251;  //pi/180
    }

    double& x() { return p_vec[0]; }
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <_ZN3imu6VectorILh3EE1yEv>:
    double& y() { return p_vec[1]; }
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	3308      	adds	r3, #8
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <_ZN3imu6VectorILh3EE1zEv>:
    double& z() { return p_vec[2]; }
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3310      	adds	r3, #16
 80015b0:	4618      	mov	r0, r3
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <_ZN3imu6VectorILh3EEC1Ev>:
    Vector()
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
        memset(p_vec, 0, sizeof(double)*N);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2218      	movs	r2, #24
 80015c8:	2100      	movs	r1, #0
 80015ca:	4618      	mov	r0, r3
 80015cc:	f012 fdf1 	bl	80141b2 <memset>
    }
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4618      	mov	r0, r3
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <_ZN3imu6VectorILh3EEixEi>:
    double& operator [](int n)
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
 80015e2:	6039      	str	r1, [r7, #0]
        return p_vec[n];
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4413      	add	r3, r2
    }
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <_ZN15Adafruit_BNO055D1Ev>:

    int16_t accel_radius;
    int16_t mag_radius;
} adafruit_bno055_offsets_t;

class Adafruit_BNO055 : public Adafruit_Sensor
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	4a05      	ldr	r2, [pc, #20]	; (8001618 <_ZN15Adafruit_BNO055D1Ev+0x20>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fd29 	bl	8001060 <_ZN15Adafruit_SensorD1Ev>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	08018268 	.word	0x08018268

0800161c <_ZN15Adafruit_BNO055D0Ev>:
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff ffe7 	bl	80015f8 <_ZN15Adafruit_BNO055D1Ev>
 800162a:	2110      	movs	r1, #16
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f011 fcd4 	bl	8012fda <_ZdlPvj>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4618      	mov	r0, r3
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <_ZN3imu10QuaternionC1Ev>:
{

class Quaternion
{
public:
    Quaternion(): _w(1.0), _x(0.0), _y(0.0), _z(0.0) {}
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <_ZN3imu10QuaternionC1Ev+0x4c>)
 800164c:	e9c1 2300 	strd	r2, r3, [r1]
 8001650:	6879      	ldr	r1, [r7, #4]
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	f04f 0300 	mov.w	r3, #0
 800165a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800166c:	6879      	ldr	r1, [r7, #4]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4618      	mov	r0, r3
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	3ff00000 	.word	0x3ff00000

0800168c <I2C_n_byte_receive>:

  return 0;
}

uint8_t I2C_n_byte_receive(uint8_t address, uint8_t * buffer, uint8_t len)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b088      	sub	sp, #32
 8001690:	af04      	add	r7, sp, #16
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	4613      	mov	r3, r2
 800169a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c4, BNO055<<1, address, 1, buffer, len, 100);
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	79bb      	ldrb	r3, [r7, #6]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	2164      	movs	r1, #100	; 0x64
 80016a6:	9102      	str	r1, [sp, #8]
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2301      	movs	r3, #1
 80016b0:	2152      	movs	r1, #82	; 0x52
 80016b2:	480b      	ldr	r0, [pc, #44]	; (80016e0 <I2C_n_byte_receive+0x54>)
 80016b4:	f00a f90a 	bl	800b8cc <HAL_I2C_Mem_Read>
 80016b8:	4603      	mov	r3, r0
 80016ba:	73fb      	strb	r3, [r7, #15]
  while( HAL_I2C_GetState(&hi2c4) != HAL_I2C_STATE_READY ){}
 80016bc:	bf00      	nop
 80016be:	4808      	ldr	r0, [pc, #32]	; (80016e0 <I2C_n_byte_receive+0x54>)
 80016c0:	f00a fad3 	bl	800bc6a <HAL_I2C_GetState>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b20      	cmp	r3, #32
 80016c8:	bf14      	ite	ne
 80016ca:	2301      	movne	r3, #1
 80016cc:	2300      	moveq	r3, #0
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d1f4      	bne.n	80016be <I2C_n_byte_receive+0x32>

  return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000314 	.word	0x20000314

080016e4 <_Z41__static_initialization_and_destruction_0ii>:
vec_4ax createQuaternionMsgFromYaw(float yaw)
{
  vec_4ax quat = {0};
  setRPY(0,0,yaw, &quat);
  return quat;
}
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d10f      	bne.n	8001714 <_Z41__static_initialization_and_destruction_0ii+0x30>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d10a      	bne.n	8001714 <_Z41__static_initialization_and_destruction_0ii+0x30>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 80016fe:	2229      	movs	r2, #41	; 0x29
 8001700:	2137      	movs	r1, #55	; 0x37
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001704:	f7ff fcd8 	bl	80010b8 <_ZN15Adafruit_BNO055C1Elh>
imu::Quaternion quat;
 8001708:	480c      	ldr	r0, [pc, #48]	; (800173c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800170a:	f7ff ff97 	bl	800163c <_ZN3imu10QuaternionC1Ev>
imu::Vector<3> vec;
 800170e:	480c      	ldr	r0, [pc, #48]	; (8001740 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001710:	f7ff ff54 	bl	80015bc <_ZN3imu6VectorILh3EEC1Ev>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10a      	bne.n	8001730 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001720:	4293      	cmp	r3, r2
 8001722:	d105      	bne.n	8001730 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001724:	4806      	ldr	r0, [pc, #24]	; (8001740 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001726:	f7ff ff1b 	bl	8001560 <_ZN3imu6VectorILh3EED1Ev>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 800172a:	4803      	ldr	r0, [pc, #12]	; (8001738 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800172c:	f7ff ff64 	bl	80015f8 <_ZN15Adafruit_BNO055D1Ev>
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000264 	.word	0x20000264
 800173c:	20000278 	.word	0x20000278
 8001740:	20000298 	.word	0x20000298

08001744 <_GLOBAL__sub_I_bno>:
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
 8001748:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800174c:	2001      	movs	r0, #1
 800174e:	f7ff ffc9 	bl	80016e4 <_Z41__static_initialization_and_destruction_0ii>
 8001752:	bd80      	pop	{r7, pc}

08001754 <_GLOBAL__sub_D_bno>:
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
 8001758:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800175c:	2000      	movs	r0, #0
 800175e:	f7ff ffc1 	bl	80016e4 <_Z41__static_initialization_and_destruction_0ii>
 8001762:	bd80      	pop	{r7, pc}

08001764 <as50_readAngle>:

	return (parity & 0x1);
}

bool as50_readAngle(uint16_t * data, uint32_t timeout)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af02      	add	r7, sp, #8
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]

	  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001774:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001778:	f009 ffda 	bl	800b730 <HAL_GPIO_WritePin>
	  if (HAL_SPI_TransmitReceive(&_ENCODER_SPI, (uint8_t*)&read_angle_register, (uint8_t*)data, 1, timeout) == HAL_OK)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	2301      	movs	r3, #1
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	4911      	ldr	r1, [pc, #68]	; (80017cc <as50_readAngle+0x68>)
 8001786:	4812      	ldr	r0, [pc, #72]	; (80017d0 <as50_readAngle+0x6c>)
 8001788:	f00c fcf6 	bl	800e178 <HAL_SPI_TransmitReceive>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10f      	bne.n	80017b2 <as50_readAngle+0x4e>
	  {
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
 8001792:	2201      	movs	r2, #1
 8001794:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001798:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800179c:	f009 ffc8 	bl	800b730 <HAL_GPIO_WritePin>
		  *data &= _ENCODER_READMASK;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	881b      	ldrh	r3, [r3, #0]
 80017a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	801a      	strh	r2, [r3, #0]
		  return true;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e007      	b.n	80017c2 <as50_readAngle+0x5e>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
 80017b2:	2201      	movs	r2, #1
 80017b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017bc:	f009 ffb8 	bl	800b730 <HAL_GPIO_WritePin>
		  return false;
 80017c0:	2300      	movs	r3, #0
	  }
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000000 	.word	0x20000000
 80017d0:	20000808 	.word	0x20000808

080017d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <MX_DMA_Init+0x60>)
 80017dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017de:	4a15      	ldr	r2, [pc, #84]	; (8001834 <MX_DMA_Init+0x60>)
 80017e0:	f043 0304 	orr.w	r3, r3, #4
 80017e4:	6493      	str	r3, [r2, #72]	; 0x48
 80017e6:	4b13      	ldr	r3, [pc, #76]	; (8001834 <MX_DMA_Init+0x60>)
 80017e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	607b      	str	r3, [r7, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <MX_DMA_Init+0x60>)
 80017f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017f6:	4a0f      	ldr	r2, [pc, #60]	; (8001834 <MX_DMA_Init+0x60>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6493      	str	r3, [r2, #72]	; 0x48
 80017fe:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <MX_DMA_Init+0x60>)
 8001800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800180a:	2200      	movs	r2, #0
 800180c:	2100      	movs	r1, #0
 800180e:	200b      	movs	r0, #11
 8001810:	f008 fec9 	bl	800a5a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001814:	200b      	movs	r0, #11
 8001816:	f008 fee0 	bl	800a5da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2100      	movs	r1, #0
 800181e:	200c      	movs	r0, #12
 8001820:	f008 fec1 	bl	800a5a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001824:	200c      	movs	r0, #12
 8001826:	f008 fed8 	bl	800a5da <HAL_NVIC_EnableIRQ>

}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000

08001838 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800183c:	4b20      	ldr	r3, [pc, #128]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 800183e:	4a21      	ldr	r2, [pc, #132]	; (80018c4 <MX_FDCAN1_Init+0x8c>)
 8001840:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001842:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001844:	2200      	movs	r2, #0
 8001846:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8001848:	4b1d      	ldr	r3, [pc, #116]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 800184a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800184e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001850:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001856:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001858:	2201      	movs	r2, #1
 800185a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 800185e:	2201      	movs	r2, #1
 8001860:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001864:	2200      	movs	r2, #0
 8001866:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001868:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 800186a:	2204      	movs	r2, #4
 800186c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800186e:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001870:	2201      	movs	r2, #1
 8001872:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001876:	221d      	movs	r2, #29
 8001878:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 10;
 800187a:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 800187c:	220a      	movs	r2, #10
 800187e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 4;
 8001880:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001882:	2204      	movs	r2, #4
 8001884:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001886:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001888:	2201      	movs	r2, #1
 800188a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 800188c:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 800188e:	2202      	movs	r2, #2
 8001890:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001892:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 8001894:	2202      	movs	r2, #2
 8001896:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001898:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 800189a:	2200      	movs	r2, #0
 800189c:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 3;
 800189e:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 80018a0:	2203      	movs	r2, #3
 80018a2:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80018a4:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80018aa:	4805      	ldr	r0, [pc, #20]	; (80018c0 <MX_FDCAN1_Init+0x88>)
 80018ac:	f009 f938 	bl	800ab20 <HAL_FDCAN_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80018b6:	f000 fb70 	bl	8001f9a <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200002b0 	.word	0x200002b0
 80018c4:	40006400 	.word	0x40006400

080018c8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b09e      	sub	sp, #120	; 0x78
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	2254      	movs	r2, #84	; 0x54
 80018e6:	2100      	movs	r1, #0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f012 fc62 	bl	80141b2 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a20      	ldr	r2, [pc, #128]	; (8001974 <HAL_FDCAN_MspInit+0xac>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d138      	bne.n	800196a <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018fc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80018fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001902:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001904:	f107 0310 	add.w	r3, r7, #16
 8001908:	4618      	mov	r0, r3
 800190a:	f00b ffc7 	bl	800d89c <HAL_RCCEx_PeriphCLKConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001914:	f000 fb41 	bl	8001f9a <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001918:	4b17      	ldr	r3, [pc, #92]	; (8001978 <HAL_FDCAN_MspInit+0xb0>)
 800191a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191c:	4a16      	ldr	r2, [pc, #88]	; (8001978 <HAL_FDCAN_MspInit+0xb0>)
 800191e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001922:	6593      	str	r3, [r2, #88]	; 0x58
 8001924:	4b14      	ldr	r3, [pc, #80]	; (8001978 <HAL_FDCAN_MspInit+0xb0>)
 8001926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001928:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001930:	4b11      	ldr	r3, [pc, #68]	; (8001978 <HAL_FDCAN_MspInit+0xb0>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001934:	4a10      	ldr	r2, [pc, #64]	; (8001978 <HAL_FDCAN_MspInit+0xb0>)
 8001936:	f043 0302 	orr.w	r3, r3, #2
 800193a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800193c:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <HAL_FDCAN_MspInit+0xb0>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001948:	f44f 7340 	mov.w	r3, #768	; 0x300
 800194c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194e:	2302      	movs	r3, #2
 8001950:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800195a:	2309      	movs	r3, #9
 800195c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001962:	4619      	mov	r1, r3
 8001964:	4805      	ldr	r0, [pc, #20]	; (800197c <HAL_FDCAN_MspInit+0xb4>)
 8001966:	f009 fd61 	bl	800b42c <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800196a:	bf00      	nop
 800196c:	3778      	adds	r7, #120	; 0x78
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40006400 	.word	0x40006400
 8001978:	40021000 	.word	0x40021000
 800197c:	48000400 	.word	0x48000400

08001980 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08a      	sub	sp, #40	; 0x28
 8001984:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001986:	f107 0314 	add.w	r3, r7, #20
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001996:	4b4a      	ldr	r3, [pc, #296]	; (8001ac0 <MX_GPIO_Init+0x140>)
 8001998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199a:	4a49      	ldr	r2, [pc, #292]	; (8001ac0 <MX_GPIO_Init+0x140>)
 800199c:	f043 0320 	orr.w	r3, r3, #32
 80019a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019a2:	4b47      	ldr	r3, [pc, #284]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a6:	f003 0320 	and.w	r3, r3, #32
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ae:	4b44      	ldr	r3, [pc, #272]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b2:	4a43      	ldr	r2, [pc, #268]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019b4:	f043 0304 	orr.w	r3, r3, #4
 80019b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ba:	4b41      	ldr	r3, [pc, #260]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c6:	4b3e      	ldr	r3, [pc, #248]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ca:	4a3d      	ldr	r2, [pc, #244]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019d2:	4b3b      	ldr	r3, [pc, #236]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019de:	4b38      	ldr	r3, [pc, #224]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e2:	4a37      	ldr	r2, [pc, #220]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ea:	4b35      	ldr	r3, [pc, #212]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	4b32      	ldr	r3, [pc, #200]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fa:	4a31      	ldr	r2, [pc, #196]	; (8001ac0 <MX_GPIO_Init+0x140>)
 80019fc:	f043 0302 	orr.w	r3, r3, #2
 8001a00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a02:	4b2f      	ldr	r3, [pc, #188]	; (8001ac0 <MX_GPIO_Init+0x140>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f649 3110 	movw	r1, #39696	; 0x9b10
 8001a14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a18:	f009 fe8a 	bl	800b730 <HAL_GPIO_WritePin>
                          |SD_MODE_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2120      	movs	r1, #32
 8001a20:	4828      	ldr	r0, [pc, #160]	; (8001ac4 <MX_GPIO_Init+0x144>)
 8001a22:	f009 fe85 	bl	800b730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2104      	movs	r1, #4
 8001a2a:	4827      	ldr	r0, [pc, #156]	; (8001ac8 <MX_GPIO_Init+0x148>)
 8001a2c:	f009 fe80 	bl	800b730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VC_CONTROL_Pin;
 8001a30:	2301      	movs	r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a34:	2303      	movs	r3, #3
 8001a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VC_CONTROL_GPIO_Port, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	4820      	ldr	r0, [pc, #128]	; (8001ac4 <MX_GPIO_Init+0x144>)
 8001a44:	f009 fcf2 	bl	800b42c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DIAG0_SWN_Pin|DIAG1_SWP_Pin;
 8001a48:	230c      	movs	r3, #12
 8001a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	481a      	ldr	r0, [pc, #104]	; (8001ac4 <MX_GPIO_Init+0x144>)
 8001a5c:	f009 fce6 	bl	800b42c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 8001a60:	f649 3310 	movw	r3, #39696	; 0x9b10
 8001a64:	617b      	str	r3, [r7, #20]
                          |SD_MODE_Pin|SPI3_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a66:	2301      	movs	r3, #1
 8001a68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	4619      	mov	r1, r3
 8001a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7c:	f009 fcd6 	bl	800b42c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRV_EN_Pin;
 8001a80:	2320      	movs	r3, #32
 8001a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a84:	2301      	movs	r3, #1
 8001a86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_EN_GPIO_Port, &GPIO_InitStruct);
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	4619      	mov	r1, r3
 8001a96:	480b      	ldr	r0, [pc, #44]	; (8001ac4 <MX_GPIO_Init+0x144>)
 8001a98:	f009 fcc8 	bl	800b42c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001a9c:	2304      	movs	r3, #4
 8001a9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <MX_GPIO_Init+0x148>)
 8001ab4:	f009 fcba 	bl	800b42c <HAL_GPIO_Init>

}
 8001ab8:	bf00      	nop
 8001aba:	3728      	adds	r7, #40	; 0x28
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	48000800 	.word	0x48000800
 8001ac8:	48000c00 	.word	0x48000c00

08001acc <MX_I2C4_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001ad2:	4a1c      	ldr	r2, [pc, #112]	; (8001b44 <MX_I2C4_Init+0x78>)
 8001ad4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00702991;
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001ad8:	4a1b      	ldr	r2, [pc, #108]	; (8001b48 <MX_I2C4_Init+0x7c>)
 8001ada:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001adc:	4b18      	ldr	r3, [pc, #96]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ae2:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ae8:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001afa:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001b06:	480e      	ldr	r0, [pc, #56]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001b08:	f009 fe44 	bl	800b794 <HAL_I2C_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001b12:	f000 fa42 	bl	8001f9a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b16:	2100      	movs	r1, #0
 8001b18:	4809      	ldr	r0, [pc, #36]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001b1a:	f00b f845 	bl	800cba8 <HAL_I2CEx_ConfigAnalogFilter>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001b24:	f000 fa39 	bl	8001f9a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4805      	ldr	r0, [pc, #20]	; (8001b40 <MX_I2C4_Init+0x74>)
 8001b2c:	f00b f887 	bl	800cc3e <HAL_I2CEx_ConfigDigitalFilter>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001b36:	f000 fa30 	bl	8001f9a <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000314 	.word	0x20000314
 8001b44:	40008400 	.word	0x40008400
 8001b48:	00702991 	.word	0x00702991

08001b4c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b0a0      	sub	sp, #128	; 0x80
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b64:	f107 0318 	add.w	r3, r7, #24
 8001b68:	2254      	movs	r2, #84	; 0x54
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f012 fb20 	bl	80141b2 <memset>
  if(i2cHandle->Instance==I2C4)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a5e      	ldr	r2, [pc, #376]	; (8001cf0 <HAL_I2C_MspInit+0x1a4>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	f040 80b5 	bne.w	8001ce8 <HAL_I2C_MspInit+0x19c>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001b7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b82:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b88:	f107 0318 	add.w	r3, r7, #24
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f00b fe85 	bl	800d89c <HAL_RCCEx_PeriphCLKConfig>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001b98:	f000 f9ff 	bl	8001f9a <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9c:	4b55      	ldr	r3, [pc, #340]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba0:	4a54      	ldr	r2, [pc, #336]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001ba2:	f043 0304 	orr.w	r3, r3, #4
 8001ba6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ba8:	4b52      	ldr	r3, [pc, #328]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb4:	4b4f      	ldr	r3, [pc, #316]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb8:	4a4e      	ldr	r2, [pc, #312]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001bba:	f043 0302 	orr.w	r3, r3, #2
 8001bbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc0:	4b4c      	ldr	r3, [pc, #304]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001bc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PC6     ------> I2C4_SCL
    PB7     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bcc:	2340      	movs	r3, #64	; 0x40
 8001bce:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bd0:	2312      	movs	r3, #18
 8001bd2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001bdc:	2308      	movs	r3, #8
 8001bde:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001be4:	4619      	mov	r1, r3
 8001be6:	4844      	ldr	r0, [pc, #272]	; (8001cf8 <HAL_I2C_MspInit+0x1ac>)
 8001be8:	f009 fc20 	bl	800b42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bf0:	2312      	movs	r3, #18
 8001bf2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c00:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001c04:	4619      	mov	r1, r3
 8001c06:	483d      	ldr	r0, [pc, #244]	; (8001cfc <HAL_I2C_MspInit+0x1b0>)
 8001c08:	f009 fc10 	bl	800b42c <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001c0c:	4b39      	ldr	r3, [pc, #228]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c10:	4a38      	ldr	r2, [pc, #224]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001c12:	f043 0302 	orr.w	r3, r3, #2
 8001c16:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001c18:	4b36      	ldr	r3, [pc, #216]	; (8001cf4 <HAL_I2C_MspInit+0x1a8>)
 8001c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1c:	f003 0302 	and.w	r3, r3, #2
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	68fb      	ldr	r3, [r7, #12]

    /* I2C4 DMA Init */
    /* I2C4_RX Init */
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 8001c24:	4b36      	ldr	r3, [pc, #216]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c26:	4a37      	ldr	r2, [pc, #220]	; (8001d04 <HAL_I2C_MspInit+0x1b8>)
 8001c28:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 8001c2a:	4b35      	ldr	r3, [pc, #212]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c2c:	2216      	movs	r2, #22
 8001c2e:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c30:	4b33      	ldr	r3, [pc, #204]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c36:	4b32      	ldr	r3, [pc, #200]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c3c:	4b30      	ldr	r3, [pc, #192]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c3e:	2280      	movs	r2, #128	; 0x80
 8001c40:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c42:	4b2f      	ldr	r3, [pc, #188]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c48:	4b2d      	ldr	r3, [pc, #180]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8001c4e:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c54:	4b2a      	ldr	r3, [pc, #168]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8001c5a:	4829      	ldr	r0, [pc, #164]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c5c:	f008 fcd8 	bl	800a610 <HAL_DMA_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_I2C_MspInit+0x11e>
    {
      Error_Handler();
 8001c66:	f000 f998 	bl	8001f9a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a24      	ldr	r2, [pc, #144]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c6e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c70:	4a23      	ldr	r2, [pc, #140]	; (8001d00 <HAL_I2C_MspInit+0x1b4>)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C4_TX Init */
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 8001c76:	4b24      	ldr	r3, [pc, #144]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001c78:	4a24      	ldr	r2, [pc, #144]	; (8001d0c <HAL_I2C_MspInit+0x1c0>)
 8001c7a:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001c7c:	4b22      	ldr	r3, [pc, #136]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001c7e:	2217      	movs	r2, #23
 8001c80:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c82:	4b21      	ldr	r3, [pc, #132]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001c84:	2210      	movs	r2, #16
 8001c86:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c88:	4b1f      	ldr	r3, [pc, #124]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001c90:	2280      	movs	r2, #128	; 0x80
 8001c92:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c94:	4b1c      	ldr	r3, [pc, #112]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c9a:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001ca0:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ca6:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001cac:	4816      	ldr	r0, [pc, #88]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001cae:	f008 fcaf 	bl	800a610 <HAL_DMA_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <HAL_I2C_MspInit+0x170>
    {
      Error_Handler();
 8001cb8:	f000 f96f 	bl	8001f9a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001cc0:	639a      	str	r2, [r3, #56]	; 0x38
 8001cc2:	4a11      	ldr	r2, [pc, #68]	; (8001d08 <HAL_I2C_MspInit+0x1bc>)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2100      	movs	r1, #0
 8001ccc:	2052      	movs	r0, #82	; 0x52
 8001cce:	f008 fc6a 	bl	800a5a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 8001cd2:	2052      	movs	r0, #82	; 0x52
 8001cd4:	f008 fc81 	bl	800a5da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2053      	movs	r0, #83	; 0x53
 8001cde:	f008 fc62 	bl	800a5a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 8001ce2:	2053      	movs	r0, #83	; 0x53
 8001ce4:	f008 fc79 	bl	800a5da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3780      	adds	r7, #128	; 0x80
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40008400 	.word	0x40008400
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	48000800 	.word	0x48000800
 8001cfc:	48000400 	.word	0x48000400
 8001d00:	20000368 	.word	0x20000368
 8001d04:	40020008 	.word	0x40020008
 8001d08:	200003c8 	.word	0x200003c8
 8001d0c:	4002001c 	.word	0x4002001c

08001d10 <motor_config_assembler>:
	  domain_id_selector(jconf);
#endif
}

void motor_config_assembler(motor_config * mc, joint_config * jc)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
	if (JOINT_N == 1)
	{
		mc->motor_type = 17;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2211      	movs	r2, #17
 8001d1e:	701a      	strb	r2, [r3, #0]
	else if (JOINT_N == 6)
	{
		mc->motor_type = 14;
	}

	switch(mc->motor_type)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f993 3000 	ldrsb.w	r3, [r3]
 8001d26:	2b17      	cmp	r3, #23
 8001d28:	d019      	beq.n	8001d5e <motor_config_assembler+0x4e>
 8001d2a:	2b17      	cmp	r3, #23
 8001d2c:	dc20      	bgt.n	8001d70 <motor_config_assembler+0x60>
 8001d2e:	2b0e      	cmp	r3, #14
 8001d30:	d002      	beq.n	8001d38 <motor_config_assembler+0x28>
 8001d32:	2b11      	cmp	r3, #17
 8001d34:	d00a      	beq.n	8001d4c <motor_config_assembler+0x3c>
 8001d36:	e01b      	b.n	8001d70 <motor_config_assembler+0x60>
	{
	case 14:
		mc->max_irun_scaler = 8;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 0.5;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001d44:	605a      	str	r2, [r3, #4]
		mc->init_irun = 0;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	725a      	strb	r2, [r3, #9]
	case 17:
		mc->max_irun_scaler = 12;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	220c      	movs	r2, #12
 8001d50:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 3.9;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a0c      	ldr	r2, [pc, #48]	; (8001d88 <motor_config_assembler+0x78>)
 8001d56:	605a      	str	r2, [r3, #4]
		mc->init_irun = 2;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	725a      	strb	r2, [r3, #9]
	case 23:
		mc->max_irun_scaler = 31;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	221f      	movs	r2, #31
 8001d62:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 10.2;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a09      	ldr	r2, [pc, #36]	; (8001d8c <motor_config_assembler+0x7c>)
 8001d68:	605a      	str	r2, [r3, #4]
		mc->init_irun = 4;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	725a      	strb	r2, [r3, #9]
	}
	mc->direction = jc->direction;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	729a      	strb	r2, [r3, #10]
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	4079999a 	.word	0x4079999a
 8001d8c:	41233333 	.word	0x41233333

08001d90 <joint_config_assembler>:


void joint_config_assembler(joint_config * jconf)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
	if (JOINT_N == 1)
	{
		jconf->motor_gear_ratio = 50;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a1e      	ldr	r2, [pc, #120]	; (8001e14 <joint_config_assembler+0x84>)
 8001d9c:	611a      	str	r2, [r3, #16]
		jconf->joint_gear_ratio = 3;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a1d      	ldr	r2, [pc, #116]	; (8001e18 <joint_config_assembler+0x88>)
 8001da2:	60da      	str	r2, [r3, #12]
		jconf->full_steps = (uint32_t)(256 * 200* jconf->motor_gear_ratio * jconf->joint_gear_ratio);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001daa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001e1c <joint_config_assembler+0x8c>
 8001dae:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	edd3 7a03 	vldr	s15, [r3, #12]
 8001db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dc0:	ee17 2a90 	vmov	r2, s15
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
		jconf->direction = -1;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	22ff      	movs	r2, #255	; 0xff
 8001dcc:	711a      	strb	r2, [r3, #4]
		jconf->joint_gear_ratio = 1;
		jconf->full_steps = (uint32_t)(256 * 200* jconf->motor_gear_ratio * jconf->joint_gear_ratio);
		jconf->direction = -1;
	}

	jconf->domain_id = 0;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	705a      	strb	r2, [r3, #1]
	jconf->lower_limit_enc = 0.0;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	621a      	str	r2, [r3, #32]
	jconf->lower_limit_ticks = 0;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	619a      	str	r2, [r3, #24]
	jconf->motor_type = 0;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	70da      	strb	r2, [r3, #3]
	jconf->upper_limit_enc = 0.0;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	61da      	str	r2, [r3, #28]
	jconf->upper_limit_ticks = 0;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	615a      	str	r2, [r3, #20]
	jconf->zero_enc = 0.0;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	625a      	str	r2, [r3, #36]	; 0x24
	jconf->upper_limit_effort = 0.0;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	629a      	str	r2, [r3, #40]	; 0x28
//
//
//#define NEMA14_GR 19 //TODO possible to correct ratio to 19.38/187 for more precise velocity calculation
//#define NEMA17_GR 50
//#define NEMA23_GR 50
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	42480000 	.word	0x42480000
 8001e18:	40400000 	.word	0x40400000
 8001e1c:	47480000 	.word	0x47480000

08001e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b094      	sub	sp, #80	; 0x50
 8001e24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e26:	f008 fa50 	bl	800a2ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e2a:	f000 f86b 	bl	8001f04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e2e:	f7ff fda7 	bl	8001980 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e32:	f7ff fccf 	bl	80017d4 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001e36:	f7ff fcff 	bl	8001838 <MX_FDCAN1_Init>
  MX_I2C4_Init();
 8001e3a:	f7ff fe47 	bl	8001acc <MX_I2C4_Init>
  MX_USART2_UART_Init();
 8001e3e:	f008 f8df 	bl	800a000 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001e42:	f007 fa0d 	bl	8009260 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001e46:	f007 fa49 	bl	80092dc <MX_SPI3_Init>
  MX_TIM8_Init();
 8001e4a:	f007 fc65 	bl	8009718 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  cyphal_can_starter(&hfdcan1);
 8001e4e:	4829      	ldr	r0, [pc, #164]	; (8001ef4 <main+0xd4>)
 8001e50:	f005 fa0e 	bl	8007270 <cyphal_can_starter>
  setup_cyphal(&hfdcan1);
 8001e54:	4827      	ldr	r0, [pc, #156]	; (8001ef4 <main+0xd4>)
 8001e56:	f005 f967 	bl	8007128 <setup_cyphal>
  HAL_Delay(10);
 8001e5a:	200a      	movs	r0, #10
 8001e5c:	f008 faa6 	bl	800a3ac <HAL_Delay>
  joint_config_assembler(&jc);
 8001e60:	4825      	ldr	r0, [pc, #148]	; (8001ef8 <main+0xd8>)
 8001e62:	f7ff ff95 	bl	8001d90 <joint_config_assembler>
  motor_config_assembler(&mc, &jc);
 8001e66:	4924      	ldr	r1, [pc, #144]	; (8001ef8 <main+0xd8>)
 8001e68:	4824      	ldr	r0, [pc, #144]	; (8001efc <main+0xdc>)
 8001e6a:	f7ff ff51 	bl	8001d10 <motor_config_assembler>
  HAL_Delay(10);
 8001e6e:	200a      	movs	r0, #10
 8001e70:	f008 fa9c 	bl	800a3ac <HAL_Delay>
  tmc5160_init(&mc);
 8001e74:	4821      	ldr	r0, [pc, #132]	; (8001efc <main+0xdc>)
 8001e76:	f007 ff4f 	bl	8009d18 <tmc5160_init>
  HAL_Delay(10);
 8001e7a:	200a      	movs	r0, #10
 8001e7c:	f008 fa96 	bl	800a3ac <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint8_t msg[10];
  int i = 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	647b      	str	r3, [r7, #68]	; 0x44


  HAL_StatusTypeDef rv;


  uint32_t last_hbeat = HAL_GetTick();
 8001e84:	f008 fa86 	bl	800a394 <HAL_GetTick>
 8001e88:	64f8      	str	r0, [r7, #76]	; 0x4c
  uint32_t last_js = HAL_GetTick();
 8001e8a:	f008 fa83 	bl	800a394 <HAL_GetTick>
 8001e8e:	64b8      	str	r0, [r7, #72]	; 0x48

  vec_4ax linear = {0};
 8001e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
  vec_4ax quat = {0};
 8001e9e:	f107 0314 	add.w	r3, r7, #20
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  vec_4ax gyro = {0};
 8001eac:	1d3b      	adds	r3, r7, #4
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
  //rv = HAL_I2C_IsDeviceReady(&hi2c4, 0x29, 1, 10);
  //IMU_setup();

  while (1)
  {
      uint32_t now = HAL_GetTick();
 8001eb8:	f008 fa6c 	bl	800a394 <HAL_GetTick>
 8001ebc:	6438      	str	r0, [r7, #64]	; 0x40
      if ( (now - last_hbeat) >= 1000) {
 8001ebe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001ec0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ec8:	d303      	bcc.n	8001ed2 <main+0xb2>
          last_hbeat = now;
 8001eca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
          heartbeat();
 8001ece:	f005 f8fb 	bl	80070c8 <heartbeat>
      	  //imu_get_gyro(&gyro);
          //sprintf(msg,"%d\n\0", q[1]);
          //HAL_UART_Transmit_IT(&huart2, msg, sizeof(msg));
          //send_IMU(&quat.w, &quat.x, &quat.y, &quat.z, &linear.x, &linear.y, &linear.z, &gyro.x, &gyro.y, &gyro.z);
      }
      if ( (now - last_js) >= 100) {
 8001ed2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001ed4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b63      	cmp	r3, #99	; 0x63
 8001eda:	d908      	bls.n	8001eee <main+0xce>
    	  last_js = now;
 8001edc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ede:	64bb      	str	r3, [r7, #72]	; 0x48
    	  send_JS(&jc);
 8001ee0:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <main+0xd8>)
 8001ee2:	f005 f8af 	bl	8007044 <send_JS>
    	  as50_readAngle(&enc_angle, 100);
 8001ee6:	2164      	movs	r1, #100	; 0x64
 8001ee8:	4805      	ldr	r0, [pc, #20]	; (8001f00 <main+0xe0>)
 8001eea:	f7ff fc3b 	bl	8001764 <as50_readAngle>
      }
      cyphal_loop();
 8001eee:	f005 f9b1 	bl	8007254 <cyphal_loop>
  {
 8001ef2:	e7e1      	b.n	8001eb8 <main+0x98>
 8001ef4:	200002b0 	.word	0x200002b0
 8001ef8:	20000434 	.word	0x20000434
 8001efc:	20000428 	.word	0x20000428
 8001f00:	20000460 	.word	0x20000460

08001f04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b094      	sub	sp, #80	; 0x50
 8001f08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f0a:	f107 0318 	add.w	r3, r7, #24
 8001f0e:	2238      	movs	r2, #56	; 0x38
 8001f10:	2100      	movs	r1, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f012 f94d 	bl	80141b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f18:	1d3b      	adds	r3, r7, #4
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	60da      	str	r2, [r3, #12]
 8001f24:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001f26:	2000      	movs	r0, #0
 8001f28:	f00a fed6 	bl	800ccd8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f34:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f36:	2302      	movs	r3, #2
 8001f38:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001f42:	2328      	movs	r3, #40	; 0x28
 8001f44:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f46:	2302      	movs	r3, #2
 8001f48:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f52:	f107 0318 	add.w	r3, r7, #24
 8001f56:	4618      	mov	r0, r3
 8001f58:	f00a ff72 	bl	800ce40 <HAL_RCC_OscConfig>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001f62:	f000 f81a 	bl	8001f9a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f66:	230f      	movs	r3, #15
 8001f68:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f7c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001f7e:	1d3b      	adds	r3, r7, #4
 8001f80:	2104      	movs	r1, #4
 8001f82:	4618      	mov	r0, r3
 8001f84:	f00b fa6e 	bl	800d464 <HAL_RCC_ClockConfig>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001f8e:	f000 f804 	bl	8001f9a <Error_Handler>
  }
}
 8001f92:	bf00      	nop
 8001f94:	3750      	adds	r7, #80	; 0x50
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f9e:	b672      	cpsid	i
}
 8001fa0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fa2:	e7fe      	b.n	8001fa2 <Error_Handler+0x8>

08001fa4 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>:
    }

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_add_ref_copy()
    { ++_M_use_count; }
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	1c5a      	adds	r2, r3, #1
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>:

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_release() noexcept
    {
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
      if (--_M_use_count == 0)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	1e5a      	subs	r2, r3, #1
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	bf0c      	ite	eq
 8001ff4:	2301      	moveq	r3, #1
 8001ff6:	2300      	movne	r3, #0
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d019      	beq.n	8002032 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
        {
          _M_dispose();
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	3308      	adds	r3, #8
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	4798      	blx	r3
          if (--_M_weak_count == 0)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	1e5a      	subs	r2, r3, #1
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2b00      	cmp	r3, #0
 800201a:	bf0c      	ite	eq
 800201c:	2301      	moveq	r3, #1
 800201e:	2300      	movne	r3, #0
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d005      	beq.n	8002032 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
            _M_destroy();
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	330c      	adds	r3, #12
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	4798      	blx	r3
        }
    }
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       { return &_M_pod_data[0]; }
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const { return &_M_pod_data[0]; }
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d005      	beq.n	8002082 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	2203      	movs	r2, #3
 8002080:	4798      	blx	r3
    }
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4618      	mov	r0, r3
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	2b00      	cmp	r3, #0
 800209a:	bf0c      	ite	eq
 800209c:	2301      	moveq	r3, #1
 800209e:	2300      	movne	r3, #0
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <_ZNSt8functionIFyvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b082      	sub	sp, #8
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff ffd4 	bl	8002066 <_ZNSt14_Function_baseD1Ev>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4618      	mov	r0, r3
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <_ZNSt8functionIFvvEED1Ev>:
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff ffc7 	bl	8002066 <_ZNSt14_Function_baseD1Ev>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4618      	mov	r0, r3
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>:

struct UtilityConfig {
    const std::function<uint64_t()> micros_64;
    const std::function<void()> error_handler;

    explicit UtilityConfig(std::function<uint64_t()>&& micros, std::function<void()>&& handler):
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b084      	sub	sp, #16
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
        micros_64(micros),
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	68b9      	ldr	r1, [r7, #8]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f005 f9a0 	bl	8007438 <_ZNSt8functionIFyvEEC1ERKS1_>
        error_handler(handler)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	3310      	adds	r3, #16
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	4618      	mov	r0, r3
 8002100:	f005 f9c5 	bl	800748e <_ZNSt8functionIFvvEEC1ERKS1_>
    {};
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>:

class AbstractAllocator {
protected:
    UtilityConfig& utilities;
public:
    AbstractAllocator(size_t size, UtilityConfig& utilities): utilities(utilities) {};
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
 800211c:	4a06      	ldr	r2, [pc, #24]	; (8002138 <_ZN17AbstractAllocatorC1EjR13UtilityConfig+0x28>)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4618      	mov	r0, r3
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	08018354 	.word	0x08018354

0800213c <_Z7alloc_fP14CanardInstancej>:
#include <cyphal/definitions.h>
#include <libcanard/canard.h>

extern std::unique_ptr<AbstractAllocator> _alloc_ptr;

inline void* alloc_f (CanardInstance* ins, size_t amount) {
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 8002146:	480d      	ldr	r0, [pc, #52]	; (800217c <_Z7alloc_fP14CanardInstancej+0x40>)
 8002148:	f005 f9cc 	bl	80074e4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 800214c:	4603      	mov	r3, r0
 800214e:	f083 0301 	eor.w	r3, r3, #1
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <_Z7alloc_fP14CanardInstancej+0x22>
        #ifdef __linux__
        std::cerr << "Tried to allocate canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 8002158:	2001      	movs	r0, #1
 800215a:	f010 ff85 	bl	8013068 <exit>
    }
    return _alloc_ptr->allocate(ins, amount);
 800215e:	4807      	ldr	r0, [pc, #28]	; (800217c <_Z7alloc_fP14CanardInstancej+0x40>)
 8002160:	f005 f9d1 	bl	8007506 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 8002164:	4603      	mov	r3, r0
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	6814      	ldr	r4, [r2, #0]
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4618      	mov	r0, r3
 8002170:	47a0      	blx	r4
 8002172:	4603      	mov	r3, r0
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	bd90      	pop	{r4, r7, pc}
 800217c:	20000994 	.word	0x20000994

08002180 <_Z6free_fP14CanardInstancePv>:
inline void free_f (CanardInstance* ins, void* pointer) {
 8002180:	b590      	push	{r4, r7, lr}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 800218a:	480d      	ldr	r0, [pc, #52]	; (80021c0 <_Z6free_fP14CanardInstancePv+0x40>)
 800218c:	f005 f9aa 	bl	80074e4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8002190:	4603      	mov	r3, r0
 8002192:	f083 0301 	eor.w	r3, r3, #1
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b00      	cmp	r3, #0
 800219a:	d002      	beq.n	80021a2 <_Z6free_fP14CanardInstancePv+0x22>
        #ifdef __linux__
        std::cerr << "Tried to free (?) canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 800219c:	2001      	movs	r0, #1
 800219e:	f010 ff63 	bl	8013068 <exit>
    }
    return _alloc_ptr->free(ins, pointer);
 80021a2:	4807      	ldr	r0, [pc, #28]	; (80021c0 <_Z6free_fP14CanardInstancePv+0x40>)
 80021a4:	f005 f9af 	bl	8007506 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 80021a8:	4603      	mov	r3, r0
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	3204      	adds	r2, #4
 80021ae:	6814      	ldr	r4, [r2, #0]
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	4618      	mov	r0, r3
 80021b6:	47a0      	blx	r4
 80021b8:	bf00      	nop
}
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd90      	pop	{r4, r7, pc}
 80021c0:	20000994 	.word	0x20000994

080021c4 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>:
    CanardInstance canard;
    UtilityConfig& utilities;

    AbstractCANProvider() = delete;
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, UtilityConfig& utilities) : AbstractCANProvider(canard_mtu, wire_mtu, 200, utilities) {};
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, size_t queue_len, UtilityConfig& utilities) :
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
 80021d0:	603b      	str	r3, [r7, #0]
        CANARD_MTU(canard_mtu),
        WIRE_MTU(wire_mtu),
        queue(canardTxInit(queue_len, CANARD_MTU)),
        utilities(utilities)
 80021d2:	4a0c      	ldr	r2, [pc, #48]	; (8002204 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig+0x40>)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	601a      	str	r2, [r3, #0]
        CANARD_MTU(canard_mtu),
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	605a      	str	r2, [r3, #4]
        WIRE_MTU(wire_mtu),
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	609a      	str	r2, [r3, #8]
        queue(canardTxInit(queue_len, CANARD_MTU)),
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	330c      	adds	r3, #12
 80021ec:	6839      	ldr	r1, [r7, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f010 fc2e 	bl	8012a50 <canardTxInit>
        utilities(utilities)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	63da      	str	r2, [r3, #60]	; 0x3c
    {};
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	4618      	mov	r0, r3
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	08018518 	.word	0x08018518

08002208 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>:
private:
    const CanardNodeID node_id;
    UtilityConfig& utilities;
    std::unique_ptr<AbstractCANProvider> provider;
public:
    CyphalInterface(CanardNodeID node_id, UtilityConfig& config, AbstractCANProvider* provider) :
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	603b      	str	r3, [r7, #0]
 8002214:	460b      	mov	r3, r1
 8002216:	72fb      	strb	r3, [r7, #11]
		node_id(node_id), utilities(config), provider(provider) {};
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	7afa      	ldrb	r2, [r7, #11]
 800221c:	701a      	strb	r2, [r3, #0]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	3308      	adds	r3, #8
 8002228:	6839      	ldr	r1, [r7, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f005 f987 	bl	800753e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>:
class G4CAN : public AbstractCANProvider {
public:
    typedef FDCAN_HandleTypeDef* Handler;
private:
    FDCAN_HandleTypeDef* handler;
    G4CAN(Handler handler, size_t queue_len, UtilityConfig& utilities):
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af02      	add	r7, sp, #8
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
 8002248:	603b      	str	r3, [r7, #0]
        AbstractCANProvider(CANARD_MTU_CAN_FD, 72, queue_len, utilities), handler(handler) {};
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2248      	movs	r2, #72	; 0x48
 8002254:	2140      	movs	r1, #64	; 0x40
 8002256:	f7ff ffb5 	bl	80021c4 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>
 800225a:	4a05      	ldr	r2, [pc, #20]	; (8002270 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig+0x34>)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	641a      	str	r2, [r3, #64]	; 0x40
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4618      	mov	r0, r3
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	080184f4 	.word	0x080184f4

08002274 <_ZN15SystemAllocatorC1EjR13UtilityConfig>:
#include <cyphal/allocators/allocator.h>

class SystemAllocator : public AbstractAllocator {
public:
	// TODO: do something with size value?
	explicit SystemAllocator(size_t size, UtilityConfig& utilities): AbstractAllocator(size, utilities) {};
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	68b9      	ldr	r1, [r7, #8]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff ff42 	bl	8002110 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>
 800228c:	4a03      	ldr	r2, [pc, #12]	; (800229c <_ZN15SystemAllocatorC1EjR13UtilityConfig+0x28>)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4618      	mov	r0, r3
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	080183d8 	.word	0x080183d8

080022a0 <_ZSt8isfinitef>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr bool
  isfinite(float __x)
  { return __builtin_isfinite(__x); }
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80022aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80022ae:	eef0 7ae7 	vabs.f32	s15, s15
 80022b2:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80022e4 <_ZSt8isfinitef+0x44>
 80022b6:	eef4 7a47 	vcmp.f32	s15, s14
 80022ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022be:	bf8c      	ite	hi
 80022c0:	2301      	movhi	r3, #1
 80022c2:	2300      	movls	r3, #0
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	f083 0301 	eor.w	r3, r3, #1
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	bf14      	ite	ne
 80022d0:	2301      	movne	r3, #1
 80022d2:	2300      	moveq	r3, #0
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	7f7fffff 	.word	0x7f7fffff

080022e8 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d201      	bcs.n	80022fe <nunavutChooseMin+0x16>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	e000      	b.n	8002300 <nunavutChooseMin+0x18>
 80022fe:	683b      	ldr	r3, [r7, #0]
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 800231e:	68b9      	ldr	r1, [r7, #8]
 8002320:	6978      	ldr	r0, [r7, #20]
 8002322:	f7ff ffe1 	bl	80022e8 <nunavutChooseMin>
 8002326:	4602      	mov	r2, r0
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 800232e:	6939      	ldr	r1, [r7, #16]
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff ffd9 	bl	80022e8 <nunavutChooseMin>
 8002336:	4603      	mov	r3, r0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b092      	sub	sp, #72	; 0x48
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
 800234c:	603b      	str	r3, [r7, #0]



    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 800234e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	2b00      	cmp	r3, #0
 8002356:	d145      	bne.n	80023e4 <nunavutCopyBits+0xa4>
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	2b00      	cmp	r3, #0
 8002360:	d140      	bne.n	80023e4 <nunavutCopyBits+0xa4>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	08db      	lsrs	r3, r3, #3
 8002366:	63fb      	str	r3, [r7, #60]	; 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 8002368:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800236a:	08db      	lsrs	r3, r3, #3
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	4413      	add	r3, r2
 8002370:	63bb      	str	r3, [r7, #56]	; 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	08db      	lsrs	r3, r3, #3
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	4413      	add	r3, r2
 800237a:	637b      	str	r3, [r7, #52]	; 0x34
        (void) memmove(pdst, psrc, length_bytes);
 800237c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800237e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002380:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002382:	f011 fefc 	bl	801417e <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	f003 0307 	and.w	r3, r3, #7
 800238e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 8002392:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 808a 	beq.w	80024b0 <nunavutCopyBits+0x170>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 800239c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800239e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023a0:	4413      	add	r3, r2
 80023a2:	62fb      	str	r3, [r7, #44]	; 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 80023a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023a8:	4413      	add	r3, r2
 80023aa:	62bb      	str	r3, [r7, #40]	; 0x28

            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 80023ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80023b0:	2201      	movs	r2, #1
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	3b01      	subs	r3, #1
 80023ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 80023be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023c0:	781a      	ldrb	r2, [r3, #0]
 80023c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023c6:	43db      	mvns	r3, r3
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	4013      	ands	r3, r2
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023d0:	7819      	ldrb	r1, [r3, #0]
 80023d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023d6:	400b      	ands	r3, r1
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	4313      	orrs	r3, r2
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023e0:	701a      	strb	r2, [r3, #0]
        }
    }
 80023e2:	e065      	b.n	80024b0 <nunavutCopyBits+0x170>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 80023ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023ee:	647b      	str	r3, [r7, #68]	; 0x44
        size_t       dst_off  = dst_offset_bits;
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	643b      	str	r3, [r7, #64]	; 0x40
        const size_t last_bit = src_off + length_bits;
 80023f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4413      	add	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]


        while (last_bit > src_off)
 80023fc:	e053      	b.n	80024a6 <nunavutCopyBits+0x166>
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 80023fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002400:	b2db      	uxtb	r3, r3
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 8002408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800240a:	b2db      	uxtb	r3, r3
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 8002412:	7dfa      	ldrb	r2, [r7, #23]
 8002414:	7dbb      	ldrb	r3, [r7, #22]
 8002416:	429a      	cmp	r2, r3
 8002418:	d901      	bls.n	800241e <nunavutCopyBits+0xde>
 800241a:	7dfb      	ldrb	r3, [r7, #23]
 800241c:	e000      	b.n	8002420 <nunavutCopyBits+0xe0>
 800241e:	7dbb      	ldrb	r3, [r7, #22]
 8002420:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 8002422:	7d7b      	ldrb	r3, [r7, #21]
 8002424:	f1c3 0008 	rsb	r0, r3, #8
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	4619      	mov	r1, r3
 8002430:	f7ff ff5a 	bl	80022e8 <nunavutChooseMin>
 8002434:	4603      	mov	r3, r0
 8002436:	753b      	strb	r3, [r7, #20]


            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 8002438:	7d3b      	ldrb	r3, [r7, #20]
 800243a:	2201      	movs	r2, #1
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	1e5a      	subs	r2, r3, #1
 8002442:	7dbb      	ldrb	r3, [r7, #22]
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	74fb      	strb	r3, [r7, #19]

            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 800244a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800244c:	08db      	lsrs	r3, r3, #3
 800244e:	6a3a      	ldr	r2, [r7, #32]
 8002450:	4413      	add	r3, r2
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	7dfb      	ldrb	r3, [r7, #23]
 8002458:	fa42 f303 	asr.w	r3, r2, r3
 800245c:	b2db      	uxtb	r3, r3
 800245e:	461a      	mov	r2, r3
 8002460:	7dbb      	ldrb	r3, [r7, #22]
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 8002468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800246a:	08db      	lsrs	r3, r3, #3
 800246c:	69fa      	ldr	r2, [r7, #28]
 800246e:	4413      	add	r3, r2
 8002470:	781a      	ldrb	r2, [r3, #0]
 8002472:	7cfb      	ldrb	r3, [r7, #19]
 8002474:	43db      	mvns	r3, r3
 8002476:	b2db      	uxtb	r3, r3
 8002478:	4013      	ands	r3, r2
 800247a:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 800247c:	7cba      	ldrb	r2, [r7, #18]
 800247e:	7cfb      	ldrb	r3, [r7, #19]
 8002480:	4013      	ands	r3, r2
 8002482:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 8002484:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002486:	08db      	lsrs	r3, r3, #3
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	4413      	add	r3, r2
 800248c:	7c79      	ldrb	r1, [r7, #17]
 800248e:	7c3a      	ldrb	r2, [r7, #16]
 8002490:	430a      	orrs	r2, r1
 8002492:	b2d2      	uxtb	r2, r2
 8002494:	701a      	strb	r2, [r3, #0]
            src_off += size;
 8002496:	7d3b      	ldrb	r3, [r7, #20]
 8002498:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800249a:	4413      	add	r3, r2
 800249c:	647b      	str	r3, [r7, #68]	; 0x44
            dst_off += size;
 800249e:	7d3b      	ldrb	r3, [r7, #20]
 80024a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80024a2:	4413      	add	r3, r2
 80024a4:	643b      	str	r3, [r7, #64]	; 0x40
        while (last_bit > src_off)
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d8a7      	bhi.n	80023fe <nunavutCopyBits+0xbe>
        }

    }
}
 80024ae:	e000      	b.n	80024b2 <nunavutCopyBits+0x172>
    }
 80024b0:	bf00      	nop
}
 80024b2:	bf00      	nop
 80024b4:	3748      	adds	r7, #72	; 0x48
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <nunavutGetBits>:
static inline void nunavutGetBits(void* const output,
                                  const void* const buf,
                                  const size_t buf_size_bytes,
                                  const size_t off_bits,
                                  const size_t len_bits)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b088      	sub	sp, #32
 80024be:	af02      	add	r7, sp, #8
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	603b      	str	r3, [r7, #0]


    const size_t sat_bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, len_bits);
 80024c8:	6a3a      	ldr	r2, [r7, #32]
 80024ca:	6839      	ldr	r1, [r7, #0]
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f7ff ff1d 	bl	800230c <nunavutSaturateBufferFragmentBitLength>
 80024d2:	6178      	str	r0, [r7, #20]
    // Apply implicit zero extension. Normally, this is a no-op unless (len_bits > sat_bits) or (len_bits % 8 != 0).
    // The former case ensures that if we're copying <8 bits, the MSB in the destination will be zeroed out.
    (void) memset(((uint8_t*)output) + (sat_bits / 8U), 0, ((len_bits + 7U) / 8U) - (sat_bits / 8U));
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	08db      	lsrs	r3, r3, #3
 80024d8:	68fa      	ldr	r2, [r7, #12]
 80024da:	18d0      	adds	r0, r2, r3
 80024dc:	6a3b      	ldr	r3, [r7, #32]
 80024de:	3307      	adds	r3, #7
 80024e0:	08da      	lsrs	r2, r3, #3
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	08db      	lsrs	r3, r3, #3
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	2100      	movs	r1, #0
 80024ec:	f011 fe61 	bl	80141b2 <memset>
    nunavutCopyBits(output, 0U, sat_bits, buf, off_bits);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	2100      	movs	r1, #0
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f7ff ff20 	bl	8002340 <nunavutCopyBits>
}
 8002500:	bf00      	nop
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af02      	add	r7, sp, #8
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");

    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	00da      	lsls	r2, r3, #3
 8002518:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	440b      	add	r3, r1
 8002520:	429a      	cmp	r2, r3
 8002522:	d202      	bcs.n	800252a <nunavutSetUxx+0x22>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002524:	f06f 0302 	mvn.w	r3, #2
 8002528:	e010      	b.n	800254c <nunavutSetUxx+0x44>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 800252a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800252e:	2140      	movs	r1, #64	; 0x40
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff fed9 	bl	80022e8 <nunavutChooseMin>
 8002536:	6178      	str	r0, [r7, #20]
    nunavutCopyBits(buf, off_bits, saturated_len_bits, (const uint8_t*) &value, 0U);
 8002538:	2300      	movs	r3, #0
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	f107 0320 	add.w	r3, r7, #32
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f7ff fefb 	bl	8002340 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <nunavutGetU16>:

static inline uint16_t nunavutGetU16(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b088      	sub	sp, #32
 8002558:	af02      	add	r7, sp, #8
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
 8002560:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 16U));
 8002562:	78fb      	ldrb	r3, [r7, #3]
 8002564:	2110      	movs	r1, #16
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff febe 	bl	80022e8 <nunavutChooseMin>
 800256c:	4603      	mov	r3, r0
 800256e:	461a      	mov	r2, r3
 8002570:	6879      	ldr	r1, [r7, #4]
 8002572:	68b8      	ldr	r0, [r7, #8]
 8002574:	f7ff feca 	bl	800230c <nunavutSaturateBufferFragmentBitLength>
 8002578:	6178      	str	r0, [r7, #20]

    uint16_t val = 0U;
 800257a:	2300      	movs	r3, #0
 800257c:	827b      	strh	r3, [r7, #18]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 800257e:	f107 0012 	add.w	r0, r7, #18
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	2100      	movs	r1, #0
 800258c:	f7ff fed8 	bl	8002340 <nunavutCopyBits>
    return val;
 8002590:	8a7b      	ldrh	r3, [r7, #18]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <nunavutGetU32>:

static inline uint32_t nunavutGetU32(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b088      	sub	sp, #32
 800259e:	af02      	add	r7, sp, #8
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 32U));
 80025a8:	78fb      	ldrb	r3, [r7, #3]
 80025aa:	2120      	movs	r1, #32
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fe9b 	bl	80022e8 <nunavutChooseMin>
 80025b2:	4603      	mov	r3, r0
 80025b4:	461a      	mov	r2, r3
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	68b8      	ldr	r0, [r7, #8]
 80025ba:	f7ff fea7 	bl	800230c <nunavutSaturateBufferFragmentBitLength>
 80025be:	6178      	str	r0, [r7, #20]

    uint32_t val = 0U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	613b      	str	r3, [r7, #16]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 80025c4:	f107 0010 	add.w	r0, r7, #16
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	2100      	movs	r1, #0
 80025d2:	f7ff feb5 	bl	8002340 <nunavutCopyBits>
    return val;
 80025d6:	693b      	ldr	r3, [r7, #16]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <nunavutFloat16Pack>:
              "The target platform does not support IEEE754 floating point operations.");
static_assert(32U == (sizeof(float) * 8U), "Unsupported floating point model");

/// Converts a single-precision float into the binary representation of the value as a half-precision IEEE754 value.
static inline uint16_t nunavutFloat16Pack(const float value)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b08b      	sub	sp, #44	; 0x2c
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	ed87 0a01 	vstr	s0, [r7, #4]
        uint32_t bits;
        float real;
    } Float32Bits;

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    const uint32_t round_mask = ~(uint32_t) 0x0FFFU;
 80025ea:	4b2b      	ldr	r3, [pc, #172]	; (8002698 <nunavutFloat16Pack+0xb8>)
 80025ec:	623b      	str	r3, [r7, #32]
    Float32Bits    f32inf;  // NOSONAR
    Float32Bits    f16inf;  // NOSONAR
    Float32Bits    magic;   // NOSONAR
    Float32Bits    in;      // NOSONAR
    f32inf.bits = ((uint32_t) 255U) << 23U;
 80025ee:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 80025f2:	61bb      	str	r3, [r7, #24]
    f16inf.bits = ((uint32_t) 31U) << 23U;
 80025f4:	f04f 6378 	mov.w	r3, #260046848	; 0xf800000
 80025f8:	617b      	str	r3, [r7, #20]
    magic.bits = ((uint32_t) 15U) << 23U;
 80025fa:	f04f 63f0 	mov.w	r3, #125829120	; 0x7800000
 80025fe:	613b      	str	r3, [r7, #16]
    in.real = value;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	60fb      	str	r3, [r7, #12]
    const uint32_t sign = in.bits & (((uint32_t) 1U) << 31U);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800260a:	61fb      	str	r3, [r7, #28]
    in.bits ^= sign;
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	4053      	eors	r3, r2
 8002612:	60fb      	str	r3, [r7, #12]
    uint16_t out = 0;
 8002614:	2300      	movs	r3, #0
 8002616:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (in.bits >= f32inf.bits)
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	429a      	cmp	r2, r3
 800261e:	d313      	bcc.n	8002648 <nunavutFloat16Pack+0x68>
    {
        if ((in.bits & 0x7FFFFFUL) != 0)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <nunavutFloat16Pack+0x52>
        {
            out = 0x7E00U;
 800262a:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
 800262e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002630:	e025      	b.n	800267e <nunavutFloat16Pack+0x9e>
        }
        else
        {
            out = (in.bits > f32inf.bits) ? (uint16_t) 0x7FFFU : (uint16_t) 0x7C00U;
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	429a      	cmp	r2, r3
 8002638:	d902      	bls.n	8002640 <nunavutFloat16Pack+0x60>
 800263a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800263e:	e001      	b.n	8002644 <nunavutFloat16Pack+0x64>
 8002640:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8002644:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002646:	e01a      	b.n	800267e <nunavutFloat16Pack+0x9e>
        }
    }
    else
    {
        in.bits &= round_mask;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800264e:	f023 030f 	bic.w	r3, r3, #15
 8002652:	60fb      	str	r3, [r7, #12]
        in.real *= magic.real;
 8002654:	ed97 7a03 	vldr	s14, [r7, #12]
 8002658:	edd7 7a04 	vldr	s15, [r7, #16]
 800265c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002660:	edc7 7a03 	vstr	s15, [r7, #12]
        in.bits -= round_mask;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800266a:	60fb      	str	r3, [r7, #12]
        if (in.bits > f16inf.bits)
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	429a      	cmp	r2, r3
 8002672:	d901      	bls.n	8002678 <nunavutFloat16Pack+0x98>
        {
            in.bits = f16inf.bits;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	60fb      	str	r3, [r7, #12]
        }
        out = (uint16_t)(in.bits >> 13U);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	0b5b      	lsrs	r3, r3, #13
 800267c:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
    out |= (uint16_t)(sign >> 16U);
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	0c1b      	lsrs	r3, r3, #16
 8002682:	b29a      	uxth	r2, r3
 8002684:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002686:	4313      	orrs	r3, r2
 8002688:	84fb      	strh	r3, [r7, #38]	; 0x26
    return out;
 800268a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 800268c:	4618      	mov	r0, r3
 800268e:	372c      	adds	r7, #44	; 0x2c
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	fffff000 	.word	0xfffff000

0800269c <nunavutFloat16Unpack>:

static inline float nunavutFloat16Unpack(const uint16_t value)
{
 800269c:	b480      	push	{r7}
 800269e:	b087      	sub	sp, #28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	80fb      	strh	r3, [r7, #6]

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    Float32Bits magic;    // NOSONAR
    Float32Bits inf_nan;  // NOSONAR
    Float32Bits out;      // NOSONAR
    magic.bits = ((uint32_t) 0xEFU) << 23U;
 80026a6:	f04f 43ef 	mov.w	r3, #2004877312	; 0x77800000
 80026aa:	617b      	str	r3, [r7, #20]
    inf_nan.bits = ((uint32_t) 0x8FU) << 23U;
 80026ac:	f04f 438f 	mov.w	r3, #1199570944	; 0x47800000
 80026b0:	613b      	str	r3, [r7, #16]
    out.bits = ((uint32_t)(value & 0x7FFFU)) << 13U;
 80026b2:	88fb      	ldrh	r3, [r7, #6]
 80026b4:	035a      	lsls	r2, r3, #13
 80026b6:	4b14      	ldr	r3, [pc, #80]	; (8002708 <nunavutFloat16Unpack+0x6c>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	60fb      	str	r3, [r7, #12]
    out.real *= magic.real;
 80026bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80026c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80026c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c8:	edc7 7a03 	vstr	s15, [r7, #12]
    if (out.real >= inf_nan.real)
 80026cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80026d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80026d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026dc:	db03      	blt.n	80026e6 <nunavutFloat16Unpack+0x4a>
    {
        out.bits |= ((uint32_t) 0xFFU) << 23U;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
 80026e4:	60fb      	str	r3, [r7, #12]
    }
    out.bits |= ((uint32_t)(value & 0x8000U)) << 16U;
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	88fb      	ldrh	r3, [r7, #6]
 80026ea:	041b      	lsls	r3, r3, #16
 80026ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80026f0:	4313      	orrs	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]
    return out.real;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	ee07 3a90 	vmov	s15, r3
}
 80026fa:	eeb0 0a67 	vmov.f32	s0, s15
 80026fe:	371c      	adds	r7, #28
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr
 8002708:	0fffe000 	.word	0x0fffe000

0800270c <nunavutGetF16>:

static inline float nunavutGetF16(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
    return nunavutFloat16Unpack(nunavutGetU16(buf, buf_size_bytes, off_bits, 16U));
 8002718:	2310      	movs	r3, #16
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	68b9      	ldr	r1, [r7, #8]
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f7ff ff18 	bl	8002554 <nunavutGetU16>
 8002724:	4603      	mov	r3, r0
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff ffb8 	bl	800269c <nunavutFloat16Unpack>
 800272c:	eef0 7a40 	vmov.f32	s15, s0
}
 8002730:	eeb0 0a67 	vmov.f32	s0, s15
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <nunavutGetF32>:

static inline float nunavutGetF32(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b086      	sub	sp, #24
 800273e:	af00      	add	r7, sp, #0
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint32_t in;
        float fl;
    } const tmp = {nunavutGetU32(buf, buf_size_bytes, off_bits, 32U)};
 8002746:	2320      	movs	r3, #32
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	68b9      	ldr	r1, [r7, #8]
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f7ff ff24 	bl	800259a <nunavutGetU32>
 8002752:	4603      	mov	r3, r0
 8002754:	617b      	str	r3, [r7, #20]
    return tmp.fl;
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	ee07 3a90 	vmov	s15, r3
}
 800275c:	eeb0 0a67 	vmov.f32	s0, s15
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b08c      	sub	sp, #48	; 0x30
 800276a:	af04      	add	r7, sp, #16
 800276c:	60f8      	str	r0, [r7, #12]
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <uavcan_node_Health_1_0_serialize_+0x1e>
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d002      	beq.n	8002784 <uavcan_node_Health_1_0_serialize_+0x1e>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d102      	bne.n	800278a <uavcan_node_Health_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002784:	f06f 0301 	mvn.w	r3, #1
 8002788:	e048      	b.n	800281c <uavcan_node_Health_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	2b07      	cmp	r3, #7
 8002796:	d802      	bhi.n	800279e <uavcan_node_Health_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002798:	f06f 0302 	mvn.w	r3, #2
 800279c:	e03e      	b.n	800281c <uavcan_node_Health_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]


    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 80027a8:	7efb      	ldrb	r3, [r7, #27]
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d901      	bls.n	80027b2 <uavcan_node_Health_1_0_serialize_+0x4c>
        {
            _sat0_ = 3U;
 80027ae:	2303      	movs	r3, #3
 80027b0:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	08db      	lsrs	r3, r3, #3
 80027b6:	68ba      	ldr	r2, [r7, #8]
 80027b8:	4413      	add	r3, r2
 80027ba:	7efa      	ldrb	r2, [r7, #27]
 80027bc:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	3302      	adds	r3, #2
 80027c2:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d021      	beq.n	8002812 <uavcan_node_Health_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	f1c3 0308 	rsb	r3, r3, #8
 80027dc:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80027de:	7cfb      	ldrb	r3, [r7, #19]
 80027e0:	9302      	str	r3, [sp, #8]
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	f04f 0300 	mov.w	r3, #0
 80027ea:	e9cd 2300 	strd	r2, r3, [sp]
 80027ee:	69fa      	ldr	r2, [r7, #28]
 80027f0:	6979      	ldr	r1, [r7, #20]
 80027f2:	68b8      	ldr	r0, [r7, #8]
 80027f4:	f7ff fe88 	bl	8002508 <nunavutSetUxx>
 80027f8:	4603      	mov	r3, r0
 80027fa:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 80027fc:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002800:	2b00      	cmp	r3, #0
 8002802:	da02      	bge.n	800280a <uavcan_node_Health_1_0_serialize_+0xa4>
        {
            return _err0_;
 8002804:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002808:	e008      	b.n	800281c <uavcan_node_Health_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 800280a:	7cfb      	ldrb	r3, [r7, #19]
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	4413      	add	r3, r2
 8002810:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	08da      	lsrs	r2, r3, #3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3720      	adds	r7, #32
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <uavcan_node_Health_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_deserialize_(
    uavcan_node_Health_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d009      	beq.n	800284a <uavcan_node_Health_1_0_deserialize_+0x26>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d006      	beq.n	800284a <uavcan_node_Health_1_0_deserialize_+0x26>
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d106      	bne.n	8002850 <uavcan_node_Health_1_0_deserialize_+0x2c>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d002      	beq.n	8002850 <uavcan_node_Health_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800284a:	f06f 0301 	mvn.w	r3, #1
 800284e:	e030      	b.n	80028b2 <uavcan_node_Health_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <uavcan_node_Health_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002856:	4b19      	ldr	r3, [pc, #100]	; (80028bc <uavcan_node_Health_1_0_deserialize_+0x98>)
 8002858:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	00db      	lsls	r3, r3, #3
 8002864:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]



    // saturated uint2 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 2U) <= capacity_bits)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	3302      	adds	r3, #2
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	429a      	cmp	r2, r3
 8002872:	d30a      	bcc.n	800288a <uavcan_node_Health_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 3U;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	08db      	lsrs	r3, r3, #3
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	4413      	add	r3, r2
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	b2da      	uxtb	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	701a      	strb	r2, [r3, #0]
 8002888:	e002      	b.n	8002890 <uavcan_node_Health_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 2U;
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	3302      	adds	r3, #2
 8002894:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	3307      	adds	r3, #7
 800289a:	f023 0307 	bic.w	r3, r3, #7
 800289e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80028a0:	69b9      	ldr	r1, [r7, #24]
 80028a2:	6978      	ldr	r0, [r7, #20]
 80028a4:	f7ff fd20 	bl	80022e8 <nunavutChooseMin>
 80028a8:	4603      	mov	r3, r0
 80028aa:	08da      	lsrs	r2, r3, #3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3720      	adds	r7, #32
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	080182a0 	.word	0x080182a0

080028c0 <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08c      	sub	sp, #48	; 0x30
 80028c4:	af04      	add	r7, sp, #16
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <uavcan_node_Mode_1_0_serialize_+0x1e>
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d002      	beq.n	80028de <uavcan_node_Mode_1_0_serialize_+0x1e>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d102      	bne.n	80028e4 <uavcan_node_Mode_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80028de:	f06f 0301 	mvn.w	r3, #1
 80028e2:	e048      	b.n	8002976 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	2b07      	cmp	r3, #7
 80028f0:	d802      	bhi.n	80028f8 <uavcan_node_Mode_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80028f2:	f06f 0302 	mvn.w	r3, #2
 80028f6:	e03e      	b.n	8002976 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61fb      	str	r3, [r7, #28]


    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 8002902:	7efb      	ldrb	r3, [r7, #27]
 8002904:	2b07      	cmp	r3, #7
 8002906:	d901      	bls.n	800290c <uavcan_node_Mode_1_0_serialize_+0x4c>
        {
            _sat0_ = 7U;
 8002908:	2307      	movs	r3, #7
 800290a:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	08db      	lsrs	r3, r3, #3
 8002910:	68ba      	ldr	r2, [r7, #8]
 8002912:	4413      	add	r3, r2
 8002914:	7efa      	ldrb	r2, [r7, #27]
 8002916:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	3303      	adds	r3, #3
 800291c:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	2b00      	cmp	r3, #0
 8002926:	d021      	beq.n	800296c <uavcan_node_Mode_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	b2db      	uxtb	r3, r3
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	b2db      	uxtb	r3, r3
 8002932:	f1c3 0308 	rsb	r3, r3, #8
 8002936:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002938:	7cfb      	ldrb	r3, [r7, #19]
 800293a:	9302      	str	r3, [sp, #8]
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	e9cd 2300 	strd	r2, r3, [sp]
 8002948:	69fa      	ldr	r2, [r7, #28]
 800294a:	6979      	ldr	r1, [r7, #20]
 800294c:	68b8      	ldr	r0, [r7, #8]
 800294e:	f7ff fddb 	bl	8002508 <nunavutSetUxx>
 8002952:	4603      	mov	r3, r0
 8002954:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 8002956:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800295a:	2b00      	cmp	r3, #0
 800295c:	da02      	bge.n	8002964 <uavcan_node_Mode_1_0_serialize_+0xa4>
        {
            return _err0_;
 800295e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002962:	e008      	b.n	8002976 <uavcan_node_Mode_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 8002964:	7cfb      	ldrb	r3, [r7, #19]
 8002966:	69fa      	ldr	r2, [r7, #28]
 8002968:	4413      	add	r3, r2
 800296a:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	08da      	lsrs	r2, r3, #3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3720      	adds	r7, #32
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
	...

08002980 <uavcan_node_Mode_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_deserialize_(
    uavcan_node_Mode_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d009      	beq.n	80029a6 <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d006      	beq.n	80029a6 <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d106      	bne.n	80029ac <uavcan_node_Mode_1_0_deserialize_+0x2c>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <uavcan_node_Mode_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80029a6:	f06f 0301 	mvn.w	r3, #1
 80029aa:	e030      	b.n	8002a0e <uavcan_node_Mode_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <uavcan_node_Mode_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80029b2:	4b19      	ldr	r3, [pc, #100]	; (8002a18 <uavcan_node_Mode_1_0_deserialize_+0x98>)
 80029b4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]



    // saturated uint3 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 3U) <= capacity_bits)
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	3303      	adds	r3, #3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d30a      	bcc.n	80029e6 <uavcan_node_Mode_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 7U;
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	08db      	lsrs	r3, r3, #3
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	4413      	add	r3, r2
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	701a      	strb	r2, [r3, #0]
 80029e4:	e002      	b.n	80029ec <uavcan_node_Mode_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 3U;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	3303      	adds	r3, #3
 80029f0:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	3307      	adds	r3, #7
 80029f6:	f023 0307 	bic.w	r3, r3, #7
 80029fa:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80029fc:	69b9      	ldr	r1, [r7, #24]
 80029fe:	6978      	ldr	r0, [r7, #20]
 8002a00:	f7ff fc72 	bl	80022e8 <nunavutChooseMin>
 8002a04:	4603      	mov	r3, r0
 8002a06:	08da      	lsrs	r2, r3, #3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3720      	adds	r7, #32
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	080182a0 	.word	0x080182a0

08002a1c <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08e      	sub	sp, #56	; 0x38
 8002a20:	af04      	add	r7, sp, #16
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d005      	beq.n	8002a3a <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d102      	bne.n	8002a40 <uavcan_node_Heartbeat_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002a3a:	f06f 0301 	mvn.w	r3, #1
 8002a3e:	e0cf      	b.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 8002a46:	6a3b      	ldr	r3, [r7, #32]
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	2b37      	cmp	r3, #55	; 0x37
 8002a4c:	d802      	bhi.n	8002a54 <uavcan_node_Heartbeat_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002a4e:	f06f 0302 	mvn.w	r3, #2
 8002a52:	e0c5      	b.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002a54:	2300      	movs	r3, #0
 8002a56:	627b      	str	r3, [r7, #36]	; 0x24

    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->uptime, 4U);
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	08db      	lsrs	r3, r3, #3
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	4413      	add	r3, r2
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a68:	3320      	adds	r3, #32
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d021      	beq.n	8002aba <uavcan_node_Heartbeat_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	f1c3 0308 	rsb	r3, r3, #8
 8002a84:	77fb      	strb	r3, [r7, #31]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002a86:	7ffb      	ldrb	r3, [r7, #31]
 8002a88:	9302      	str	r3, [sp, #8]
 8002a8a:	f04f 0200 	mov.w	r2, #0
 8002a8e:	f04f 0300 	mov.w	r3, #0
 8002a92:	e9cd 2300 	strd	r2, r3, [sp]
 8002a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a98:	6a39      	ldr	r1, [r7, #32]
 8002a9a:	68b8      	ldr	r0, [r7, #8]
 8002a9c:	f7ff fd34 	bl	8002508 <nunavutSetUxx>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	77bb      	strb	r3, [r7, #30]
        if (_err0_ < 0)
 8002aa4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	da02      	bge.n	8002ab2 <uavcan_node_Heartbeat_1_0_serialize_+0x96>
        {
            return _err0_;
 8002aac:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002ab0:	e096      	b.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad0_;
 8002ab2:	7ffb      	ldrb	r3, [r7, #31]
 8002ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ab6:	4413      	add	r3, r2
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 8002aba:	2301      	movs	r3, #1
 8002abc:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	4413      	add	r3, r2
 8002aca:	f107 0214 	add.w	r2, r7, #20
 8002ace:	4619      	mov	r1, r3
 8002ad0:	f7ff fe49 	bl	8002766 <uavcan_node_Health_1_0_serialize_>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8002ad8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	da02      	bge.n	8002ae6 <uavcan_node_Heartbeat_1_0_serialize_+0xca>
        {
            return _err1_;
 8002ae0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002ae4:	e07c      	b.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aec:	4413      	add	r3, r2
 8002aee:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af2:	f003 0307 	and.w	r3, r3, #7
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d021      	beq.n	8002b3e <uavcan_node_Heartbeat_1_0_serialize_+0x122>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8002afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	f003 0307 	and.w	r3, r3, #7
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	f1c3 0308 	rsb	r3, r3, #8
 8002b08:	773b      	strb	r3, [r7, #28]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err2_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8002b0a:	7f3b      	ldrb	r3, [r7, #28]
 8002b0c:	9302      	str	r3, [sp, #8]
 8002b0e:	f04f 0200 	mov.w	r2, #0
 8002b12:	f04f 0300 	mov.w	r3, #0
 8002b16:	e9cd 2300 	strd	r2, r3, [sp]
 8002b1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b1c:	6a39      	ldr	r1, [r7, #32]
 8002b1e:	68b8      	ldr	r0, [r7, #8]
 8002b20:	f7ff fcf2 	bl	8002508 <nunavutSetUxx>
 8002b24:	4603      	mov	r3, r0
 8002b26:	76fb      	strb	r3, [r7, #27]
        if (_err2_ < 0)
 8002b28:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	da02      	bge.n	8002b36 <uavcan_node_Heartbeat_1_0_serialize_+0x11a>
        {
            return _err2_;
 8002b30:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002b34:	e054      	b.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad1_;
 8002b36:	7f3b      	ldrb	r3, [r7, #28]
 8002b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b3a:	4413      	add	r3, r2
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8002b3e:	2301      	movs	r3, #1
 8002b40:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b48:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	f107 0210 	add.w	r2, r7, #16
 8002b52:	4619      	mov	r1, r3
 8002b54:	f7ff feb4 	bl	80028c0 <uavcan_node_Mode_1_0_serialize_>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8002b5c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	da02      	bge.n	8002b6a <uavcan_node_Heartbeat_1_0_serialize_+0x14e>
        {
            return _err3_;
 8002b64:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002b68:	e03a      	b.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b70:	4413      	add	r3, r2
 8002b72:	627b      	str	r3, [r7, #36]	; 0x24

    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8002b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b76:	08db      	lsrs	r3, r3, #3
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	7992      	ldrb	r2, [r2, #6]
 8002b80:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8002b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b84:	3308      	adds	r3, #8
 8002b86:	627b      	str	r3, [r7, #36]	; 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d021      	beq.n	8002bd6 <uavcan_node_Heartbeat_1_0_serialize_+0x1ba>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	f1c3 0308 	rsb	r3, r3, #8
 8002ba0:	767b      	strb	r3, [r7, #25]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err4_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8002ba2:	7e7b      	ldrb	r3, [r7, #25]
 8002ba4:	9302      	str	r3, [sp, #8]
 8002ba6:	f04f 0200 	mov.w	r2, #0
 8002baa:	f04f 0300 	mov.w	r3, #0
 8002bae:	e9cd 2300 	strd	r2, r3, [sp]
 8002bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb4:	6a39      	ldr	r1, [r7, #32]
 8002bb6:	68b8      	ldr	r0, [r7, #8]
 8002bb8:	f7ff fca6 	bl	8002508 <nunavutSetUxx>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	763b      	strb	r3, [r7, #24]
        if (_err4_ < 0)
 8002bc0:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	da02      	bge.n	8002bce <uavcan_node_Heartbeat_1_0_serialize_+0x1b2>
        {
            return _err4_;
 8002bc8:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002bcc:	e008      	b.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad2_;
 8002bce:	7e7b      	ldrb	r3, [r7, #25]
 8002bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bd2:	4413      	add	r3, r2
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	08da      	lsrs	r2, r3, #3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3728      	adds	r7, #40	; 0x28
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <uavcan_node_Heartbeat_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_deserialize_(
    uavcan_node_Heartbeat_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08a      	sub	sp, #40	; 0x28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d009      	beq.n	8002c0e <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d006      	beq.n	8002c0e <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d106      	bne.n	8002c14 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d002      	beq.n	8002c14 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002c0e:	f06f 0301 	mvn.w	r3, #1
 8002c12:	e089      	b.n	8002d28 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <uavcan_node_Heartbeat_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002c1a:	4b45      	ldr	r3, [pc, #276]	; (8002d30 <uavcan_node_Heartbeat_1_0_deserialize_+0x148>)
 8002c1c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	627b      	str	r3, [r7, #36]	; 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61fb      	str	r3, [r7, #28]



    // saturated uint32 uptime
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->uptime = nunavutGetU32(&buffer[0], capacity_bytes, offset_bits, 32);
 8002c2e:	2320      	movs	r3, #32
 8002c30:	69fa      	ldr	r2, [r7, #28]
 8002c32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c34:	68b8      	ldr	r0, [r7, #8]
 8002c36:	f7ff fcb0 	bl	800259a <nunavutGetU32>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	601a      	str	r2, [r3, #0]
    offset_bits += 32U;
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	3320      	adds	r3, #32
 8002c44:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3307      	adds	r3, #7
 8002c4a:	f023 0307 	bic.w	r3, r3, #7
 8002c4e:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Health.1.0 health
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	08db      	lsrs	r3, r3, #3
 8002c54:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff fb46 	bl	80022e8 <nunavutChooseMin>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	1a9b      	subs	r3, r3, r2
 8002c62:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	1d18      	adds	r0, r3, #4
            &out_obj->health, &buffer[offset_bits / 8U], &_size_bytes2_);
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	4413      	add	r3, r2
 8002c70:	f107 0214 	add.w	r2, r7, #20
 8002c74:	4619      	mov	r1, r3
 8002c76:	f7ff fdd5 	bl	8002824 <uavcan_node_Health_1_0_deserialize_>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	76fb      	strb	r3, [r7, #27]
        if (_err5_ < 0)
 8002c7e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	da02      	bge.n	8002c8c <uavcan_node_Heartbeat_1_0_deserialize_+0xa4>
        {
            return _err5_;
 8002c86:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002c8a:	e04d      	b.n	8002d28 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	69fa      	ldr	r2, [r7, #28]
 8002c92:	4413      	add	r3, r2
 8002c94:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	3307      	adds	r3, #7
 8002c9a:	f023 0307 	bic.w	r3, r3, #7
 8002c9e:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Mode.1.0 mode
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	08db      	lsrs	r3, r3, #3
 8002ca4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff fb1e 	bl	80022e8 <nunavutChooseMin>
 8002cac:	4602      	mov	r2, r0
 8002cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	1d58      	adds	r0, r3, #5
            &out_obj->mode, &buffer[offset_bits / 8U], &_size_bytes3_);
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f107 0210 	add.w	r2, r7, #16
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	f7ff fe5b 	bl	8002980 <uavcan_node_Mode_1_0_deserialize_>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	76bb      	strb	r3, [r7, #26]
        if (_err6_ < 0)
 8002cce:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	da02      	bge.n	8002cdc <uavcan_node_Heartbeat_1_0_deserialize_+0xf4>
        {
            return _err6_;
 8002cd6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002cda:	e025      	b.n	8002d28 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	61fb      	str	r3, [r7, #28]



    // saturated uint8 vendor_specific_status_code
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 8U) <= capacity_bits)
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3308      	adds	r3, #8
 8002cea:	6a3a      	ldr	r2, [r7, #32]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d307      	bcc.n	8002d00 <uavcan_node_Heartbeat_1_0_deserialize_+0x118>
    {
        out_obj->vendor_specific_status_code = buffer[offset_bits / 8U] & 255U;
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	08db      	lsrs	r3, r3, #3
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	781a      	ldrb	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	719a      	strb	r2, [r3, #6]
 8002cfe:	e002      	b.n	8002d06 <uavcan_node_Heartbeat_1_0_deserialize_+0x11e>
    }
    else
    {
        out_obj->vendor_specific_status_code = 0U;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	719a      	strb	r2, [r3, #6]
    }
    offset_bits += 8U;
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	3308      	adds	r3, #8
 8002d0a:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	3307      	adds	r3, #7
 8002d10:	f023 0307 	bic.w	r3, r3, #7
 8002d14:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002d16:	6a39      	ldr	r1, [r7, #32]
 8002d18:	69f8      	ldr	r0, [r7, #28]
 8002d1a:	f7ff fae5 	bl	80022e8 <nunavutChooseMin>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	08da      	lsrs	r2, r3, #3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3728      	adds	r7, #40	; 0x28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	080182a0 	.word	0x080182a0

08002d34 <uavcan_si_unit_angle_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_serialize_(
    const uavcan_si_unit_angle_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08c      	sub	sp, #48	; 0x30
 8002d38:	af04      	add	r7, sp, #16
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d005      	beq.n	8002d52 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d002      	beq.n	8002d52 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d102      	bne.n	8002d58 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002d52:	f06f 0301 	mvn.w	r3, #1
 8002d56:	e041      	b.n	8002ddc <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	2b1f      	cmp	r3, #31
 8002d64:	d802      	bhi.n	8002d6c <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002d66:	f06f 0302 	mvn.w	r3, #2
 8002d6a:	e037      	b.n	8002ddc <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian, 4U);
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	08db      	lsrs	r3, r3, #3
 8002d74:	68ba      	ldr	r2, [r7, #8]
 8002d76:	4413      	add	r3, r2
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	6812      	ldr	r2, [r2, #0]
 8002d7c:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3320      	adds	r3, #32
 8002d82:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d021      	beq.n	8002dd2 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	f1c3 0308 	rsb	r3, r3, #8
 8002d9c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002d9e:	7dfb      	ldrb	r3, [r7, #23]
 8002da0:	9302      	str	r3, [sp, #8]
 8002da2:	f04f 0200 	mov.w	r2, #0
 8002da6:	f04f 0300 	mov.w	r3, #0
 8002daa:	e9cd 2300 	strd	r2, r3, [sp]
 8002dae:	69fa      	ldr	r2, [r7, #28]
 8002db0:	69b9      	ldr	r1, [r7, #24]
 8002db2:	68b8      	ldr	r0, [r7, #8]
 8002db4:	f7ff fba8 	bl	8002508 <nunavutSetUxx>
 8002db8:	4603      	mov	r3, r0
 8002dba:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002dbc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	da02      	bge.n	8002dca <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8002dc4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002dc8:	e008      	b.n	8002ddc <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
 8002dcc:	69fa      	ldr	r2, [r7, #28]
 8002dce:	4413      	add	r3, r2
 8002dd0:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	08da      	lsrs	r2, r3, #3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3720      	adds	r7, #32
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_deserialize_(
    uavcan_si_unit_angle_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b088      	sub	sp, #32
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d009      	beq.n	8002e0a <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d006      	beq.n	8002e0a <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d106      	bne.n	8002e10 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d002      	beq.n	8002e10 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002e0a:	f06f 0301 	mvn.w	r3, #1
 8002e0e:	e027      	b.n	8002e60 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002e16:	4b14      	ldr	r3, [pc, #80]	; (8002e68 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x84>)
 8002e18:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]



    // saturated float32 radian
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002e2a:	697a      	ldr	r2, [r7, #20]
 8002e2c:	69f9      	ldr	r1, [r7, #28]
 8002e2e:	68b8      	ldr	r0, [r7, #8]
 8002e30:	f7ff fc83 	bl	800273a <nunavutGetF32>
 8002e34:	eef0 7a40 	vmov.f32	s15, s0
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	3320      	adds	r3, #32
 8002e42:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	3307      	adds	r3, #7
 8002e48:	f023 0307 	bic.w	r3, r3, #7
 8002e4c:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002e4e:	69b9      	ldr	r1, [r7, #24]
 8002e50:	6978      	ldr	r0, [r7, #20]
 8002e52:	f7ff fa49 	bl	80022e8 <nunavutChooseMin>
 8002e56:	4603      	mov	r3, r0
 8002e58:	08da      	lsrs	r2, r3, #3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3720      	adds	r7, #32
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	080182a0 	.word	0x080182a0

08002e6c <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_acceleration_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08c      	sub	sp, #48	; 0x30
 8002e70:	af04      	add	r7, sp, #16
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d005      	beq.n	8002e8a <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d002      	beq.n	8002e8a <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d102      	bne.n	8002e90 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002e8a:	f06f 0301 	mvn.w	r3, #1
 8002e8e:	e041      	b.n	8002f14 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	2b1f      	cmp	r3, #31
 8002e9c:	d802      	bhi.n	8002ea4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002e9e:	f06f 0302 	mvn.w	r3, #2
 8002ea2:	e037      	b.n	8002f14 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second_per_second, 4U);
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	08db      	lsrs	r3, r3, #3
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	4413      	add	r3, r2
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	6812      	ldr	r2, [r2, #0]
 8002eb4:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3320      	adds	r3, #32
 8002eba:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f003 0307 	and.w	r3, r3, #7
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d021      	beq.n	8002f0a <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	f1c3 0308 	rsb	r3, r3, #8
 8002ed4:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002ed6:	7dfb      	ldrb	r3, [r7, #23]
 8002ed8:	9302      	str	r3, [sp, #8]
 8002eda:	f04f 0200 	mov.w	r2, #0
 8002ede:	f04f 0300 	mov.w	r3, #0
 8002ee2:	e9cd 2300 	strd	r2, r3, [sp]
 8002ee6:	69fa      	ldr	r2, [r7, #28]
 8002ee8:	69b9      	ldr	r1, [r7, #24]
 8002eea:	68b8      	ldr	r0, [r7, #8]
 8002eec:	f7ff fb0c 	bl	8002508 <nunavutSetUxx>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002ef4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	da02      	bge.n	8002f02 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8002efc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f00:	e008      	b.n	8002f14 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 8002f02:	7dfb      	ldrb	r3, [r7, #23]
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	4413      	add	r3, r2
 8002f08:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	08da      	lsrs	r2, r3, #3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3720      	adds	r7, #32
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_acceleration_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b088      	sub	sp, #32
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d009      	beq.n	8002f42 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d006      	beq.n	8002f42 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d106      	bne.n	8002f48 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d002      	beq.n	8002f48 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002f42:	f06f 0301 	mvn.w	r3, #1
 8002f46:	e027      	b.n	8002f98 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002f4e:	4b14      	ldr	r3, [pc, #80]	; (8002fa0 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x84>)
 8002f50:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	69f9      	ldr	r1, [r7, #28]
 8002f66:	68b8      	ldr	r0, [r7, #8]
 8002f68:	f7ff fbe7 	bl	800273a <nunavutGetF32>
 8002f6c:	eef0 7a40 	vmov.f32	s15, s0
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	3320      	adds	r3, #32
 8002f7a:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	3307      	adds	r3, #7
 8002f80:	f023 0307 	bic.w	r3, r3, #7
 8002f84:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002f86:	69b9      	ldr	r1, [r7, #24]
 8002f88:	6978      	ldr	r0, [r7, #20]
 8002f8a:	f7ff f9ad 	bl	80022e8 <nunavutChooseMin>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	08da      	lsrs	r2, r3, #3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3720      	adds	r7, #32
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	080182a0 	.word	0x080182a0

08002fa4 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_velocity_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08c      	sub	sp, #48	; 0x30
 8002fa8:	af04      	add	r7, sp, #16
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d005      	beq.n	8002fc2 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d102      	bne.n	8002fc8 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002fc2:	f06f 0301 	mvn.w	r3, #1
 8002fc6:	e041      	b.n	800304c <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	2b1f      	cmp	r3, #31
 8002fd4:	d802      	bhi.n	8002fdc <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002fd6:	f06f 0302 	mvn.w	r3, #2
 8002fda:	e037      	b.n	800304c <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second, 4U);
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	08db      	lsrs	r3, r3, #3
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	6812      	ldr	r2, [r2, #0]
 8002fec:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	3320      	adds	r3, #32
 8002ff2:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d021      	beq.n	8003042 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	f003 0307 	and.w	r3, r3, #7
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f1c3 0308 	rsb	r3, r3, #8
 800300c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800300e:	7dfb      	ldrb	r3, [r7, #23]
 8003010:	9302      	str	r3, [sp, #8]
 8003012:	f04f 0200 	mov.w	r2, #0
 8003016:	f04f 0300 	mov.w	r3, #0
 800301a:	e9cd 2300 	strd	r2, r3, [sp]
 800301e:	69fa      	ldr	r2, [r7, #28]
 8003020:	69b9      	ldr	r1, [r7, #24]
 8003022:	68b8      	ldr	r0, [r7, #8]
 8003024:	f7ff fa70 	bl	8002508 <nunavutSetUxx>
 8003028:	4603      	mov	r3, r0
 800302a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800302c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003030:	2b00      	cmp	r3, #0
 8003032:	da02      	bge.n	800303a <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8003034:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003038:	e008      	b.n	800304c <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 800303a:	7dfb      	ldrb	r3, [r7, #23]
 800303c:	69fa      	ldr	r2, [r7, #28]
 800303e:	4413      	add	r3, r2
 8003040:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	08da      	lsrs	r2, r3, #3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3720      	adds	r7, #32
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_velocity_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d009      	beq.n	800307a <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d006      	beq.n	800307a <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d106      	bne.n	8003080 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800307a:	f06f 0301 	mvn.w	r3, #1
 800307e:	e027      	b.n	80030d0 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003086:	4b14      	ldr	r3, [pc, #80]	; (80030d8 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x84>)
 8003088:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	69f9      	ldr	r1, [r7, #28]
 800309e:	68b8      	ldr	r0, [r7, #8]
 80030a0:	f7ff fb4b 	bl	800273a <nunavutGetF32>
 80030a4:	eef0 7a40 	vmov.f32	s15, s0
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	3320      	adds	r3, #32
 80030b2:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	3307      	adds	r3, #7
 80030b8:	f023 0307 	bic.w	r3, r3, #7
 80030bc:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80030be:	69b9      	ldr	r1, [r7, #24]
 80030c0:	6978      	ldr	r0, [r7, #20]
 80030c2:	f7ff f911 	bl	80022e8 <nunavutChooseMin>
 80030c6:	4603      	mov	r3, r0
 80030c8:	08da      	lsrs	r2, r3, #3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3720      	adds	r7, #32
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	080182a0 	.word	0x080182a0

080030dc <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_(
    const reg_udral_physics_kinematics_rotation_Planar_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b090      	sub	sp, #64	; 0x40
 80030e0:	af04      	add	r7, sp, #16
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d002      	beq.n	80030fa <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d102      	bne.n	8003100 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80030fa:	f06f 0301 	mvn.w	r3, #1
 80030fe:	e0e4      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	62bb      	str	r3, [r7, #40]	; 0x28
    if ((8U * (size_t) capacity_bytes) < 96UL)
 8003106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	2b5f      	cmp	r3, #95	; 0x5f
 800310c:	d802      	bhi.n	8003114 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800310e:	f06f 0302 	mvn.w	r3, #2
 8003112:	e0da      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.si.unit.angle.Scalar.1.0 angular_position
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 4UL;  // Nested object (max) size, in bytes.
 8003118:	2304      	movs	r3, #4
 800311a:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 800311c:	68f8      	ldr	r0, [r7, #12]
            &obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes0_);
 800311e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003120:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	4413      	add	r3, r2
 8003126:	f107 0218 	add.w	r2, r7, #24
 800312a:	4619      	mov	r1, r3
 800312c:	f7ff fe02 	bl	8002d34 <uavcan_si_unit_angle_Scalar_1_0_serialize_>
 8003130:	4603      	mov	r3, r0
 8003132:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (_err0_ < 0)
 8003136:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800313a:	2b00      	cmp	r3, #0
 800313c:	da02      	bge.n	8003144 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x68>
        {
            return _err0_;
 800313e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003142:	e0c2      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 32ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800314a:	4413      	add	r3, r2
 800314c:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800314e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	2b00      	cmp	r3, #0
 8003156:	d025      	beq.n	80031a4 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xc8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800315a:	b2db      	uxtb	r3, r3
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	b2db      	uxtb	r3, r3
 8003162:	f1c3 0308 	rsb	r3, r3, #8
 8003166:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800316a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800316e:	9302      	str	r3, [sp, #8]
 8003170:	f04f 0200 	mov.w	r2, #0
 8003174:	f04f 0300 	mov.w	r3, #0
 8003178:	e9cd 2300 	strd	r2, r3, [sp]
 800317c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800317e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003180:	68b8      	ldr	r0, [r7, #8]
 8003182:	f7ff f9c1 	bl	8002508 <nunavutSetUxx>
 8003186:	4603      	mov	r3, r0
 8003188:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (_err1_ < 0)
 800318c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8003190:	2b00      	cmp	r3, #0
 8003192:	da02      	bge.n	800319a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xbe>
        {
            return _err1_;
 8003194:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8003198:	e097      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad0_;
 800319a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800319e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031a0:	4413      	add	r3, r2
 80031a2:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 4UL;  // Nested object (max) size, in bytes.
 80031a4:	2304      	movs	r3, #4
 80031a6:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	1d18      	adds	r0, r3, #4
            &obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes1_);
 80031ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ae:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	4413      	add	r3, r2
 80031b4:	f107 0214 	add.w	r2, r7, #20
 80031b8:	4619      	mov	r1, r3
 80031ba:	f7ff fef3 	bl	8002fa4 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>
 80031be:	4603      	mov	r3, r0
 80031c0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (_err2_ < 0)
 80031c4:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	da02      	bge.n	80031d2 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xf6>
        {
            return _err2_;
 80031cc:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80031d0:	e07b      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 32ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031d8:	4413      	add	r3, r2
 80031da:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80031dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d025      	beq.n	8003232 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x156>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 80031e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	f1c3 0308 	rsb	r3, r3, #8
 80031f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 80031f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80031fc:	9302      	str	r3, [sp, #8]
 80031fe:	f04f 0200 	mov.w	r2, #0
 8003202:	f04f 0300 	mov.w	r3, #0
 8003206:	e9cd 2300 	strd	r2, r3, [sp]
 800320a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800320c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800320e:	68b8      	ldr	r0, [r7, #8]
 8003210:	f7ff f97a 	bl	8002508 <nunavutSetUxx>
 8003214:	4603      	mov	r3, r0
 8003216:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        if (_err3_ < 0)
 800321a:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 800321e:	2b00      	cmp	r3, #0
 8003220:	da02      	bge.n	8003228 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x14c>
        {
            return _err3_;
 8003222:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8003226:	e050      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad1_;
 8003228:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800322c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800322e:	4413      	add	r3, r2
 8003230:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 4UL;  // Nested object (max) size, in bytes.
 8003232:	2304      	movs	r3, #4
 8003234:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f103 0008 	add.w	r0, r3, #8
            &obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes2_);
 800323c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323e:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	4413      	add	r3, r2
 8003244:	f107 0210 	add.w	r2, r7, #16
 8003248:	4619      	mov	r1, r3
 800324a:	f7ff fe0f 	bl	8002e6c <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>
 800324e:	4603      	mov	r3, r0
 8003250:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        if (_err4_ < 0)
 8003254:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8003258:	2b00      	cmp	r3, #0
 800325a:	da02      	bge.n	8003262 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x186>
        {
            return _err4_;
 800325c:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8003260:	e033      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 32ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003268:	4413      	add	r3, r2
 800326a:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800326c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	2b00      	cmp	r3, #0
 8003274:	d024      	beq.n	80032c0 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e4>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8003276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003278:	b2db      	uxtb	r3, r3
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	b2db      	uxtb	r3, r3
 8003280:	f1c3 0308 	rsb	r3, r3, #8
 8003284:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8003288:	f897 3020 	ldrb.w	r3, [r7, #32]
 800328c:	9302      	str	r3, [sp, #8]
 800328e:	f04f 0200 	mov.w	r2, #0
 8003292:	f04f 0300 	mov.w	r3, #0
 8003296:	e9cd 2300 	strd	r2, r3, [sp]
 800329a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800329c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800329e:	68b8      	ldr	r0, [r7, #8]
 80032a0:	f7ff f932 	bl	8002508 <nunavutSetUxx>
 80032a4:	4603      	mov	r3, r0
 80032a6:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 80032a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	da02      	bge.n	80032b6 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1da>
        {
            return _err5_;
 80032b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032b4:	e009      	b.n	80032ca <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad2_;
 80032b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032bc:	4413      	add	r3, r2
 80032be:	62fb      	str	r3, [r7, #44]	; 0x2c
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80032c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c2:	08da      	lsrs	r2, r3, #3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3730      	adds	r7, #48	; 0x30
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_(
    reg_udral_physics_kinematics_rotation_Planar_0_1* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08c      	sub	sp, #48	; 0x30
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d009      	beq.n	80032fa <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d006      	beq.n	80032fa <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d106      	bne.n	8003300 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d002      	beq.n	8003300 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80032fa:	f06f 0301 	mvn.w	r3, #1
 80032fe:	e090      	b.n	8003422 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
    }
    if (buffer == NULL)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003306:	4b49      	ldr	r3, [pc, #292]	; (800342c <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x158>)
 8003308:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	62bb      	str	r3, [r7, #40]	; 0x28
    size_t offset_bits = 0U;
 8003316:	2300      	movs	r3, #0
 8003318:	627b      	str	r3, [r7, #36]	; 0x24

    // uavcan.si.unit.angle.Scalar.1.0 angular_position
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800331a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331c:	08db      	lsrs	r3, r3, #3
 800331e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003320:	4618      	mov	r0, r3
 8003322:	f7fe ffe1 	bl	80022e8 <nunavutChooseMin>
 8003326:	4602      	mov	r2, r0
 8003328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 800332e:	68f8      	ldr	r0, [r7, #12]
            &out_obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes3_);
 8003330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003332:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	4413      	add	r3, r2
 8003338:	f107 021c 	add.w	r2, r7, #28
 800333c:	4619      	mov	r1, r3
 800333e:	f7ff fd51 	bl	8002de4 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>
 8003342:	4603      	mov	r3, r0
 8003344:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        if (_err6_ < 0)
 8003348:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800334c:	2b00      	cmp	r3, #0
 800334e:	da02      	bge.n	8003356 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x82>
        {
            return _err6_;
 8003350:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003354:	e065      	b.n	8003422 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800335c:	4413      	add	r3, r2
 800335e:	627b      	str	r3, [r7, #36]	; 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003362:	3307      	adds	r3, #7
 8003364:	f023 0307 	bic.w	r3, r3, #7
 8003368:	627b      	str	r3, [r7, #36]	; 0x24

    // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes4_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800336a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336c:	08db      	lsrs	r3, r3, #3
 800336e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003370:	4618      	mov	r0, r3
 8003372:	f7fe ffb9 	bl	80022e8 <nunavutChooseMin>
 8003376:	4602      	mov	r2, r0
 8003378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	1d18      	adds	r0, r3, #4
            &out_obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes4_);
 8003382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003384:	08db      	lsrs	r3, r3, #3
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	4413      	add	r3, r2
 800338a:	f107 0218 	add.w	r2, r7, #24
 800338e:	4619      	mov	r1, r3
 8003390:	f7ff fe60 	bl	8003054 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>
 8003394:	4603      	mov	r3, r0
 8003396:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        if (_err7_ < 0)
 800339a:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 800339e:	2b00      	cmp	r3, #0
 80033a0:	da02      	bge.n	80033a8 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0xd4>
        {
            return _err7_;
 80033a2:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 80033a6:	e03c      	b.n	8003422 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested serialized representation.
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	00db      	lsls	r3, r3, #3
 80033ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ae:	4413      	add	r3, r2
 80033b0:	627b      	str	r3, [r7, #36]	; 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80033b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b4:	3307      	adds	r3, #7
 80033b6:	f023 0307 	bic.w	r3, r3, #7
 80033ba:	627b      	str	r3, [r7, #36]	; 0x24

    // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes5_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80033bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033be:	08db      	lsrs	r3, r3, #3
 80033c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7fe ff90 	bl	80022e8 <nunavutChooseMin>
 80033c8:	4602      	mov	r2, r0
 80033ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033cc:	1a9b      	subs	r3, r3, r2
 80033ce:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f103 0008 	add.w	r0, r3, #8
            &out_obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes5_);
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	08db      	lsrs	r3, r3, #3
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	4413      	add	r3, r2
 80033de:	f107 0214 	add.w	r2, r7, #20
 80033e2:	4619      	mov	r1, r3
 80033e4:	f7ff fd9a 	bl	8002f1c <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>
 80033e8:	4603      	mov	r3, r0
 80033ea:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        if (_err8_ < 0)
 80033ee:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	da02      	bge.n	80033fc <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x128>
        {
            return _err8_;
 80033f6:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80033fa:	e012      	b.n	8003422 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested serialized representation.
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	00db      	lsls	r3, r3, #3
 8003400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003402:	4413      	add	r3, r2
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003408:	3307      	adds	r3, #7
 800340a:	f023 0307 	bic.w	r3, r3, #7
 800340e:	627b      	str	r3, [r7, #36]	; 0x24
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003410:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003412:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003414:	f7fe ff68 	bl	80022e8 <nunavutChooseMin>
 8003418:	4603      	mov	r3, r0
 800341a:	08da      	lsrs	r2, r3, #3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3730      	adds	r7, #48	; 0x30
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	080182a0 	.word	0x080182a0

08003430 <uavcan_register_Name_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Name_1_0_deserialize_(
    uavcan_register_Name_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08a      	sub	sp, #40	; 0x28
 8003434:	af02      	add	r7, sp, #8
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d009      	beq.n	8003456 <uavcan_register_Name_1_0_deserialize_+0x26>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d006      	beq.n	8003456 <uavcan_register_Name_1_0_deserialize_+0x26>
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d106      	bne.n	800345c <uavcan_register_Name_1_0_deserialize_+0x2c>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <uavcan_register_Name_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003456:	f06f 0301 	mvn.w	r3, #1
 800345a:	e04a      	b.n	80034f2 <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <uavcan_register_Name_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003462:	4b26      	ldr	r3, [pc, #152]	; (80034fc <uavcan_register_Name_1_0_deserialize_+0xcc>)
 8003464:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=255] name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	3308      	adds	r3, #8
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	429a      	cmp	r2, r3
 800347e:	d309      	bcc.n	8003494 <uavcan_register_Name_1_0_deserialize_+0x64>
    {
        out_obj->name.count = buffer[offset_bits / 8U] & 255U;
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	08db      	lsrs	r3, r3, #3
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	4413      	add	r3, r2
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003492:	e003      	b.n	800349c <uavcan_register_Name_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->name.count = 0U;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	3308      	adds	r3, #8
 80034a0:	617b      	str	r3, [r7, #20]
    if (out_obj->name.count > 255U)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80034a8:	2bff      	cmp	r3, #255	; 0xff
 80034aa:	d902      	bls.n	80034b2 <uavcan_register_Name_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80034ac:	f06f 0309 	mvn.w	r3, #9
 80034b0:	e01f      	b.n	80034f2 <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->name.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->name.count * 8U);
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	69fa      	ldr	r2, [r7, #28]
 80034c2:	68b9      	ldr	r1, [r7, #8]
 80034c4:	f7fe fff9 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->name.count * 8U;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4413      	add	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	3307      	adds	r3, #7
 80034da:	f023 0307 	bic.w	r3, r3, #7
 80034de:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80034e0:	69b9      	ldr	r1, [r7, #24]
 80034e2:	6978      	ldr	r0, [r7, #20]
 80034e4:	f7fe ff00 	bl	80022e8 <nunavutChooseMin>
 80034e8:	4603      	mov	r3, r0
 80034ea:	08da      	lsrs	r2, r3, #3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3720      	adds	r7, #32
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	080182a0 	.word	0x080182a0

08003500 <uavcan_primitive_array_Bit_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_serialize_(
    const uavcan_primitive_array_Bit_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08c      	sub	sp, #48	; 0x30
 8003504:	af04      	add	r7, sp, #16
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d005      	beq.n	800351e <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d002      	beq.n	800351e <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <uavcan_primitive_array_Bit_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800351e:	f06f 0301 	mvn.w	r3, #1
 8003522:	e05e      	b.n	80035e2 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003532:	d202      	bcs.n	800353a <uavcan_primitive_array_Bit_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003534:	f06f 0302 	mvn.w	r3, #2
 8003538:	e053      	b.n	80035e2 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]


    {   // saturated bool[<=2048] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 2048)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003548:	d902      	bls.n	8003550 <uavcan_primitive_array_Bit_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800354a:	f06f 0309 	mvn.w	r3, #9
 800354e:	e048      	b.n	80035e2 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	08db      	lsrs	r3, r3, #3
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	4413      	add	r3, r2
 8003558:	68fa      	ldr	r2, [r7, #12]
 800355a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800355e:	8812      	ldrh	r2, [r2, #0]
 8003560:	b292      	uxth	r2, r2
 8003562:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	3310      	adds	r3, #16
 8003568:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count, &obj->value.bitpacked[0], 0U);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2100      	movs	r1, #0
 8003574:	9100      	str	r1, [sp, #0]
 8003576:	69f9      	ldr	r1, [r7, #28]
 8003578:	68b8      	ldr	r0, [r7, #8]
 800357a:	f7fe fee1 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	4413      	add	r3, r2
 8003588:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	2b00      	cmp	r3, #0
 8003592:	d021      	beq.n	80035d8 <uavcan_primitive_array_Bit_1_0_serialize_+0xd8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	b2db      	uxtb	r3, r3
 800359e:	f1c3 0308 	rsb	r3, r3, #8
 80035a2:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80035a4:	7dfb      	ldrb	r3, [r7, #23]
 80035a6:	9302      	str	r3, [sp, #8]
 80035a8:	f04f 0200 	mov.w	r2, #0
 80035ac:	f04f 0300 	mov.w	r3, #0
 80035b0:	e9cd 2300 	strd	r2, r3, [sp]
 80035b4:	69fa      	ldr	r2, [r7, #28]
 80035b6:	69b9      	ldr	r1, [r7, #24]
 80035b8:	68b8      	ldr	r0, [r7, #8]
 80035ba:	f7fe ffa5 	bl	8002508 <nunavutSetUxx>
 80035be:	4603      	mov	r3, r0
 80035c0:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80035c2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	da02      	bge.n	80035d0 <uavcan_primitive_array_Bit_1_0_serialize_+0xd0>
        {
            return _err0_;
 80035ca:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80035ce:	e008      	b.n	80035e2 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        offset_bits += _pad0_;
 80035d0:	7dfb      	ldrb	r3, [r7, #23]
 80035d2:	69fa      	ldr	r2, [r7, #28]
 80035d4:	4413      	add	r3, r2
 80035d6:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	08da      	lsrs	r2, r3, #3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3720      	adds	r7, #32
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <uavcan_primitive_array_Bit_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_deserialize_(
    uavcan_primitive_array_Bit_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b08a      	sub	sp, #40	; 0x28
 80035f0:	af02      	add	r7, sp, #8
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d006      	beq.n	8003612 <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d106      	bne.n	8003618 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d002      	beq.n	8003618 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003612:	f06f 0301 	mvn.w	r3, #1
 8003616:	e041      	b.n	800369c <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    if (buffer == NULL)
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <uavcan_primitive_array_Bit_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800361e:	4b21      	ldr	r3, [pc, #132]	; (80036a4 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb8>)
 8003620:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]


    // saturated bool[<=2048] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003632:	2310      	movs	r3, #16
 8003634:	697a      	ldr	r2, [r7, #20]
 8003636:	69f9      	ldr	r1, [r7, #28]
 8003638:	68b8      	ldr	r0, [r7, #8]
 800363a:	f7fe ff8b 	bl	8002554 <nunavutGetU16>
 800363e:	4603      	mov	r3, r0
 8003640:	461a      	mov	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	3310      	adds	r3, #16
 800364c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 2048U)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003654:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003658:	d902      	bls.n	8003660 <uavcan_primitive_array_Bit_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800365a:	f06f 0309 	mvn.w	r3, #9
 800365e:	e01d      	b.n	800369c <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.bitpacked[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count);
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	69fa      	ldr	r2, [r7, #28]
 800366e:	68b9      	ldr	r1, [r7, #8]
 8003670:	f7fe ff23 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	4413      	add	r3, r2
 800367e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	3307      	adds	r3, #7
 8003684:	f023 0307 	bic.w	r3, r3, #7
 8003688:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800368a:	69b9      	ldr	r1, [r7, #24]
 800368c:	6978      	ldr	r0, [r7, #20]
 800368e:	f7fe fe2b 	bl	80022e8 <nunavutChooseMin>
 8003692:	4603      	mov	r3, r0
 8003694:	08da      	lsrs	r2, r3, #3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3720      	adds	r7, #32
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	080182a0 	.word	0x080182a0

080036a8 <uavcan_primitive_array_Integer16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_serialize_(
    const uavcan_primitive_array_Integer16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08c      	sub	sp, #48	; 0x30
 80036ac:	af04      	add	r7, sp, #16
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d002      	beq.n	80036c6 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d102      	bne.n	80036cc <uavcan_primitive_array_Integer16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80036c6:	f06f 0301 	mvn.w	r3, #1
 80036ca:	e05f      	b.n	800378c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	f640 0207 	movw	r2, #2055	; 0x807
 80036da:	4293      	cmp	r3, r2
 80036dc:	d802      	bhi.n	80036e4 <uavcan_primitive_array_Integer16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80036de:	f06f 0302 	mvn.w	r3, #2
 80036e2:	e053      	b.n	800378c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61fb      	str	r3, [r7, #28]


    {   // saturated int16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80036ee:	2b80      	cmp	r3, #128	; 0x80
 80036f0:	d902      	bls.n	80036f8 <uavcan_primitive_array_Integer16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80036f2:	f06f 0309 	mvn.w	r3, #9
 80036f6:	e049      	b.n	800378c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	08db      	lsrs	r3, r3, #3
 8003702:	68ba      	ldr	r2, [r7, #8]
 8003704:	4413      	add	r3, r2
 8003706:	b2ca      	uxtb	r2, r1
 8003708:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	3308      	adds	r3, #8
 800370e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003716:	011a      	lsls	r2, r3, #4
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2100      	movs	r1, #0
 800371c:	9100      	str	r1, [sp, #0]
 800371e:	69f9      	ldr	r1, [r7, #28]
 8003720:	68b8      	ldr	r0, [r7, #8]
 8003722:	f7fe fe0d 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	69fa      	ldr	r2, [r7, #28]
 8003730:	4413      	add	r3, r2
 8003732:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	f003 0307 	and.w	r3, r3, #7
 800373a:	2b00      	cmp	r3, #0
 800373c:	d021      	beq.n	8003782 <uavcan_primitive_array_Integer16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f1c3 0308 	rsb	r3, r3, #8
 800374c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800374e:	7dfb      	ldrb	r3, [r7, #23]
 8003750:	9302      	str	r3, [sp, #8]
 8003752:	f04f 0200 	mov.w	r2, #0
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	e9cd 2300 	strd	r2, r3, [sp]
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	69b9      	ldr	r1, [r7, #24]
 8003762:	68b8      	ldr	r0, [r7, #8]
 8003764:	f7fe fed0 	bl	8002508 <nunavutSetUxx>
 8003768:	4603      	mov	r3, r0
 800376a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800376c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003770:	2b00      	cmp	r3, #0
 8003772:	da02      	bge.n	800377a <uavcan_primitive_array_Integer16_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003774:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003778:	e008      	b.n	800378c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800377a:	7dfb      	ldrb	r3, [r7, #23]
 800377c:	69fa      	ldr	r2, [r7, #28]
 800377e:	4413      	add	r3, r2
 8003780:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	08da      	lsrs	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3720      	adds	r7, #32
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <uavcan_primitive_array_Integer16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_deserialize_(
    uavcan_primitive_array_Integer16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af02      	add	r7, sp, #8
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d009      	beq.n	80037ba <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d006      	beq.n	80037ba <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80037ba:	f06f 0301 	mvn.w	r3, #1
 80037be:	e04a      	b.n	8003856 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <uavcan_primitive_array_Integer16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80037c6:	4b26      	ldr	r3, [pc, #152]	; (8003860 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xcc>)
 80037c8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]


    // saturated int16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	3308      	adds	r3, #8
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d309      	bcc.n	80037f8 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	08db      	lsrs	r3, r3, #3
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	4413      	add	r3, r2
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	461a      	mov	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80037f6:	e003      	b.n	8003800 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	3308      	adds	r3, #8
 8003804:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800380c:	2b80      	cmp	r3, #128	; 0x80
 800380e:	d902      	bls.n	8003816 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003810:	f06f 0309 	mvn.w	r3, #9
 8003814:	e01f      	b.n	8003856 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800381e:	011b      	lsls	r3, r3, #4
 8003820:	9300      	str	r3, [sp, #0]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	69fa      	ldr	r2, [r7, #28]
 8003826:	68b9      	ldr	r1, [r7, #8]
 8003828:	f7fe fe47 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	4413      	add	r3, r2
 8003838:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	3307      	adds	r3, #7
 800383e:	f023 0307 	bic.w	r3, r3, #7
 8003842:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003844:	69b9      	ldr	r1, [r7, #24]
 8003846:	6978      	ldr	r0, [r7, #20]
 8003848:	f7fe fd4e 	bl	80022e8 <nunavutChooseMin>
 800384c:	4603      	mov	r3, r0
 800384e:	08da      	lsrs	r2, r3, #3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3720      	adds	r7, #32
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	080182a0 	.word	0x080182a0

08003864 <uavcan_primitive_array_Integer32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_serialize_(
    const uavcan_primitive_array_Integer32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08c      	sub	sp, #48	; 0x30
 8003868:	af04      	add	r7, sp, #16
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d102      	bne.n	8003888 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003882:	f06f 0301 	mvn.w	r3, #1
 8003886:	e05f      	b.n	8003948 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	f640 0207 	movw	r2, #2055	; 0x807
 8003896:	4293      	cmp	r3, r2
 8003898:	d802      	bhi.n	80038a0 <uavcan_primitive_array_Integer32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800389a:	f06f 0302 	mvn.w	r3, #2
 800389e:	e053      	b.n	8003948 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	61fb      	str	r3, [r7, #28]


    {   // saturated int32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80038aa:	2b40      	cmp	r3, #64	; 0x40
 80038ac:	d902      	bls.n	80038b4 <uavcan_primitive_array_Integer32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80038ae:	f06f 0309 	mvn.w	r3, #9
 80038b2:	e049      	b.n	8003948 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	08db      	lsrs	r3, r3, #3
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	4413      	add	r3, r2
 80038c2:	b2ca      	uxtb	r2, r1
 80038c4:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	3308      	adds	r3, #8
 80038ca:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80038d2:	015a      	lsls	r2, r3, #5
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2100      	movs	r1, #0
 80038d8:	9100      	str	r1, [sp, #0]
 80038da:	69f9      	ldr	r1, [r7, #28]
 80038dc:	68b8      	ldr	r0, [r7, #8]
 80038de:	f7fe fd2f 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80038e8:	015b      	lsls	r3, r3, #5
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	4413      	add	r3, r2
 80038ee:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d021      	beq.n	800393e <uavcan_primitive_array_Integer32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	b2db      	uxtb	r3, r3
 8003904:	f1c3 0308 	rsb	r3, r3, #8
 8003908:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800390a:	7dfb      	ldrb	r3, [r7, #23]
 800390c:	9302      	str	r3, [sp, #8]
 800390e:	f04f 0200 	mov.w	r2, #0
 8003912:	f04f 0300 	mov.w	r3, #0
 8003916:	e9cd 2300 	strd	r2, r3, [sp]
 800391a:	69fa      	ldr	r2, [r7, #28]
 800391c:	69b9      	ldr	r1, [r7, #24]
 800391e:	68b8      	ldr	r0, [r7, #8]
 8003920:	f7fe fdf2 	bl	8002508 <nunavutSetUxx>
 8003924:	4603      	mov	r3, r0
 8003926:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003928:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800392c:	2b00      	cmp	r3, #0
 800392e:	da02      	bge.n	8003936 <uavcan_primitive_array_Integer32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003930:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003934:	e008      	b.n	8003948 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	69fa      	ldr	r2, [r7, #28]
 800393a:	4413      	add	r3, r2
 800393c:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	08da      	lsrs	r2, r3, #3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3720      	adds	r7, #32
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <uavcan_primitive_array_Integer32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_deserialize_(
    uavcan_primitive_array_Integer32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b08a      	sub	sp, #40	; 0x28
 8003954:	af02      	add	r7, sp, #8
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d006      	beq.n	8003976 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d106      	bne.n	800397c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003976:	f06f 0301 	mvn.w	r3, #1
 800397a:	e04a      	b.n	8003a12 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003982:	4b26      	ldr	r3, [pc, #152]	; (8003a1c <uavcan_primitive_array_Integer32_1_0_deserialize_+0xcc>)
 8003984:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]


    // saturated int32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	3308      	adds	r3, #8
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	429a      	cmp	r2, r3
 800399e:	d309      	bcc.n	80039b4 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	08db      	lsrs	r3, r3, #3
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	4413      	add	r3, r2
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	461a      	mov	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80039b2:	e003      	b.n	80039bc <uavcan_primitive_array_Integer32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	3308      	adds	r3, #8
 80039c0:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80039c8:	2b40      	cmp	r3, #64	; 0x40
 80039ca:	d902      	bls.n	80039d2 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80039cc:	f06f 0309 	mvn.w	r3, #9
 80039d0:	e01f      	b.n	8003a12 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80039da:	015b      	lsls	r3, r3, #5
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	69fa      	ldr	r2, [r7, #28]
 80039e2:	68b9      	ldr	r1, [r7, #8]
 80039e4:	f7fe fd69 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80039ee:	015b      	lsls	r3, r3, #5
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	4413      	add	r3, r2
 80039f4:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	3307      	adds	r3, #7
 80039fa:	f023 0307 	bic.w	r3, r3, #7
 80039fe:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003a00:	69b9      	ldr	r1, [r7, #24]
 8003a02:	6978      	ldr	r0, [r7, #20]
 8003a04:	f7fe fc70 	bl	80022e8 <nunavutChooseMin>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	08da      	lsrs	r2, r3, #3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3720      	adds	r7, #32
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	080182a0 	.word	0x080182a0

08003a20 <uavcan_primitive_array_Integer64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_serialize_(
    const uavcan_primitive_array_Integer64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b08c      	sub	sp, #48	; 0x30
 8003a24:	af04      	add	r7, sp, #16
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d005      	beq.n	8003a3e <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d102      	bne.n	8003a44 <uavcan_primitive_array_Integer64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003a3e:	f06f 0301 	mvn.w	r3, #1
 8003a42:	e05f      	b.n	8003b04 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	f640 0207 	movw	r2, #2055	; 0x807
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d802      	bhi.n	8003a5c <uavcan_primitive_array_Integer64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003a56:	f06f 0302 	mvn.w	r3, #2
 8003a5a:	e053      	b.n	8003b04 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61fb      	str	r3, [r7, #28]


    {   // saturated int64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003a66:	2b20      	cmp	r3, #32
 8003a68:	d902      	bls.n	8003a70 <uavcan_primitive_array_Integer64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003a6a:	f06f 0309 	mvn.w	r3, #9
 8003a6e:	e049      	b.n	8003b04 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	08db      	lsrs	r3, r3, #3
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	b2ca      	uxtb	r2, r1
 8003a80:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3308      	adds	r3, #8
 8003a86:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003a8e:	019a      	lsls	r2, r3, #6
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2100      	movs	r1, #0
 8003a94:	9100      	str	r1, [sp, #0]
 8003a96:	69f9      	ldr	r1, [r7, #28]
 8003a98:	68b8      	ldr	r0, [r7, #8]
 8003a9a:	f7fe fc51 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003aa4:	019b      	lsls	r3, r3, #6
 8003aa6:	69fa      	ldr	r2, [r7, #28]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d021      	beq.n	8003afa <uavcan_primitive_array_Integer64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	f1c3 0308 	rsb	r3, r3, #8
 8003ac4:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003ac6:	7dfb      	ldrb	r3, [r7, #23]
 8003ac8:	9302      	str	r3, [sp, #8]
 8003aca:	f04f 0200 	mov.w	r2, #0
 8003ace:	f04f 0300 	mov.w	r3, #0
 8003ad2:	e9cd 2300 	strd	r2, r3, [sp]
 8003ad6:	69fa      	ldr	r2, [r7, #28]
 8003ad8:	69b9      	ldr	r1, [r7, #24]
 8003ada:	68b8      	ldr	r0, [r7, #8]
 8003adc:	f7fe fd14 	bl	8002508 <nunavutSetUxx>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003ae4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	da02      	bge.n	8003af2 <uavcan_primitive_array_Integer64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003aec:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003af0:	e008      	b.n	8003b04 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003af2:	7dfb      	ldrb	r3, [r7, #23]
 8003af4:	69fa      	ldr	r2, [r7, #28]
 8003af6:	4413      	add	r3, r2
 8003af8:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	08da      	lsrs	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003b02:	2300      	movs	r3, #0
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3720      	adds	r7, #32
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <uavcan_primitive_array_Integer64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_deserialize_(
    uavcan_primitive_array_Integer64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08a      	sub	sp, #40	; 0x28
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d009      	beq.n	8003b32 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d006      	beq.n	8003b32 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003b32:	f06f 0301 	mvn.w	r3, #1
 8003b36:	e04a      	b.n	8003bce <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003b3e:	4b26      	ldr	r3, [pc, #152]	; (8003bd8 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xcc>)
 8003b40:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	617b      	str	r3, [r7, #20]


    // saturated int64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	3308      	adds	r3, #8
 8003b56:	69ba      	ldr	r2, [r7, #24]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d309      	bcc.n	8003b70 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	08db      	lsrs	r3, r3, #3
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	4413      	add	r3, r2
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003b6e:	e003      	b.n	8003b78 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	3308      	adds	r3, #8
 8003b7c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003b84:	2b20      	cmp	r3, #32
 8003b86:	d902      	bls.n	8003b8e <uavcan_primitive_array_Integer64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003b88:	f06f 0309 	mvn.w	r3, #9
 8003b8c:	e01f      	b.n	8003bce <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003b96:	019b      	lsls	r3, r3, #6
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	69fa      	ldr	r2, [r7, #28]
 8003b9e:	68b9      	ldr	r1, [r7, #8]
 8003ba0:	f7fe fc8b 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003baa:	019b      	lsls	r3, r3, #6
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	4413      	add	r3, r2
 8003bb0:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	3307      	adds	r3, #7
 8003bb6:	f023 0307 	bic.w	r3, r3, #7
 8003bba:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003bbc:	69b9      	ldr	r1, [r7, #24]
 8003bbe:	6978      	ldr	r0, [r7, #20]
 8003bc0:	f7fe fb92 	bl	80022e8 <nunavutChooseMin>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	08da      	lsrs	r2, r3, #3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3720      	adds	r7, #32
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	080182a0 	.word	0x080182a0

08003bdc <uavcan_primitive_array_Integer8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_serialize_(
    const uavcan_primitive_array_Integer8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b08c      	sub	sp, #48	; 0x30
 8003be0:	af04      	add	r7, sp, #16
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d005      	beq.n	8003bfa <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d002      	beq.n	8003bfa <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d102      	bne.n	8003c00 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003bfa:	f06f 0301 	mvn.w	r3, #1
 8003bfe:	e060      	b.n	8003cc2 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003c0e:	d202      	bcs.n	8003c16 <uavcan_primitive_array_Integer8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003c10:	f06f 0302 	mvn.w	r3, #2
 8003c14:	e055      	b.n	8003cc2 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003c16:	2300      	movs	r3, #0
 8003c18:	61fb      	str	r3, [r7, #28]


    {   // saturated int8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003c20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c24:	d902      	bls.n	8003c2c <uavcan_primitive_array_Integer8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003c26:	f06f 0309 	mvn.w	r3, #9
 8003c2a:	e04a      	b.n	8003cc2 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	08db      	lsrs	r3, r3, #3
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	4413      	add	r3, r2
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003c3a:	8812      	ldrh	r2, [r2, #0]
 8003c3c:	b292      	uxth	r2, r2
 8003c3e:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	3310      	adds	r3, #16
 8003c44:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003c4c:	00da      	lsls	r2, r3, #3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2100      	movs	r1, #0
 8003c52:	9100      	str	r1, [sp, #0]
 8003c54:	69f9      	ldr	r1, [r7, #28]
 8003c56:	68b8      	ldr	r0, [r7, #8]
 8003c58:	f7fe fb72 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003c62:	00db      	lsls	r3, r3, #3
 8003c64:	69fa      	ldr	r2, [r7, #28]
 8003c66:	4413      	add	r3, r2
 8003c68:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d021      	beq.n	8003cb8 <uavcan_primitive_array_Integer8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	f003 0307 	and.w	r3, r3, #7
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	f1c3 0308 	rsb	r3, r3, #8
 8003c82:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003c84:	7dfb      	ldrb	r3, [r7, #23]
 8003c86:	9302      	str	r3, [sp, #8]
 8003c88:	f04f 0200 	mov.w	r2, #0
 8003c8c:	f04f 0300 	mov.w	r3, #0
 8003c90:	e9cd 2300 	strd	r2, r3, [sp]
 8003c94:	69fa      	ldr	r2, [r7, #28]
 8003c96:	69b9      	ldr	r1, [r7, #24]
 8003c98:	68b8      	ldr	r0, [r7, #8]
 8003c9a:	f7fe fc35 	bl	8002508 <nunavutSetUxx>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003ca2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	da02      	bge.n	8003cb0 <uavcan_primitive_array_Integer8_1_0_serialize_+0xd4>
        {
            return _err0_;
 8003caa:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003cae:	e008      	b.n	8003cc2 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8003cb0:	7dfb      	ldrb	r3, [r7, #23]
 8003cb2:	69fa      	ldr	r2, [r7, #28]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	08da      	lsrs	r2, r3, #3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3720      	adds	r7, #32
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
	...

08003ccc <uavcan_primitive_array_Integer8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_deserialize_(
    uavcan_primitive_array_Integer8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b08a      	sub	sp, #40	; 0x28
 8003cd0:	af02      	add	r7, sp, #8
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d009      	beq.n	8003cf2 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d006      	beq.n	8003cf2 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d106      	bne.n	8003cf8 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003cf2:	f06f 0301 	mvn.w	r3, #1
 8003cf6:	e043      	b.n	8003d80 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003cfe:	4b22      	ldr	r3, [pc, #136]	; (8003d88 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xbc>)
 8003d00:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]


    // saturated int8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003d12:	2310      	movs	r3, #16
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	69f9      	ldr	r1, [r7, #28]
 8003d18:	68b8      	ldr	r0, [r7, #8]
 8003d1a:	f7fe fc1b 	bl	8002554 <nunavutGetU16>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	461a      	mov	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	3310      	adds	r3, #16
 8003d2c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d38:	d902      	bls.n	8003d40 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003d3a:	f06f 0309 	mvn.w	r3, #9
 8003d3e:	e01f      	b.n	8003d80 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d48:	00db      	lsls	r3, r3, #3
 8003d4a:	9300      	str	r3, [sp, #0]
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	69fa      	ldr	r2, [r7, #28]
 8003d50:	68b9      	ldr	r1, [r7, #8]
 8003d52:	f7fe fbb2 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	4413      	add	r3, r2
 8003d62:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	3307      	adds	r3, #7
 8003d68:	f023 0307 	bic.w	r3, r3, #7
 8003d6c:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003d6e:	69b9      	ldr	r1, [r7, #24]
 8003d70:	6978      	ldr	r0, [r7, #20]
 8003d72:	f7fe fab9 	bl	80022e8 <nunavutChooseMin>
 8003d76:	4603      	mov	r3, r0
 8003d78:	08da      	lsrs	r2, r3, #3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3720      	adds	r7, #32
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	080182a0 	.word	0x080182a0

08003d8c <uavcan_primitive_array_Natural16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_serialize_(
    const uavcan_primitive_array_Natural16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b08c      	sub	sp, #48	; 0x30
 8003d90:	af04      	add	r7, sp, #16
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d005      	beq.n	8003daa <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d002      	beq.n	8003daa <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d102      	bne.n	8003db0 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003daa:	f06f 0301 	mvn.w	r3, #1
 8003dae:	e05f      	b.n	8003e70 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	00db      	lsls	r3, r3, #3
 8003dba:	f640 0207 	movw	r2, #2055	; 0x807
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d802      	bhi.n	8003dc8 <uavcan_primitive_array_Natural16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003dc2:	f06f 0302 	mvn.w	r3, #2
 8003dc6:	e053      	b.n	8003e70 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61fb      	str	r3, [r7, #28]


    {   // saturated uint16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003dd2:	2b80      	cmp	r3, #128	; 0x80
 8003dd4:	d902      	bls.n	8003ddc <uavcan_primitive_array_Natural16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003dd6:	f06f 0309 	mvn.w	r3, #9
 8003dda:	e049      	b.n	8003e70 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	08db      	lsrs	r3, r3, #3
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	4413      	add	r3, r2
 8003dea:	b2ca      	uxtb	r2, r1
 8003dec:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	3308      	adds	r3, #8
 8003df2:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003dfa:	011a      	lsls	r2, r3, #4
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2100      	movs	r1, #0
 8003e00:	9100      	str	r1, [sp, #0]
 8003e02:	69f9      	ldr	r1, [r7, #28]
 8003e04:	68b8      	ldr	r0, [r7, #8]
 8003e06:	f7fe fa9b 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	69fa      	ldr	r2, [r7, #28]
 8003e14:	4413      	add	r3, r2
 8003e16:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	f003 0307 	and.w	r3, r3, #7
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d021      	beq.n	8003e66 <uavcan_primitive_array_Natural16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f1c3 0308 	rsb	r3, r3, #8
 8003e30:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003e32:	7dfb      	ldrb	r3, [r7, #23]
 8003e34:	9302      	str	r3, [sp, #8]
 8003e36:	f04f 0200 	mov.w	r2, #0
 8003e3a:	f04f 0300 	mov.w	r3, #0
 8003e3e:	e9cd 2300 	strd	r2, r3, [sp]
 8003e42:	69fa      	ldr	r2, [r7, #28]
 8003e44:	69b9      	ldr	r1, [r7, #24]
 8003e46:	68b8      	ldr	r0, [r7, #8]
 8003e48:	f7fe fb5e 	bl	8002508 <nunavutSetUxx>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003e50:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	da02      	bge.n	8003e5e <uavcan_primitive_array_Natural16_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003e58:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003e5c:	e008      	b.n	8003e70 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003e5e:	7dfb      	ldrb	r3, [r7, #23]
 8003e60:	69fa      	ldr	r2, [r7, #28]
 8003e62:	4413      	add	r3, r2
 8003e64:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	08da      	lsrs	r2, r3, #3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3720      	adds	r7, #32
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <uavcan_primitive_array_Natural16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_deserialize_(
    uavcan_primitive_array_Natural16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b08a      	sub	sp, #40	; 0x28
 8003e7c:	af02      	add	r7, sp, #8
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d009      	beq.n	8003e9e <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d006      	beq.n	8003e9e <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d106      	bne.n	8003ea4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d002      	beq.n	8003ea4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003e9e:	f06f 0301 	mvn.w	r3, #1
 8003ea2:	e04a      	b.n	8003f3a <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <uavcan_primitive_array_Natural16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003eaa:	4b26      	ldr	r3, [pc, #152]	; (8003f44 <uavcan_primitive_array_Natural16_1_0_deserialize_+0xcc>)
 8003eac:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]


    // saturated uint16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	3308      	adds	r3, #8
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d309      	bcc.n	8003edc <uavcan_primitive_array_Natural16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	08db      	lsrs	r3, r3, #3
 8003ecc:	68ba      	ldr	r2, [r7, #8]
 8003ece:	4413      	add	r3, r2
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003eda:	e003      	b.n	8003ee4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	3308      	adds	r3, #8
 8003ee8:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003ef0:	2b80      	cmp	r3, #128	; 0x80
 8003ef2:	d902      	bls.n	8003efa <uavcan_primitive_array_Natural16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003ef4:	f06f 0309 	mvn.w	r3, #9
 8003ef8:	e01f      	b.n	8003f3a <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	69fa      	ldr	r2, [r7, #28]
 8003f0a:	68b9      	ldr	r1, [r7, #8]
 8003f0c:	f7fe fad5 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003f16:	011b      	lsls	r3, r3, #4
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	3307      	adds	r3, #7
 8003f22:	f023 0307 	bic.w	r3, r3, #7
 8003f26:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003f28:	69b9      	ldr	r1, [r7, #24]
 8003f2a:	6978      	ldr	r0, [r7, #20]
 8003f2c:	f7fe f9dc 	bl	80022e8 <nunavutChooseMin>
 8003f30:	4603      	mov	r3, r0
 8003f32:	08da      	lsrs	r2, r3, #3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3720      	adds	r7, #32
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	080182a0 	.word	0x080182a0

08003f48 <uavcan_primitive_array_Natural32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_serialize_(
    const uavcan_primitive_array_Natural32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b08c      	sub	sp, #48	; 0x30
 8003f4c:	af04      	add	r7, sp, #16
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d005      	beq.n	8003f66 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d002      	beq.n	8003f66 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d102      	bne.n	8003f6c <uavcan_primitive_array_Natural32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003f66:	f06f 0301 	mvn.w	r3, #1
 8003f6a:	e05f      	b.n	800402c <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	00db      	lsls	r3, r3, #3
 8003f76:	f640 0207 	movw	r2, #2055	; 0x807
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d802      	bhi.n	8003f84 <uavcan_primitive_array_Natural32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003f7e:	f06f 0302 	mvn.w	r3, #2
 8003f82:	e053      	b.n	800402c <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	61fb      	str	r3, [r7, #28]


    {   // saturated uint32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003f8e:	2b40      	cmp	r3, #64	; 0x40
 8003f90:	d902      	bls.n	8003f98 <uavcan_primitive_array_Natural32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003f92:	f06f 0309 	mvn.w	r3, #9
 8003f96:	e049      	b.n	800402c <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	08db      	lsrs	r3, r3, #3
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	b2ca      	uxtb	r2, r1
 8003fa8:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	3308      	adds	r3, #8
 8003fae:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2100      	movs	r1, #0
 8003fbc:	9100      	str	r1, [sp, #0]
 8003fbe:	69f9      	ldr	r1, [r7, #28]
 8003fc0:	68b8      	ldr	r0, [r7, #8]
 8003fc2:	f7fe f9bd 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003fcc:	015b      	lsls	r3, r3, #5
 8003fce:	69fa      	ldr	r2, [r7, #28]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d021      	beq.n	8004022 <uavcan_primitive_array_Natural32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	f1c3 0308 	rsb	r3, r3, #8
 8003fec:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
 8003ff0:	9302      	str	r3, [sp, #8]
 8003ff2:	f04f 0200 	mov.w	r2, #0
 8003ff6:	f04f 0300 	mov.w	r3, #0
 8003ffa:	e9cd 2300 	strd	r2, r3, [sp]
 8003ffe:	69fa      	ldr	r2, [r7, #28]
 8004000:	69b9      	ldr	r1, [r7, #24]
 8004002:	68b8      	ldr	r0, [r7, #8]
 8004004:	f7fe fa80 	bl	8002508 <nunavutSetUxx>
 8004008:	4603      	mov	r3, r0
 800400a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800400c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004010:	2b00      	cmp	r3, #0
 8004012:	da02      	bge.n	800401a <uavcan_primitive_array_Natural32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004014:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004018:	e008      	b.n	800402c <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800401a:	7dfb      	ldrb	r3, [r7, #23]
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	4413      	add	r3, r2
 8004020:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	08da      	lsrs	r2, r3, #3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3720      	adds	r7, #32
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <uavcan_primitive_array_Natural32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_deserialize_(
    uavcan_primitive_array_Natural32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b08a      	sub	sp, #40	; 0x28
 8004038:	af02      	add	r7, sp, #8
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d009      	beq.n	800405a <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d006      	beq.n	800405a <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d002      	beq.n	8004060 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800405a:	f06f 0301 	mvn.w	r3, #1
 800405e:	e04a      	b.n	80040f6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <uavcan_primitive_array_Natural32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004066:	4b26      	ldr	r3, [pc, #152]	; (8004100 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xcc>)
 8004068:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004076:	2300      	movs	r3, #0
 8004078:	617b      	str	r3, [r7, #20]


    // saturated uint32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	3308      	adds	r3, #8
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	429a      	cmp	r2, r3
 8004082:	d309      	bcc.n	8004098 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	08db      	lsrs	r3, r3, #3
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	4413      	add	r3, r2
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004096:	e003      	b.n	80040a0 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	3308      	adds	r3, #8
 80040a4:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80040ac:	2b40      	cmp	r3, #64	; 0x40
 80040ae:	d902      	bls.n	80040b6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80040b0:	f06f 0309 	mvn.w	r3, #9
 80040b4:	e01f      	b.n	80040f6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80040be:	015b      	lsls	r3, r3, #5
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	69fa      	ldr	r2, [r7, #28]
 80040c6:	68b9      	ldr	r1, [r7, #8]
 80040c8:	f7fe f9f7 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80040d2:	015b      	lsls	r3, r3, #5
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	4413      	add	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	3307      	adds	r3, #7
 80040de:	f023 0307 	bic.w	r3, r3, #7
 80040e2:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80040e4:	69b9      	ldr	r1, [r7, #24]
 80040e6:	6978      	ldr	r0, [r7, #20]
 80040e8:	f7fe f8fe 	bl	80022e8 <nunavutChooseMin>
 80040ec:	4603      	mov	r3, r0
 80040ee:	08da      	lsrs	r2, r3, #3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3720      	adds	r7, #32
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	080182a0 	.word	0x080182a0

08004104 <uavcan_primitive_array_Natural64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_serialize_(
    const uavcan_primitive_array_Natural64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b08c      	sub	sp, #48	; 0x30
 8004108:	af04      	add	r7, sp, #16
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d005      	beq.n	8004122 <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d002      	beq.n	8004122 <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d102      	bne.n	8004128 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004122:	f06f 0301 	mvn.w	r3, #1
 8004126:	e05f      	b.n	80041e8 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	f640 0207 	movw	r2, #2055	; 0x807
 8004136:	4293      	cmp	r3, r2
 8004138:	d802      	bhi.n	8004140 <uavcan_primitive_array_Natural64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800413a:	f06f 0302 	mvn.w	r3, #2
 800413e:	e053      	b.n	80041e8 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	61fb      	str	r3, [r7, #28]


    {   // saturated uint64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800414a:	2b20      	cmp	r3, #32
 800414c:	d902      	bls.n	8004154 <uavcan_primitive_array_Natural64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800414e:	f06f 0309 	mvn.w	r3, #9
 8004152:	e049      	b.n	80041e8 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	08db      	lsrs	r3, r3, #3
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	4413      	add	r3, r2
 8004162:	b2ca      	uxtb	r2, r1
 8004164:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	3308      	adds	r3, #8
 800416a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004172:	019a      	lsls	r2, r3, #6
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2100      	movs	r1, #0
 8004178:	9100      	str	r1, [sp, #0]
 800417a:	69f9      	ldr	r1, [r7, #28]
 800417c:	68b8      	ldr	r0, [r7, #8]
 800417e:	f7fe f8df 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004188:	019b      	lsls	r3, r3, #6
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	4413      	add	r3, r2
 800418e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	2b00      	cmp	r3, #0
 8004198:	d021      	beq.n	80041de <uavcan_primitive_array_Natural64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	b2db      	uxtb	r3, r3
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f1c3 0308 	rsb	r3, r3, #8
 80041a8:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80041aa:	7dfb      	ldrb	r3, [r7, #23]
 80041ac:	9302      	str	r3, [sp, #8]
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	f04f 0300 	mov.w	r3, #0
 80041b6:	e9cd 2300 	strd	r2, r3, [sp]
 80041ba:	69fa      	ldr	r2, [r7, #28]
 80041bc:	69b9      	ldr	r1, [r7, #24]
 80041be:	68b8      	ldr	r0, [r7, #8]
 80041c0:	f7fe f9a2 	bl	8002508 <nunavutSetUxx>
 80041c4:	4603      	mov	r3, r0
 80041c6:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80041c8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	da02      	bge.n	80041d6 <uavcan_primitive_array_Natural64_1_0_serialize_+0xd2>
        {
            return _err0_;
 80041d0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80041d4:	e008      	b.n	80041e8 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 80041d6:	7dfb      	ldrb	r3, [r7, #23]
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	4413      	add	r3, r2
 80041dc:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	08da      	lsrs	r2, r3, #3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3720      	adds	r7, #32
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <uavcan_primitive_array_Natural64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_deserialize_(
    uavcan_primitive_array_Natural64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b08a      	sub	sp, #40	; 0x28
 80041f4:	af02      	add	r7, sp, #8
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d009      	beq.n	8004216 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d006      	beq.n	8004216 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d106      	bne.n	800421c <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004216:	f06f 0301 	mvn.w	r3, #1
 800421a:	e04a      	b.n	80042b2 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004222:	4b26      	ldr	r3, [pc, #152]	; (80042bc <uavcan_primitive_array_Natural64_1_0_deserialize_+0xcc>)
 8004224:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	617b      	str	r3, [r7, #20]


    // saturated uint64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	3308      	adds	r3, #8
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	429a      	cmp	r2, r3
 800423e:	d309      	bcc.n	8004254 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	08db      	lsrs	r3, r3, #3
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	4413      	add	r3, r2
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	461a      	mov	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004252:	e003      	b.n	800425c <uavcan_primitive_array_Natural64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	3308      	adds	r3, #8
 8004260:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004268:	2b20      	cmp	r3, #32
 800426a:	d902      	bls.n	8004272 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800426c:	f06f 0309 	mvn.w	r3, #9
 8004270:	e01f      	b.n	80042b2 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800427a:	019b      	lsls	r3, r3, #6
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	69fa      	ldr	r2, [r7, #28]
 8004282:	68b9      	ldr	r1, [r7, #8]
 8004284:	f7fe f919 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800428e:	019b      	lsls	r3, r3, #6
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	4413      	add	r3, r2
 8004294:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	3307      	adds	r3, #7
 800429a:	f023 0307 	bic.w	r3, r3, #7
 800429e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80042a0:	69b9      	ldr	r1, [r7, #24]
 80042a2:	6978      	ldr	r0, [r7, #20]
 80042a4:	f7fe f820 	bl	80022e8 <nunavutChooseMin>
 80042a8:	4603      	mov	r3, r0
 80042aa:	08da      	lsrs	r2, r3, #3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3720      	adds	r7, #32
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	080182a0 	.word	0x080182a0

080042c0 <uavcan_primitive_array_Natural8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_serialize_(
    const uavcan_primitive_array_Natural8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08c      	sub	sp, #48	; 0x30
 80042c4:	af04      	add	r7, sp, #16
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d005      	beq.n	80042de <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d002      	beq.n	80042de <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d102      	bne.n	80042e4 <uavcan_primitive_array_Natural8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80042de:	f06f 0301 	mvn.w	r3, #1
 80042e2:	e060      	b.n	80043a6 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	00db      	lsls	r3, r3, #3
 80042ee:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 80042f2:	d202      	bcs.n	80042fa <uavcan_primitive_array_Natural8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80042f4:	f06f 0302 	mvn.w	r3, #2
 80042f8:	e055      	b.n	80043a6 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004304:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004308:	d902      	bls.n	8004310 <uavcan_primitive_array_Natural8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800430a:	f06f 0309 	mvn.w	r3, #9
 800430e:	e04a      	b.n	80043a6 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	08db      	lsrs	r3, r3, #3
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	4413      	add	r3, r2
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800431e:	8812      	ldrh	r2, [r2, #0]
 8004320:	b292      	uxth	r2, r2
 8004322:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	3310      	adds	r3, #16
 8004328:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004330:	00da      	lsls	r2, r3, #3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2100      	movs	r1, #0
 8004336:	9100      	str	r1, [sp, #0]
 8004338:	69f9      	ldr	r1, [r7, #28]
 800433a:	68b8      	ldr	r0, [r7, #8]
 800433c:	f7fe f800 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	69fa      	ldr	r2, [r7, #28]
 800434a:	4413      	add	r3, r2
 800434c:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	2b00      	cmp	r3, #0
 8004356:	d021      	beq.n	800439c <uavcan_primitive_array_Natural8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	b2db      	uxtb	r3, r3
 800435c:	f003 0307 	and.w	r3, r3, #7
 8004360:	b2db      	uxtb	r3, r3
 8004362:	f1c3 0308 	rsb	r3, r3, #8
 8004366:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004368:	7dfb      	ldrb	r3, [r7, #23]
 800436a:	9302      	str	r3, [sp, #8]
 800436c:	f04f 0200 	mov.w	r2, #0
 8004370:	f04f 0300 	mov.w	r3, #0
 8004374:	e9cd 2300 	strd	r2, r3, [sp]
 8004378:	69fa      	ldr	r2, [r7, #28]
 800437a:	69b9      	ldr	r1, [r7, #24]
 800437c:	68b8      	ldr	r0, [r7, #8]
 800437e:	f7fe f8c3 	bl	8002508 <nunavutSetUxx>
 8004382:	4603      	mov	r3, r0
 8004384:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004386:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800438a:	2b00      	cmp	r3, #0
 800438c:	da02      	bge.n	8004394 <uavcan_primitive_array_Natural8_1_0_serialize_+0xd4>
        {
            return _err0_;
 800438e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004392:	e008      	b.n	80043a6 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004394:	7dfb      	ldrb	r3, [r7, #23]
 8004396:	69fa      	ldr	r2, [r7, #28]
 8004398:	4413      	add	r3, r2
 800439a:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	08da      	lsrs	r2, r3, #3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3720      	adds	r7, #32
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
	...

080043b0 <uavcan_primitive_array_Natural8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_deserialize_(
    uavcan_primitive_array_Natural8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b08a      	sub	sp, #40	; 0x28
 80043b4:	af02      	add	r7, sp, #8
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d009      	beq.n	80043d6 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d006      	beq.n	80043d6 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80043d6:	f06f 0301 	mvn.w	r3, #1
 80043da:	e043      	b.n	8004464 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80043e2:	4b22      	ldr	r3, [pc, #136]	; (800446c <uavcan_primitive_array_Natural8_1_0_deserialize_+0xbc>)
 80043e4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80043f2:	2300      	movs	r3, #0
 80043f4:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 80043f6:	2310      	movs	r3, #16
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	69f9      	ldr	r1, [r7, #28]
 80043fc:	68b8      	ldr	r0, [r7, #8]
 80043fe:	f7fe f8a9 	bl	8002554 <nunavutGetU16>
 8004402:	4603      	mov	r3, r0
 8004404:	461a      	mov	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	3310      	adds	r3, #16
 8004410:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800441c:	d902      	bls.n	8004424 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800441e:	f06f 0309 	mvn.w	r3, #9
 8004422:	e01f      	b.n	8004464 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	69fa      	ldr	r2, [r7, #28]
 8004434:	68b9      	ldr	r1, [r7, #8]
 8004436:	f7fe f840 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4413      	add	r3, r2
 8004446:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	3307      	adds	r3, #7
 800444c:	f023 0307 	bic.w	r3, r3, #7
 8004450:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004452:	69b9      	ldr	r1, [r7, #24]
 8004454:	6978      	ldr	r0, [r7, #20]
 8004456:	f7fd ff47 	bl	80022e8 <nunavutChooseMin>
 800445a:	4603      	mov	r3, r0
 800445c:	08da      	lsrs	r2, r3, #3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3720      	adds	r7, #32
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	080182a0 	.word	0x080182a0

08004470 <uavcan_primitive_array_Real16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_serialize_(
    const uavcan_primitive_array_Real16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b08e      	sub	sp, #56	; 0x38
 8004474:	af04      	add	r7, sp, #16
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d005      	beq.n	800448e <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d002      	beq.n	800448e <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d102      	bne.n	8004494 <uavcan_primitive_array_Real16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800448e:	f06f 0301 	mvn.w	r3, #1
 8004492:	e08b      	b.n	80045ac <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	f640 0207 	movw	r2, #2055	; 0x807
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d802      	bhi.n	80044ac <uavcan_primitive_array_Real16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80044a6:	f06f 0302 	mvn.w	r3, #2
 80044aa:	e07f      	b.n	80045ac <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24


    {   // saturated float16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80044b6:	2b80      	cmp	r3, #128	; 0x80
 80044b8:	d902      	bls.n	80044c0 <uavcan_primitive_array_Real16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80044ba:	f06f 0309 	mvn.w	r3, #9
 80044be:	e075      	b.n	80045ac <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80044c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c8:	08db      	lsrs	r3, r3, #3
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	4413      	add	r3, r2
 80044ce:	b2ca      	uxtb	r2, r1
 80044d0:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80044d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d4:	3308      	adds	r3, #8
 80044d6:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80044d8:	2300      	movs	r3, #0
 80044da:	623b      	str	r3, [r7, #32]
 80044dc:	e034      	b.n	8004548 <uavcan_primitive_array_Real16_1_0_serialize_+0xd8>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
            float _sat0_ = obj->value.elements[_index0_];
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	61fb      	str	r3, [r7, #28]
            if (isfinite(_sat0_))
 80044ea:	ed97 0a07 	vldr	s0, [r7, #28]
 80044ee:	f7fd fed7 	bl	80022a0 <_ZSt8isfinitef>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d015      	beq.n	8004524 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
            {
                if (_sat0_ < ((float) -65504.0))
 80044f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80044fc:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80045b4 <uavcan_primitive_array_Real16_1_0_serialize_+0x144>
 8004500:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004508:	d501      	bpl.n	800450e <uavcan_primitive_array_Real16_1_0_serialize_+0x9e>
                {
                    _sat0_ = ((float) -65504.0);
 800450a:	4b2b      	ldr	r3, [pc, #172]	; (80045b8 <uavcan_primitive_array_Real16_1_0_serialize_+0x148>)
 800450c:	61fb      	str	r3, [r7, #28]
                }
                if (_sat0_ > ((float) 65504.0))
 800450e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004512:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80045bc <uavcan_primitive_array_Real16_1_0_serialize_+0x14c>
 8004516:	eef4 7ac7 	vcmpe.f32	s15, s14
 800451a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800451e:	dd01      	ble.n	8004524 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
                {
                    _sat0_ = ((float) 65504.0);
 8004520:	4b27      	ldr	r3, [pc, #156]	; (80045c0 <uavcan_primitive_array_Real16_1_0_serialize_+0x150>)
 8004522:	61fb      	str	r3, [r7, #28]
                }
            }
            const uint16_t _half0_ = nunavutFloat16Pack(_sat0_);
 8004524:	ed97 0a07 	vldr	s0, [r7, #28]
 8004528:	f7fe f85a 	bl	80025e0 <nunavutFloat16Pack>
 800452c:	4603      	mov	r3, r0
 800452e:	82bb      	strh	r3, [r7, #20]
            (void) memmove(&buffer[offset_bits / 8U], &_half0_, 2U);
 8004530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004532:	08db      	lsrs	r3, r3, #3
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	4413      	add	r3, r2
 8004538:	8aba      	ldrh	r2, [r7, #20]
 800453a:	801a      	strh	r2, [r3, #0]
            offset_bits += 16U;
 800453c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453e:	3310      	adds	r3, #16
 8004540:	627b      	str	r3, [r7, #36]	; 0x24
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004542:	6a3b      	ldr	r3, [r7, #32]
 8004544:	3301      	adds	r3, #1
 8004546:	623b      	str	r3, [r7, #32]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800454e:	6a3a      	ldr	r2, [r7, #32]
 8004550:	429a      	cmp	r2, r3
 8004552:	d3c4      	bcc.n	80044de <uavcan_primitive_array_Real16_1_0_serialize_+0x6e>
        }
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004556:	f003 0307 	and.w	r3, r3, #7
 800455a:	2b00      	cmp	r3, #0
 800455c:	d021      	beq.n	80045a2 <uavcan_primitive_array_Real16_1_0_serialize_+0x132>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	b2db      	uxtb	r3, r3
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	b2db      	uxtb	r3, r3
 8004568:	f1c3 0308 	rsb	r3, r3, #8
 800456c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800456e:	7dfb      	ldrb	r3, [r7, #23]
 8004570:	9302      	str	r3, [sp, #8]
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	f04f 0300 	mov.w	r3, #0
 800457a:	e9cd 2300 	strd	r2, r3, [sp]
 800457e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004580:	69b9      	ldr	r1, [r7, #24]
 8004582:	68b8      	ldr	r0, [r7, #8]
 8004584:	f7fd ffc0 	bl	8002508 <nunavutSetUxx>
 8004588:	4603      	mov	r3, r0
 800458a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800458c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004590:	2b00      	cmp	r3, #0
 8004592:	da02      	bge.n	800459a <uavcan_primitive_array_Real16_1_0_serialize_+0x12a>
        {
            return _err0_;
 8004594:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004598:	e008      	b.n	80045ac <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        offset_bits += _pad0_;
 800459a:	7dfb      	ldrb	r3, [r7, #23]
 800459c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800459e:	4413      	add	r3, r2
 80045a0:	627b      	str	r3, [r7, #36]	; 0x24

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	08da      	lsrs	r2, r3, #3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3728      	adds	r7, #40	; 0x28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	c77fe000 	.word	0xc77fe000
 80045b8:	c77fe000 	.word	0xc77fe000
 80045bc:	477fe000 	.word	0x477fe000
 80045c0:	477fe000 	.word	0x477fe000

080045c4 <uavcan_primitive_array_Real16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_deserialize_(
    uavcan_primitive_array_Real16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b088      	sub	sp, #32
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d009      	beq.n	80045ea <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d006      	beq.n	80045ea <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d106      	bne.n	80045f0 <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d002      	beq.n	80045f0 <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80045ea:	f06f 0301 	mvn.w	r3, #1
 80045ee:	e054      	b.n	800469a <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    if (buffer == NULL)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <uavcan_primitive_array_Real16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80045f6:	4b2b      	ldr	r3, [pc, #172]	; (80046a4 <uavcan_primitive_array_Real16_1_0_deserialize_+0xe0>)
 80045f8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	61fb      	str	r3, [r7, #28]


    // saturated float16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3308      	adds	r3, #8
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	429a      	cmp	r2, r3
 8004612:	d309      	bcc.n	8004628 <uavcan_primitive_array_Real16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	08db      	lsrs	r3, r3, #3
 8004618:	68ba      	ldr	r2, [r7, #8]
 800461a:	4413      	add	r3, r2
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8004626:	e003      	b.n	8004630 <uavcan_primitive_array_Real16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    }
    offset_bits += 8U;
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	3308      	adds	r3, #8
 8004634:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 128U)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800463c:	2b80      	cmp	r3, #128	; 0x80
 800463e:	d902      	bls.n	8004646 <uavcan_primitive_array_Real16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004640:	f06f 0309 	mvn.w	r3, #9
 8004644:	e029      	b.n	800469a <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8004646:	2300      	movs	r3, #0
 8004648:	61bb      	str	r3, [r7, #24]
 800464a:	e012      	b.n	8004672 <uavcan_primitive_array_Real16_1_0_deserialize_+0xae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        out_obj->value.elements[_index1_] = nunavutGetF16(&buffer[0], capacity_bytes, offset_bits);
 800464c:	69fa      	ldr	r2, [r7, #28]
 800464e:	6979      	ldr	r1, [r7, #20]
 8004650:	68b8      	ldr	r0, [r7, #8]
 8004652:	f7fe f85b 	bl	800270c <nunavutGetF16>
 8004656:	eef0 7a40 	vmov.f32	s15, s0
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	4413      	add	r3, r2
 8004662:	edc3 7a00 	vstr	s15, [r3]
        offset_bits += 16U;
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	3310      	adds	r3, #16
 800466a:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	3301      	adds	r3, #1
 8004670:	61bb      	str	r3, [r7, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	429a      	cmp	r2, r3
 800467c:	d3e6      	bcc.n	800464c <uavcan_primitive_array_Real16_1_0_deserialize_+0x88>
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	3307      	adds	r3, #7
 8004682:	f023 0307 	bic.w	r3, r3, #7
 8004686:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004688:	6939      	ldr	r1, [r7, #16]
 800468a:	69f8      	ldr	r0, [r7, #28]
 800468c:	f7fd fe2c 	bl	80022e8 <nunavutChooseMin>
 8004690:	4603      	mov	r3, r0
 8004692:	08da      	lsrs	r2, r3, #3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3720      	adds	r7, #32
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	080182a0 	.word	0x080182a0

080046a8 <uavcan_primitive_array_Real32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_serialize_(
    const uavcan_primitive_array_Real32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08c      	sub	sp, #48	; 0x30
 80046ac:	af04      	add	r7, sp, #16
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d005      	beq.n	80046c6 <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d002      	beq.n	80046c6 <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d102      	bne.n	80046cc <uavcan_primitive_array_Real32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80046c6:	f06f 0301 	mvn.w	r3, #1
 80046ca:	e05f      	b.n	800478c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	f640 0207 	movw	r2, #2055	; 0x807
 80046da:	4293      	cmp	r3, r2
 80046dc:	d802      	bhi.n	80046e4 <uavcan_primitive_array_Real32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80046de:	f06f 0302 	mvn.w	r3, #2
 80046e2:	e053      	b.n	800478c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80046e4:	2300      	movs	r3, #0
 80046e6:	61fb      	str	r3, [r7, #28]


    {   // saturated float32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80046ee:	2b40      	cmp	r3, #64	; 0x40
 80046f0:	d902      	bls.n	80046f8 <uavcan_primitive_array_Real32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80046f2:	f06f 0309 	mvn.w	r3, #9
 80046f6:	e049      	b.n	800478c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	08db      	lsrs	r3, r3, #3
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	4413      	add	r3, r2
 8004706:	b2ca      	uxtb	r2, r1
 8004708:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	3308      	adds	r3, #8
 800470e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2100      	movs	r1, #0
 800471c:	9100      	str	r1, [sp, #0]
 800471e:	69f9      	ldr	r1, [r7, #28]
 8004720:	68b8      	ldr	r0, [r7, #8]
 8004722:	f7fd fe0d 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800472c:	015b      	lsls	r3, r3, #5
 800472e:	69fa      	ldr	r2, [r7, #28]
 8004730:	4413      	add	r3, r2
 8004732:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	2b00      	cmp	r3, #0
 800473c:	d021      	beq.n	8004782 <uavcan_primitive_array_Real32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	b2db      	uxtb	r3, r3
 8004742:	f003 0307 	and.w	r3, r3, #7
 8004746:	b2db      	uxtb	r3, r3
 8004748:	f1c3 0308 	rsb	r3, r3, #8
 800474c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800474e:	7dfb      	ldrb	r3, [r7, #23]
 8004750:	9302      	str	r3, [sp, #8]
 8004752:	f04f 0200 	mov.w	r2, #0
 8004756:	f04f 0300 	mov.w	r3, #0
 800475a:	e9cd 2300 	strd	r2, r3, [sp]
 800475e:	69fa      	ldr	r2, [r7, #28]
 8004760:	69b9      	ldr	r1, [r7, #24]
 8004762:	68b8      	ldr	r0, [r7, #8]
 8004764:	f7fd fed0 	bl	8002508 <nunavutSetUxx>
 8004768:	4603      	mov	r3, r0
 800476a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800476c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004770:	2b00      	cmp	r3, #0
 8004772:	da02      	bge.n	800477a <uavcan_primitive_array_Real32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004774:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004778:	e008      	b.n	800478c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800477a:	7dfb      	ldrb	r3, [r7, #23]
 800477c:	69fa      	ldr	r2, [r7, #28]
 800477e:	4413      	add	r3, r2
 8004780:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	08da      	lsrs	r2, r3, #3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3720      	adds	r7, #32
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <uavcan_primitive_array_Real32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_deserialize_(
    uavcan_primitive_array_Real32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b08a      	sub	sp, #40	; 0x28
 8004798:	af02      	add	r7, sp, #8
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d009      	beq.n	80047ba <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d006      	beq.n	80047ba <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d106      	bne.n	80047c0 <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80047ba:	f06f 0301 	mvn.w	r3, #1
 80047be:	e04a      	b.n	8004856 <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <uavcan_primitive_array_Real32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80047c6:	4b26      	ldr	r3, [pc, #152]	; (8004860 <uavcan_primitive_array_Real32_1_0_deserialize_+0xcc>)
 80047c8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	00db      	lsls	r3, r3, #3
 80047d4:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	617b      	str	r3, [r7, #20]


    // saturated float32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	3308      	adds	r3, #8
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d309      	bcc.n	80047f8 <uavcan_primitive_array_Real32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	08db      	lsrs	r3, r3, #3
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	4413      	add	r3, r2
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80047f6:	e003      	b.n	8004800 <uavcan_primitive_array_Real32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	3308      	adds	r3, #8
 8004804:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800480c:	2b40      	cmp	r3, #64	; 0x40
 800480e:	d902      	bls.n	8004816 <uavcan_primitive_array_Real32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004810:	f06f 0309 	mvn.w	r3, #9
 8004814:	e01f      	b.n	8004856 <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800481e:	015b      	lsls	r3, r3, #5
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	69fa      	ldr	r2, [r7, #28]
 8004826:	68b9      	ldr	r1, [r7, #8]
 8004828:	f7fd fe47 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004832:	015b      	lsls	r3, r3, #5
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	4413      	add	r3, r2
 8004838:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	3307      	adds	r3, #7
 800483e:	f023 0307 	bic.w	r3, r3, #7
 8004842:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004844:	69b9      	ldr	r1, [r7, #24]
 8004846:	6978      	ldr	r0, [r7, #20]
 8004848:	f7fd fd4e 	bl	80022e8 <nunavutChooseMin>
 800484c:	4603      	mov	r3, r0
 800484e:	08da      	lsrs	r2, r3, #3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3720      	adds	r7, #32
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	080182a0 	.word	0x080182a0

08004864 <uavcan_primitive_array_Real64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_serialize_(
    const uavcan_primitive_array_Real64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08c      	sub	sp, #48	; 0x30
 8004868:	af04      	add	r7, sp, #16
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d005      	beq.n	8004882 <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d002      	beq.n	8004882 <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d102      	bne.n	8004888 <uavcan_primitive_array_Real64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004882:	f06f 0301 	mvn.w	r3, #1
 8004886:	e05f      	b.n	8004948 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	00db      	lsls	r3, r3, #3
 8004892:	f640 0207 	movw	r2, #2055	; 0x807
 8004896:	4293      	cmp	r3, r2
 8004898:	d802      	bhi.n	80048a0 <uavcan_primitive_array_Real64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800489a:	f06f 0302 	mvn.w	r3, #2
 800489e:	e053      	b.n	8004948 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	61fb      	str	r3, [r7, #28]


    {   // saturated float64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80048aa:	2b20      	cmp	r3, #32
 80048ac:	d902      	bls.n	80048b4 <uavcan_primitive_array_Real64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80048ae:	f06f 0309 	mvn.w	r3, #9
 80048b2:	e049      	b.n	8004948 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	08db      	lsrs	r3, r3, #3
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	4413      	add	r3, r2
 80048c2:	b2ca      	uxtb	r2, r1
 80048c4:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	3308      	adds	r3, #8
 80048ca:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80048d2:	019a      	lsls	r2, r3, #6
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2100      	movs	r1, #0
 80048d8:	9100      	str	r1, [sp, #0]
 80048da:	69f9      	ldr	r1, [r7, #28]
 80048dc:	68b8      	ldr	r0, [r7, #8]
 80048de:	f7fd fd2f 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80048e8:	019b      	lsls	r3, r3, #6
 80048ea:	69fa      	ldr	r2, [r7, #28]
 80048ec:	4413      	add	r3, r2
 80048ee:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d021      	beq.n	800493e <uavcan_primitive_array_Real64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	f003 0307 	and.w	r3, r3, #7
 8004902:	b2db      	uxtb	r3, r3
 8004904:	f1c3 0308 	rsb	r3, r3, #8
 8004908:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800490a:	7dfb      	ldrb	r3, [r7, #23]
 800490c:	9302      	str	r3, [sp, #8]
 800490e:	f04f 0200 	mov.w	r2, #0
 8004912:	f04f 0300 	mov.w	r3, #0
 8004916:	e9cd 2300 	strd	r2, r3, [sp]
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	69b9      	ldr	r1, [r7, #24]
 800491e:	68b8      	ldr	r0, [r7, #8]
 8004920:	f7fd fdf2 	bl	8002508 <nunavutSetUxx>
 8004924:	4603      	mov	r3, r0
 8004926:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004928:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800492c:	2b00      	cmp	r3, #0
 800492e:	da02      	bge.n	8004936 <uavcan_primitive_array_Real64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004930:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004934:	e008      	b.n	8004948 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8004936:	7dfb      	ldrb	r3, [r7, #23]
 8004938:	69fa      	ldr	r2, [r7, #28]
 800493a:	4413      	add	r3, r2
 800493c:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	08da      	lsrs	r2, r3, #3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004946:	2300      	movs	r3, #0
}
 8004948:	4618      	mov	r0, r3
 800494a:	3720      	adds	r7, #32
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <uavcan_primitive_array_Real64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_deserialize_(
    uavcan_primitive_array_Real64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b08a      	sub	sp, #40	; 0x28
 8004954:	af02      	add	r7, sp, #8
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d009      	beq.n	8004976 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d006      	beq.n	8004976 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004976:	f06f 0301 	mvn.w	r3, #1
 800497a:	e04a      	b.n	8004a12 <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <uavcan_primitive_array_Real64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004982:	4b26      	ldr	r3, [pc, #152]	; (8004a1c <uavcan_primitive_array_Real64_1_0_deserialize_+0xcc>)
 8004984:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	617b      	str	r3, [r7, #20]


    // saturated float64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	3308      	adds	r3, #8
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	429a      	cmp	r2, r3
 800499e:	d309      	bcc.n	80049b4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	08db      	lsrs	r3, r3, #3
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	4413      	add	r3, r2
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	461a      	mov	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80049b2:	e003      	b.n	80049bc <uavcan_primitive_array_Real64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	3308      	adds	r3, #8
 80049c0:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80049c8:	2b20      	cmp	r3, #32
 80049ca:	d902      	bls.n	80049d2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80049cc:	f06f 0309 	mvn.w	r3, #9
 80049d0:	e01f      	b.n	8004a12 <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80049da:	019b      	lsls	r3, r3, #6
 80049dc:	9300      	str	r3, [sp, #0]
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	69fa      	ldr	r2, [r7, #28]
 80049e2:	68b9      	ldr	r1, [r7, #8]
 80049e4:	f7fd fd69 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80049ee:	019b      	lsls	r3, r3, #6
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	4413      	add	r3, r2
 80049f4:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	3307      	adds	r3, #7
 80049fa:	f023 0307 	bic.w	r3, r3, #7
 80049fe:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004a00:	69b9      	ldr	r1, [r7, #24]
 8004a02:	6978      	ldr	r0, [r7, #20]
 8004a04:	f7fd fc70 	bl	80022e8 <nunavutChooseMin>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	08da      	lsrs	r2, r3, #3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3720      	adds	r7, #32
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	080182a0 	.word	0x080182a0

08004a20 <uavcan_primitive_Empty_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_serialize_(
    const uavcan_primitive_Empty_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d005      	beq.n	8004a3e <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d002      	beq.n	8004a3e <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d102      	bne.n	8004a44 <uavcan_primitive_Empty_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004a3e:	f06f 0301 	mvn.w	r3, #1
 8004a42:	e003      	b.n	8004a4c <uavcan_primitive_Empty_1_0_serialize_+0x2c>
    }

    *inout_buffer_size_bytes = 0U;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <uavcan_primitive_Empty_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_deserialize_(
    uavcan_primitive_Empty_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d009      	beq.n	8004a7e <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d006      	beq.n	8004a7e <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d106      	bne.n	8004a84 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004a7e:	f06f 0301 	mvn.w	r3, #1
 8004a82:	e008      	b.n	8004a96 <uavcan_primitive_Empty_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <uavcan_primitive_Empty_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004a8a:	4b06      	ldr	r3, [pc, #24]	; (8004aa4 <uavcan_primitive_Empty_1_0_deserialize_+0x4c>)
 8004a8c:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3714      	adds	r7, #20
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	080182a0 	.word	0x080182a0

08004aa8 <uavcan_primitive_String_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_serialize_(
    const uavcan_primitive_String_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b08c      	sub	sp, #48	; 0x30
 8004aac:	af04      	add	r7, sp, #16
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d005      	beq.n	8004ac6 <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d002      	beq.n	8004ac6 <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d102      	bne.n	8004acc <uavcan_primitive_String_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004ac6:	f06f 0301 	mvn.w	r3, #1
 8004aca:	e060      	b.n	8004b8e <uavcan_primitive_String_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8004ada:	d202      	bcs.n	8004ae2 <uavcan_primitive_String_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004adc:	f06f 0302 	mvn.w	r3, #2
 8004ae0:	e055      	b.n	8004b8e <uavcan_primitive_String_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004aec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004af0:	d902      	bls.n	8004af8 <uavcan_primitive_String_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004af2:	f06f 0309 	mvn.w	r3, #9
 8004af6:	e04a      	b.n	8004b8e <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	08db      	lsrs	r3, r3, #3
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	4413      	add	r3, r2
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004b06:	8812      	ldrh	r2, [r2, #0]
 8004b08:	b292      	uxth	r2, r2
 8004b0a:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	3310      	adds	r3, #16
 8004b10:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004b18:	00da      	lsls	r2, r3, #3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	9100      	str	r1, [sp, #0]
 8004b20:	69f9      	ldr	r1, [r7, #28]
 8004b22:	68b8      	ldr	r0, [r7, #8]
 8004b24:	f7fd fc0c 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	69fa      	ldr	r2, [r7, #28]
 8004b32:	4413      	add	r3, r2
 8004b34:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f003 0307 	and.w	r3, r3, #7
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d021      	beq.n	8004b84 <uavcan_primitive_String_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	f1c3 0308 	rsb	r3, r3, #8
 8004b4e:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004b50:	7dfb      	ldrb	r3, [r7, #23]
 8004b52:	9302      	str	r3, [sp, #8]
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	e9cd 2300 	strd	r2, r3, [sp]
 8004b60:	69fa      	ldr	r2, [r7, #28]
 8004b62:	69b9      	ldr	r1, [r7, #24]
 8004b64:	68b8      	ldr	r0, [r7, #8]
 8004b66:	f7fd fccf 	bl	8002508 <nunavutSetUxx>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004b6e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	da02      	bge.n	8004b7c <uavcan_primitive_String_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004b76:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004b7a:	e008      	b.n	8004b8e <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004b7c:	7dfb      	ldrb	r3, [r7, #23]
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	4413      	add	r3, r2
 8004b82:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	08da      	lsrs	r2, r3, #3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3720      	adds	r7, #32
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <uavcan_primitive_String_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_deserialize_(
    uavcan_primitive_String_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08a      	sub	sp, #40	; 0x28
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d009      	beq.n	8004bbe <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d006      	beq.n	8004bbe <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d106      	bne.n	8004bc4 <uavcan_primitive_String_1_0_deserialize_+0x2c>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <uavcan_primitive_String_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004bbe:	f06f 0301 	mvn.w	r3, #1
 8004bc2:	e043      	b.n	8004c4c <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <uavcan_primitive_String_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004bca:	4b22      	ldr	r3, [pc, #136]	; (8004c54 <uavcan_primitive_String_1_0_deserialize_+0xbc>)
 8004bcc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004bde:	2310      	movs	r3, #16
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	69f9      	ldr	r1, [r7, #28]
 8004be4:	68b8      	ldr	r0, [r7, #8]
 8004be6:	f7fd fcb5 	bl	8002554 <nunavutGetU16>
 8004bea:	4603      	mov	r3, r0
 8004bec:	461a      	mov	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	3310      	adds	r3, #16
 8004bf8:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c04:	d902      	bls.n	8004c0c <uavcan_primitive_String_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004c06:	f06f 0309 	mvn.w	r3, #9
 8004c0a:	e01f      	b.n	8004c4c <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004c0c:	68f8      	ldr	r0, [r7, #12]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	69fa      	ldr	r2, [r7, #28]
 8004c1c:	68b9      	ldr	r1, [r7, #8]
 8004c1e:	f7fd fc4c 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	3307      	adds	r3, #7
 8004c34:	f023 0307 	bic.w	r3, r3, #7
 8004c38:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004c3a:	69b9      	ldr	r1, [r7, #24]
 8004c3c:	6978      	ldr	r0, [r7, #20]
 8004c3e:	f7fd fb53 	bl	80022e8 <nunavutChooseMin>
 8004c42:	4603      	mov	r3, r0
 8004c44:	08da      	lsrs	r2, r3, #3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3720      	adds	r7, #32
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	080182a0 	.word	0x080182a0

08004c58 <uavcan_primitive_Unstructured_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_serialize_(
    const uavcan_primitive_Unstructured_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b08c      	sub	sp, #48	; 0x30
 8004c5c:	af04      	add	r7, sp, #16
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d005      	beq.n	8004c76 <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d002      	beq.n	8004c76 <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d102      	bne.n	8004c7c <uavcan_primitive_Unstructured_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004c76:	f06f 0301 	mvn.w	r3, #1
 8004c7a:	e060      	b.n	8004d3e <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8004c8a:	d202      	bcs.n	8004c92 <uavcan_primitive_Unstructured_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004c8c:	f06f 0302 	mvn.w	r3, #2
 8004c90:	e055      	b.n	8004d3e <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ca0:	d902      	bls.n	8004ca8 <uavcan_primitive_Unstructured_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004ca2:	f06f 0309 	mvn.w	r3, #9
 8004ca6:	e04a      	b.n	8004d3e <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	08db      	lsrs	r3, r3, #3
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	4413      	add	r3, r2
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004cb6:	8812      	ldrh	r2, [r2, #0]
 8004cb8:	b292      	uxth	r2, r2
 8004cba:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	3310      	adds	r3, #16
 8004cc0:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004cc8:	00da      	lsls	r2, r3, #3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2100      	movs	r1, #0
 8004cce:	9100      	str	r1, [sp, #0]
 8004cd0:	69f9      	ldr	r1, [r7, #28]
 8004cd2:	68b8      	ldr	r0, [r7, #8]
 8004cd4:	f7fd fb34 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004cde:	00db      	lsls	r3, r3, #3
 8004ce0:	69fa      	ldr	r2, [r7, #28]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d021      	beq.n	8004d34 <uavcan_primitive_Unstructured_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	f1c3 0308 	rsb	r3, r3, #8
 8004cfe:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004d00:	7dfb      	ldrb	r3, [r7, #23]
 8004d02:	9302      	str	r3, [sp, #8]
 8004d04:	f04f 0200 	mov.w	r2, #0
 8004d08:	f04f 0300 	mov.w	r3, #0
 8004d0c:	e9cd 2300 	strd	r2, r3, [sp]
 8004d10:	69fa      	ldr	r2, [r7, #28]
 8004d12:	69b9      	ldr	r1, [r7, #24]
 8004d14:	68b8      	ldr	r0, [r7, #8]
 8004d16:	f7fd fbf7 	bl	8002508 <nunavutSetUxx>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004d1e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	da02      	bge.n	8004d2c <uavcan_primitive_Unstructured_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004d26:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004d2a:	e008      	b.n	8004d3e <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004d2c:	7dfb      	ldrb	r3, [r7, #23]
 8004d2e:	69fa      	ldr	r2, [r7, #28]
 8004d30:	4413      	add	r3, r2
 8004d32:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	08da      	lsrs	r2, r3, #3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3720      	adds	r7, #32
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <uavcan_primitive_Unstructured_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_deserialize_(
    uavcan_primitive_Unstructured_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b08a      	sub	sp, #40	; 0x28
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d009      	beq.n	8004d6e <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d006      	beq.n	8004d6e <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d106      	bne.n	8004d74 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004d6e:	f06f 0301 	mvn.w	r3, #1
 8004d72:	e043      	b.n	8004dfc <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <uavcan_primitive_Unstructured_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004d7a:	4b22      	ldr	r3, [pc, #136]	; (8004e04 <uavcan_primitive_Unstructured_1_0_deserialize_+0xbc>)
 8004d7c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004d8e:	2310      	movs	r3, #16
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	69f9      	ldr	r1, [r7, #28]
 8004d94:	68b8      	ldr	r0, [r7, #8]
 8004d96:	f7fd fbdd 	bl	8002554 <nunavutGetU16>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	3310      	adds	r3, #16
 8004da8:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004db0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004db4:	d902      	bls.n	8004dbc <uavcan_primitive_Unstructured_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004db6:	f06f 0309 	mvn.w	r3, #9
 8004dba:	e01f      	b.n	8004dfc <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	9300      	str	r3, [sp, #0]
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	69fa      	ldr	r2, [r7, #28]
 8004dcc:	68b9      	ldr	r1, [r7, #8]
 8004dce:	f7fd fb74 	bl	80024ba <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004dd8:	00db      	lsls	r3, r3, #3
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	4413      	add	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	3307      	adds	r3, #7
 8004de4:	f023 0307 	bic.w	r3, r3, #7
 8004de8:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004dea:	69b9      	ldr	r1, [r7, #24]
 8004dec:	6978      	ldr	r0, [r7, #20]
 8004dee:	f7fd fa7b 	bl	80022e8 <nunavutChooseMin>
 8004df2:	4603      	mov	r3, r0
 8004df4:	08da      	lsrs	r2, r3, #3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3720      	adds	r7, #32
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	080182a0 	.word	0x080182a0

08004e08 <uavcan_register_Value_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_serialize_(
    const uavcan_register_Value_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b09e      	sub	sp, #120	; 0x78
 8004e0c:	af04      	add	r7, sp, #16
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d005      	beq.n	8004e26 <uavcan_register_Value_1_0_serialize_+0x1e>
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d002      	beq.n	8004e26 <uavcan_register_Value_1_0_serialize_+0x1e>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d102      	bne.n	8004e2c <uavcan_register_Value_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004e26:	f06f 0301 	mvn.w	r3, #1
 8004e2a:	e248      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	663b      	str	r3, [r7, #96]	; 0x60
    if ((8U * (size_t) capacity_bytes) < 2072UL)
 8004e32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	f640 0217 	movw	r2, #2071	; 0x817
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d802      	bhi.n	8004e44 <uavcan_register_Value_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004e3e:	f06f 0302 	mvn.w	r3, #2
 8004e42:	e23c      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	667b      	str	r3, [r7, #100]	; 0x64

    {   // Union tag field: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->_tag_);  // C std, 6.3.1.3 Signed and unsigned integers
 8004e48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e4a:	08db      	lsrs	r3, r3, #3
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	4413      	add	r3, r2
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	f892 2208 	ldrb.w	r2, [r2, #520]	; 0x208
 8004e56:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004e58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e5a:	3308      	adds	r3, #8
 8004e5c:	667b      	str	r3, [r7, #100]	; 0x64
    }

    if (0U == obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d11b      	bne.n	8004ea0 <uavcan_register_Value_1_0_serialize_+0x98>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 0ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 0UL;  // Nested object (max) size, in bytes.
 8004e68:	2300      	movs	r3, #0
 8004e6a:	64bb      	str	r3, [r7, #72]	; 0x48
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 8004e6c:	68f8      	ldr	r0, [r7, #12]
            &obj->empty, &buffer[offset_bits / 8U], &_size_bytes0_);
 8004e6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e70:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	4413      	add	r3, r2
 8004e76:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	f7ff fdd0 	bl	8004a20 <uavcan_primitive_Empty_1_0_serialize_>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
        if (_err0_ < 0)
 8004e86:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	da02      	bge.n	8004e94 <uavcan_register_Value_1_0_serialize_+0x8c>
        {
            return _err0_;
 8004e8e:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8004e92:	e214      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 0ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8004e94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004e9a:	4413      	add	r3, r2
 8004e9c:	667b      	str	r3, [r7, #100]	; 0x64
 8004e9e:	e1de      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (1U == obj->_tag_)  // uavcan.primitive.String.1.0 string
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d11c      	bne.n	8004ee4 <uavcan_register_Value_1_0_serialize_+0xdc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 258UL;  // Nested object (max) size, in bytes.
 8004eaa:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004eae:	647b      	str	r3, [r7, #68]	; 0x44
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8004eb0:	68f8      	ldr	r0, [r7, #12]
            &obj->_string, &buffer[offset_bits / 8U], &_size_bytes1_);
 8004eb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004eb4:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	f7ff fdf2 	bl	8004aa8 <uavcan_primitive_String_1_0_serialize_>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
        if (_err1_ < 0)
 8004eca:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	da02      	bge.n	8004ed8 <uavcan_register_Value_1_0_serialize_+0xd0>
        {
            return _err1_;
 8004ed2:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8004ed6:	e1f2      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8004ed8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004ede:	4413      	add	r3, r2
 8004ee0:	667b      	str	r3, [r7, #100]	; 0x64
 8004ee2:	e1bc      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (2U == obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d11c      	bne.n	8004f28 <uavcan_register_Value_1_0_serialize_+0x120>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 258UL;  // Nested object (max) size, in bytes.
 8004eee:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004ef2:	643b      	str	r3, [r7, #64]	; 0x40
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 8004ef4:	68f8      	ldr	r0, [r7, #12]
            &obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes2_);
 8004ef6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ef8:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	4413      	add	r3, r2
 8004efe:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004f02:	4619      	mov	r1, r3
 8004f04:	f7ff fea8 	bl	8004c58 <uavcan_primitive_Unstructured_1_0_serialize_>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
        if (_err2_ < 0)
 8004f0e:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	da02      	bge.n	8004f1c <uavcan_register_Value_1_0_serialize_+0x114>
        {
            return _err2_;
 8004f16:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8004f1a:	e1d0      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8004f1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f22:	4413      	add	r3, r2
 8004f24:	667b      	str	r3, [r7, #100]	; 0x64
 8004f26:	e19a      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (3U == obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004f2e:	2b03      	cmp	r3, #3
 8004f30:	d11c      	bne.n	8004f6c <uavcan_register_Value_1_0_serialize_+0x164>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes3_ = 258UL;  // Nested object (max) size, in bytes.
 8004f32:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004f36:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes3_) <= capacity_bytes);
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 8004f38:	68f8      	ldr	r0, [r7, #12]
            &obj->bit, &buffer[offset_bits / 8U], &_size_bytes3_);
 8004f3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f3c:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	4413      	add	r3, r2
 8004f42:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004f46:	4619      	mov	r1, r3
 8004f48:	f7fe fada 	bl	8003500 <uavcan_primitive_array_Bit_1_0_serialize_>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
        if (_err3_ < 0)
 8004f52:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	da02      	bge.n	8004f60 <uavcan_register_Value_1_0_serialize_+0x158>
        {
            return _err3_;
 8004f5a:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 8004f5e:	e1ae      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested object.
 8004f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f66:	4413      	add	r3, r2
 8004f68:	667b      	str	r3, [r7, #100]	; 0x64
 8004f6a:	e178      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (4U == obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d11c      	bne.n	8004fb0 <uavcan_register_Value_1_0_serialize_+0x1a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 257UL;  // Nested object (max) size, in bytes.
 8004f76:	f240 1301 	movw	r3, #257	; 0x101
 8004f7a:	63bb      	str	r3, [r7, #56]	; 0x38
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 8004f7c:	68f8      	ldr	r0, [r7, #12]
            &obj->integer64, &buffer[offset_bits / 8U], &_size_bytes4_);
 8004f7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f80:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	4413      	add	r3, r2
 8004f86:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	f7fe fd48 	bl	8003a20 <uavcan_primitive_array_Integer64_1_0_serialize_>
 8004f90:	4603      	mov	r3, r0
 8004f92:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
        if (_err4_ < 0)
 8004f96:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	da02      	bge.n	8004fa4 <uavcan_register_Value_1_0_serialize_+0x19c>
        {
            return _err4_;
 8004f9e:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8004fa2:	e18c      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 8004fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa6:	00db      	lsls	r3, r3, #3
 8004fa8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004faa:	4413      	add	r3, r2
 8004fac:	667b      	str	r3, [r7, #100]	; 0x64
 8004fae:	e156      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (5U == obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004fb6:	2b05      	cmp	r3, #5
 8004fb8:	d11c      	bne.n	8004ff4 <uavcan_register_Value_1_0_serialize_+0x1ec>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 257UL;  // Nested object (max) size, in bytes.
 8004fba:	f240 1301 	movw	r3, #257	; 0x101
 8004fbe:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8004fc0:	68f8      	ldr	r0, [r7, #12]
            &obj->integer32, &buffer[offset_bits / 8U], &_size_bytes5_);
 8004fc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fc4:	08db      	lsrs	r3, r3, #3
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	4413      	add	r3, r2
 8004fca:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004fce:	4619      	mov	r1, r3
 8004fd0:	f7fe fc48 	bl	8003864 <uavcan_primitive_array_Integer32_1_0_serialize_>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
        if (_err5_ < 0)
 8004fda:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	da02      	bge.n	8004fe8 <uavcan_register_Value_1_0_serialize_+0x1e0>
        {
            return _err5_;
 8004fe2:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8004fe6:	e16a      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8004fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004fee:	4413      	add	r3, r2
 8004ff0:	667b      	str	r3, [r7, #100]	; 0x64
 8004ff2:	e134      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (6U == obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004ffa:	2b06      	cmp	r3, #6
 8004ffc:	d11c      	bne.n	8005038 <uavcan_register_Value_1_0_serialize_+0x230>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes6_ = 257UL;  // Nested object (max) size, in bytes.
 8004ffe:	f240 1301 	movw	r3, #257	; 0x101
 8005002:	633b      	str	r3, [r7, #48]	; 0x30
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes6_) <= capacity_bytes);
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 8005004:	68f8      	ldr	r0, [r7, #12]
            &obj->integer16, &buffer[offset_bits / 8U], &_size_bytes6_);
 8005006:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005008:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 800500a:	68ba      	ldr	r2, [r7, #8]
 800500c:	4413      	add	r3, r2
 800500e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005012:	4619      	mov	r1, r3
 8005014:	f7fe fb48 	bl	80036a8 <uavcan_primitive_array_Integer16_1_0_serialize_>
 8005018:	4603      	mov	r3, r0
 800501a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if (_err6_ < 0)
 800501e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005022:	2b00      	cmp	r3, #0
 8005024:	da02      	bge.n	800502c <uavcan_register_Value_1_0_serialize_+0x224>
        {
            return _err6_;
 8005026:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800502a:	e148      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes6_ * 8U;  // Advance by the size of the nested object.
 800502c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005032:	4413      	add	r3, r2
 8005034:	667b      	str	r3, [r7, #100]	; 0x64
 8005036:	e112      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (7U == obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800503e:	2b07      	cmp	r3, #7
 8005040:	d11c      	bne.n	800507c <uavcan_register_Value_1_0_serialize_+0x274>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes7_ = 258UL;  // Nested object (max) size, in bytes.
 8005042:	f44f 7381 	mov.w	r3, #258	; 0x102
 8005046:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes7_) <= capacity_bytes);
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 8005048:	68f8      	ldr	r0, [r7, #12]
            &obj->integer8, &buffer[offset_bits / 8U], &_size_bytes7_);
 800504a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800504c:	08db      	lsrs	r3, r3, #3
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	4413      	add	r3, r2
 8005052:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8005056:	4619      	mov	r1, r3
 8005058:	f7fe fdc0 	bl	8003bdc <uavcan_primitive_array_Integer8_1_0_serialize_>
 800505c:	4603      	mov	r3, r0
 800505e:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
        if (_err7_ < 0)
 8005062:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 8005066:	2b00      	cmp	r3, #0
 8005068:	da02      	bge.n	8005070 <uavcan_register_Value_1_0_serialize_+0x268>
        {
            return _err7_;
 800506a:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 800506e:	e126      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes7_ * 8U;  // Advance by the size of the nested object.
 8005070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005076:	4413      	add	r3, r2
 8005078:	667b      	str	r3, [r7, #100]	; 0x64
 800507a:	e0f0      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (8U == obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005082:	2b08      	cmp	r3, #8
 8005084:	d11c      	bne.n	80050c0 <uavcan_register_Value_1_0_serialize_+0x2b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes8_ = 257UL;  // Nested object (max) size, in bytes.
 8005086:	f240 1301 	movw	r3, #257	; 0x101
 800508a:	62bb      	str	r3, [r7, #40]	; 0x28
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes8_) <= capacity_bytes);
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 800508c:	68f8      	ldr	r0, [r7, #12]
            &obj->natural64, &buffer[offset_bits / 8U], &_size_bytes8_);
 800508e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005090:	08db      	lsrs	r3, r3, #3
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	4413      	add	r3, r2
 8005096:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800509a:	4619      	mov	r1, r3
 800509c:	f7ff f832 	bl	8004104 <uavcan_primitive_array_Natural64_1_0_serialize_>
 80050a0:	4603      	mov	r3, r0
 80050a2:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
        if (_err8_ < 0)
 80050a6:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	da02      	bge.n	80050b4 <uavcan_register_Value_1_0_serialize_+0x2ac>
        {
            return _err8_;
 80050ae:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 80050b2:	e104      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes8_ * 8U;  // Advance by the size of the nested object.
 80050b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80050ba:	4413      	add	r3, r2
 80050bc:	667b      	str	r3, [r7, #100]	; 0x64
 80050be:	e0ce      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (9U == obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80050c6:	2b09      	cmp	r3, #9
 80050c8:	d11c      	bne.n	8005104 <uavcan_register_Value_1_0_serialize_+0x2fc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes9_ = 257UL;  // Nested object (max) size, in bytes.
 80050ca:	f240 1301 	movw	r3, #257	; 0x101
 80050ce:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes9_) <= capacity_bytes);
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 80050d0:	68f8      	ldr	r0, [r7, #12]
            &obj->natural32, &buffer[offset_bits / 8U], &_size_bytes9_);
 80050d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050d4:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	4413      	add	r3, r2
 80050da:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80050de:	4619      	mov	r1, r3
 80050e0:	f7fe ff32 	bl	8003f48 <uavcan_primitive_array_Natural32_1_0_serialize_>
 80050e4:	4603      	mov	r3, r0
 80050e6:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
        if (_err9_ < 0)
 80050ea:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	da02      	bge.n	80050f8 <uavcan_register_Value_1_0_serialize_+0x2f0>
        {
            return _err9_;
 80050f2:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 80050f6:	e0e2      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes9_ * 8U;  // Advance by the size of the nested object.
 80050f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80050fe:	4413      	add	r3, r2
 8005100:	667b      	str	r3, [r7, #100]	; 0x64
 8005102:	e0ac      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (10U == obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800510a:	2b0a      	cmp	r3, #10
 800510c:	d11c      	bne.n	8005148 <uavcan_register_Value_1_0_serialize_+0x340>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes10_ = 257UL;  // Nested object (max) size, in bytes.
 800510e:	f240 1301 	movw	r3, #257	; 0x101
 8005112:	623b      	str	r3, [r7, #32]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes10_) <= capacity_bytes);
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 8005114:	68f8      	ldr	r0, [r7, #12]
            &obj->natural16, &buffer[offset_bits / 8U], &_size_bytes10_);
 8005116:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005118:	08db      	lsrs	r3, r3, #3
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	4413      	add	r3, r2
 800511e:	f107 0220 	add.w	r2, r7, #32
 8005122:	4619      	mov	r1, r3
 8005124:	f7fe fe32 	bl	8003d8c <uavcan_primitive_array_Natural16_1_0_serialize_>
 8005128:	4603      	mov	r3, r0
 800512a:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
        if (_err10_ < 0)
 800512e:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8005132:	2b00      	cmp	r3, #0
 8005134:	da02      	bge.n	800513c <uavcan_register_Value_1_0_serialize_+0x334>
        {
            return _err10_;
 8005136:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 800513a:	e0c0      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes10_ * 8U;  // Advance by the size of the nested object.
 800513c:	6a3b      	ldr	r3, [r7, #32]
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005142:	4413      	add	r3, r2
 8005144:	667b      	str	r3, [r7, #100]	; 0x64
 8005146:	e08a      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (11U == obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800514e:	2b0b      	cmp	r3, #11
 8005150:	d11c      	bne.n	800518c <uavcan_register_Value_1_0_serialize_+0x384>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes11_ = 258UL;  // Nested object (max) size, in bytes.
 8005152:	f44f 7381 	mov.w	r3, #258	; 0x102
 8005156:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes11_) <= capacity_bytes);
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 8005158:	68f8      	ldr	r0, [r7, #12]
            &obj->natural8, &buffer[offset_bits / 8U], &_size_bytes11_);
 800515a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800515c:	08db      	lsrs	r3, r3, #3
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	4413      	add	r3, r2
 8005162:	f107 021c 	add.w	r2, r7, #28
 8005166:	4619      	mov	r1, r3
 8005168:	f7ff f8aa 	bl	80042c0 <uavcan_primitive_array_Natural8_1_0_serialize_>
 800516c:	4603      	mov	r3, r0
 800516e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
        if (_err11_ < 0)
 8005172:	f997 305c 	ldrsb.w	r3, [r7, #92]	; 0x5c
 8005176:	2b00      	cmp	r3, #0
 8005178:	da02      	bge.n	8005180 <uavcan_register_Value_1_0_serialize_+0x378>
        {
            return _err11_;
 800517a:	f997 305c 	ldrsb.w	r3, [r7, #92]	; 0x5c
 800517e:	e09e      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes11_ * 8U;  // Advance by the size of the nested object.
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	00db      	lsls	r3, r3, #3
 8005184:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005186:	4413      	add	r3, r2
 8005188:	667b      	str	r3, [r7, #100]	; 0x64
 800518a:	e068      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (12U == obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005192:	2b0c      	cmp	r3, #12
 8005194:	d11c      	bne.n	80051d0 <uavcan_register_Value_1_0_serialize_+0x3c8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes12_ = 257UL;  // Nested object (max) size, in bytes.
 8005196:	f240 1301 	movw	r3, #257	; 0x101
 800519a:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes12_) <= capacity_bytes);
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 800519c:	68f8      	ldr	r0, [r7, #12]
            &obj->real64, &buffer[offset_bits / 8U], &_size_bytes12_);
 800519e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051a0:	08db      	lsrs	r3, r3, #3
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 80051a2:	68ba      	ldr	r2, [r7, #8]
 80051a4:	4413      	add	r3, r2
 80051a6:	f107 0218 	add.w	r2, r7, #24
 80051aa:	4619      	mov	r1, r3
 80051ac:	f7ff fb5a 	bl	8004864 <uavcan_primitive_array_Real64_1_0_serialize_>
 80051b0:	4603      	mov	r3, r0
 80051b2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if (_err12_ < 0)
 80051b6:	f997 305d 	ldrsb.w	r3, [r7, #93]	; 0x5d
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	da02      	bge.n	80051c4 <uavcan_register_Value_1_0_serialize_+0x3bc>
        {
            return _err12_;
 80051be:	f997 305d 	ldrsb.w	r3, [r7, #93]	; 0x5d
 80051c2:	e07c      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes12_ * 8U;  // Advance by the size of the nested object.
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	00db      	lsls	r3, r3, #3
 80051c8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80051ca:	4413      	add	r3, r2
 80051cc:	667b      	str	r3, [r7, #100]	; 0x64
 80051ce:	e046      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (13U == obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80051d6:	2b0d      	cmp	r3, #13
 80051d8:	d11c      	bne.n	8005214 <uavcan_register_Value_1_0_serialize_+0x40c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes13_ = 257UL;  // Nested object (max) size, in bytes.
 80051da:	f240 1301 	movw	r3, #257	; 0x101
 80051de:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes13_) <= capacity_bytes);
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 80051e0:	68f8      	ldr	r0, [r7, #12]
            &obj->real32, &buffer[offset_bits / 8U], &_size_bytes13_);
 80051e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051e4:	08db      	lsrs	r3, r3, #3
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 80051e6:	68ba      	ldr	r2, [r7, #8]
 80051e8:	4413      	add	r3, r2
 80051ea:	f107 0214 	add.w	r2, r7, #20
 80051ee:	4619      	mov	r1, r3
 80051f0:	f7ff fa5a 	bl	80046a8 <uavcan_primitive_array_Real32_1_0_serialize_>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
        if (_err13_ < 0)
 80051fa:	f997 305e 	ldrsb.w	r3, [r7, #94]	; 0x5e
 80051fe:	2b00      	cmp	r3, #0
 8005200:	da02      	bge.n	8005208 <uavcan_register_Value_1_0_serialize_+0x400>
        {
            return _err13_;
 8005202:	f997 305e 	ldrsb.w	r3, [r7, #94]	; 0x5e
 8005206:	e05a      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes13_ * 8U;  // Advance by the size of the nested object.
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	00db      	lsls	r3, r3, #3
 800520c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800520e:	4413      	add	r3, r2
 8005210:	667b      	str	r3, [r7, #100]	; 0x64
 8005212:	e024      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (14U == obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800521a:	2b0e      	cmp	r3, #14
 800521c:	d11c      	bne.n	8005258 <uavcan_register_Value_1_0_serialize_+0x450>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes14_ = 257UL;  // Nested object (max) size, in bytes.
 800521e:	f240 1301 	movw	r3, #257	; 0x101
 8005222:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes14_) <= capacity_bytes);
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 8005224:	68f8      	ldr	r0, [r7, #12]
            &obj->real16, &buffer[offset_bits / 8U], &_size_bytes14_);
 8005226:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005228:	08db      	lsrs	r3, r3, #3
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	4413      	add	r3, r2
 800522e:	f107 0210 	add.w	r2, r7, #16
 8005232:	4619      	mov	r1, r3
 8005234:	f7ff f91c 	bl	8004470 <uavcan_primitive_array_Real16_1_0_serialize_>
 8005238:	4603      	mov	r3, r0
 800523a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        if (_err14_ < 0)
 800523e:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8005242:	2b00      	cmp	r3, #0
 8005244:	da02      	bge.n	800524c <uavcan_register_Value_1_0_serialize_+0x444>
        {
            return _err14_;
 8005246:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800524a:	e038      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes14_ * 8U;  // Advance by the size of the nested object.
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005252:	4413      	add	r3, r2
 8005254:	667b      	str	r3, [r7, #100]	; 0x64
 8005256:	e002      	b.n	800525e <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 8005258:	f06f 030a 	mvn.w	r3, #10
 800525c:	e02f      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
    }

    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800525e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005260:	f003 0307 	and.w	r3, r3, #7
 8005264:	2b00      	cmp	r3, #0
 8005266:	d025      	beq.n	80052b4 <uavcan_register_Value_1_0_serialize_+0x4ac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005268:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800526a:	b2db      	uxtb	r3, r3
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	b2db      	uxtb	r3, r3
 8005272:	f1c3 0308 	rsb	r3, r3, #8
 8005276:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err15_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800527a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800527e:	9302      	str	r3, [sp, #8]
 8005280:	f04f 0200 	mov.w	r2, #0
 8005284:	f04f 0300 	mov.w	r3, #0
 8005288:	e9cd 2300 	strd	r2, r3, [sp]
 800528c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800528e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005290:	68b8      	ldr	r0, [r7, #8]
 8005292:	f7fd f939 	bl	8002508 <nunavutSetUxx>
 8005296:	4603      	mov	r3, r0
 8005298:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
        if (_err15_ < 0)
 800529c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	da02      	bge.n	80052aa <uavcan_register_Value_1_0_serialize_+0x4a2>
        {
            return _err15_;
 80052a4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80052a8:	e009      	b.n	80052be <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        offset_bits += _pad0_;
 80052aa:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80052ae:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80052b0:	4413      	add	r3, r2
 80052b2:	667b      	str	r3, [r7, #100]	; 0x64

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2072ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80052b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052b6:	08da      	lsrs	r2, r3, #3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3768      	adds	r7, #104	; 0x68
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
	...

080052c8 <uavcan_register_Value_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_deserialize_(
    uavcan_register_Value_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b09a      	sub	sp, #104	; 0x68
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d009      	beq.n	80052ee <uavcan_register_Value_1_0_deserialize_+0x26>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d006      	beq.n	80052ee <uavcan_register_Value_1_0_deserialize_+0x26>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <uavcan_register_Value_1_0_deserialize_+0x2c>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d002      	beq.n	80052f4 <uavcan_register_Value_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80052ee:	f06f 0301 	mvn.w	r3, #1
 80052f2:	e29b      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
    }
    if (buffer == NULL)
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <uavcan_register_Value_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80052fa:	4bb0      	ldr	r3, [pc, #704]	; (80055bc <uavcan_register_Value_1_0_deserialize_+0x2f4>)
 80052fc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	663b      	str	r3, [r7, #96]	; 0x60
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005304:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	65fb      	str	r3, [r7, #92]	; 0x5c
    size_t offset_bits = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	667b      	str	r3, [r7, #100]	; 0x64

    // Union tag field: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800530e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005310:	3308      	adds	r3, #8
 8005312:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005314:	429a      	cmp	r2, r3
 8005316:	d308      	bcc.n	800532a <uavcan_register_Value_1_0_deserialize_+0x62>
    {
        out_obj->_tag_ = buffer[offset_bits / 8U] & 255U;
 8005318:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800531a:	08db      	lsrs	r3, r3, #3
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	4413      	add	r3, r2
 8005320:	781a      	ldrb	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 8005328:	e003      	b.n	8005332 <uavcan_register_Value_1_0_deserialize_+0x6a>
    }
    else
    {
        out_obj->_tag_ = 0U;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    }
    offset_bits += 8U;
 8005332:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005334:	3308      	adds	r3, #8
 8005336:	667b      	str	r3, [r7, #100]	; 0x64

    if (0U == out_obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800533e:	2b00      	cmp	r3, #0
 8005340:	d123      	bne.n	800538a <uavcan_register_Value_1_0_deserialize_+0xc2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes15_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005342:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005344:	08db      	lsrs	r3, r3, #3
 8005346:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005348:	4618      	mov	r0, r3
 800534a:	f7fc ffcd 	bl	80022e8 <nunavutChooseMin>
 800534e:	4602      	mov	r2, r0
 8005350:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	64bb      	str	r3, [r7, #72]	; 0x48
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 8005356:	68f8      	ldr	r0, [r7, #12]
                &out_obj->empty, &buffer[offset_bits / 8U], &_size_bytes15_);
 8005358:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800535a:	08db      	lsrs	r3, r3, #3
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	4413      	add	r3, r2
 8005360:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005364:	4619      	mov	r1, r3
 8005366:	f7ff fb77 	bl	8004a58 <uavcan_primitive_Empty_1_0_deserialize_>
 800536a:	4603      	mov	r3, r0
 800536c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
            if (_err16_ < 0)
 8005370:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8005374:	2b00      	cmp	r3, #0
 8005376:	da02      	bge.n	800537e <uavcan_register_Value_1_0_deserialize_+0xb6>
            {
                return _err16_;
 8005378:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 800537c:	e256      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes15_ * 8U;  // Advance by the size of the nested serialized representation.
 800537e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005384:	4413      	add	r3, r2
 8005386:	667b      	str	r3, [r7, #100]	; 0x64
 8005388:	e242      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (1U == out_obj->_tag_)  // uavcan.primitive.String.1.0 string
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005390:	2b01      	cmp	r3, #1
 8005392:	d123      	bne.n	80053dc <uavcan_register_Value_1_0_deserialize_+0x114>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes16_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005394:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005396:	08db      	lsrs	r3, r3, #3
 8005398:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800539a:	4618      	mov	r0, r3
 800539c:	f7fc ffa4 	bl	80022e8 <nunavutChooseMin>
 80053a0:	4602      	mov	r2, r0
 80053a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053a4:	1a9b      	subs	r3, r3, r2
 80053a6:	647b      	str	r3, [r7, #68]	; 0x44
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 80053a8:	68f8      	ldr	r0, [r7, #12]
                &out_obj->_string, &buffer[offset_bits / 8U], &_size_bytes16_);
 80053aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053ac:	08db      	lsrs	r3, r3, #3
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	4413      	add	r3, r2
 80053b2:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80053b6:	4619      	mov	r1, r3
 80053b8:	f7ff fbee 	bl	8004b98 <uavcan_primitive_String_1_0_deserialize_>
 80053bc:	4603      	mov	r3, r0
 80053be:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
            if (_err17_ < 0)
 80053c2:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	da02      	bge.n	80053d0 <uavcan_register_Value_1_0_deserialize_+0x108>
            {
                return _err17_;
 80053ca:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 80053ce:	e22d      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes16_ * 8U;  // Advance by the size of the nested serialized representation.
 80053d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053d6:	4413      	add	r3, r2
 80053d8:	667b      	str	r3, [r7, #100]	; 0x64
 80053da:	e219      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (2U == out_obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d123      	bne.n	800542e <uavcan_register_Value_1_0_deserialize_+0x166>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes17_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80053e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053e8:	08db      	lsrs	r3, r3, #3
 80053ea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7fc ff7b 	bl	80022e8 <nunavutChooseMin>
 80053f2:	4602      	mov	r2, r0
 80053f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053f6:	1a9b      	subs	r3, r3, r2
 80053f8:	643b      	str	r3, [r7, #64]	; 0x40
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 80053fa:	68f8      	ldr	r0, [r7, #12]
                &out_obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes17_);
 80053fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053fe:	08db      	lsrs	r3, r3, #3
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	4413      	add	r3, r2
 8005404:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005408:	4619      	mov	r1, r3
 800540a:	f7ff fc9d 	bl	8004d48 <uavcan_primitive_Unstructured_1_0_deserialize_>
 800540e:	4603      	mov	r3, r0
 8005410:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            if (_err18_ < 0)
 8005414:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005418:	2b00      	cmp	r3, #0
 800541a:	da02      	bge.n	8005422 <uavcan_register_Value_1_0_deserialize_+0x15a>
            {
                return _err18_;
 800541c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005420:	e204      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes17_ * 8U;  // Advance by the size of the nested serialized representation.
 8005422:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005428:	4413      	add	r3, r2
 800542a:	667b      	str	r3, [r7, #100]	; 0x64
 800542c:	e1f0      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (3U == out_obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005434:	2b03      	cmp	r3, #3
 8005436:	d123      	bne.n	8005480 <uavcan_register_Value_1_0_deserialize_+0x1b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes18_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005438:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800543a:	08db      	lsrs	r3, r3, #3
 800543c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800543e:	4618      	mov	r0, r3
 8005440:	f7fc ff52 	bl	80022e8 <nunavutChooseMin>
 8005444:	4602      	mov	r2, r0
 8005446:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005448:	1a9b      	subs	r3, r3, r2
 800544a:	63fb      	str	r3, [r7, #60]	; 0x3c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 800544c:	68f8      	ldr	r0, [r7, #12]
                &out_obj->bit, &buffer[offset_bits / 8U], &_size_bytes18_);
 800544e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005450:	08db      	lsrs	r3, r3, #3
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	4413      	add	r3, r2
 8005456:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800545a:	4619      	mov	r1, r3
 800545c:	f7fe f8c6 	bl	80035ec <uavcan_primitive_array_Bit_1_0_deserialize_>
 8005460:	4603      	mov	r3, r0
 8005462:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
            if (_err19_ < 0)
 8005466:	f997 3050 	ldrsb.w	r3, [r7, #80]	; 0x50
 800546a:	2b00      	cmp	r3, #0
 800546c:	da02      	bge.n	8005474 <uavcan_register_Value_1_0_deserialize_+0x1ac>
            {
                return _err19_;
 800546e:	f997 3050 	ldrsb.w	r3, [r7, #80]	; 0x50
 8005472:	e1db      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes18_ * 8U;  // Advance by the size of the nested serialized representation.
 8005474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800547a:	4413      	add	r3, r2
 800547c:	667b      	str	r3, [r7, #100]	; 0x64
 800547e:	e1c7      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (4U == out_obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005486:	2b04      	cmp	r3, #4
 8005488:	d123      	bne.n	80054d2 <uavcan_register_Value_1_0_deserialize_+0x20a>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes19_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800548a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800548c:	08db      	lsrs	r3, r3, #3
 800548e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005490:	4618      	mov	r0, r3
 8005492:	f7fc ff29 	bl	80022e8 <nunavutChooseMin>
 8005496:	4602      	mov	r2, r0
 8005498:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800549a:	1a9b      	subs	r3, r3, r2
 800549c:	63bb      	str	r3, [r7, #56]	; 0x38
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 800549e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer64, &buffer[offset_bits / 8U], &_size_bytes19_);
 80054a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054a2:	08db      	lsrs	r3, r3, #3
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	4413      	add	r3, r2
 80054a8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80054ac:	4619      	mov	r1, r3
 80054ae:	f7fe fb2d 	bl	8003b0c <uavcan_primitive_array_Integer64_1_0_deserialize_>
 80054b2:	4603      	mov	r3, r0
 80054b4:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
            if (_err20_ < 0)
 80054b8:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 80054bc:	2b00      	cmp	r3, #0
 80054be:	da02      	bge.n	80054c6 <uavcan_register_Value_1_0_deserialize_+0x1fe>
            {
                return _err20_;
 80054c0:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 80054c4:	e1b2      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes19_ * 8U;  // Advance by the size of the nested serialized representation.
 80054c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80054cc:	4413      	add	r3, r2
 80054ce:	667b      	str	r3, [r7, #100]	; 0x64
 80054d0:	e19e      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (5U == out_obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80054d8:	2b05      	cmp	r3, #5
 80054da:	d123      	bne.n	8005524 <uavcan_register_Value_1_0_deserialize_+0x25c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes20_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80054dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054de:	08db      	lsrs	r3, r3, #3
 80054e0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7fc ff00 	bl	80022e8 <nunavutChooseMin>
 80054e8:	4602      	mov	r2, r0
 80054ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054ec:	1a9b      	subs	r3, r3, r2
 80054ee:	637b      	str	r3, [r7, #52]	; 0x34
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 80054f0:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer32, &buffer[offset_bits / 8U], &_size_bytes20_);
 80054f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054f4:	08db      	lsrs	r3, r3, #3
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 80054f6:	68ba      	ldr	r2, [r7, #8]
 80054f8:	4413      	add	r3, r2
 80054fa:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80054fe:	4619      	mov	r1, r3
 8005500:	f7fe fa26 	bl	8003950 <uavcan_primitive_array_Integer32_1_0_deserialize_>
 8005504:	4603      	mov	r3, r0
 8005506:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
            if (_err21_ < 0)
 800550a:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 800550e:	2b00      	cmp	r3, #0
 8005510:	da02      	bge.n	8005518 <uavcan_register_Value_1_0_deserialize_+0x250>
            {
                return _err21_;
 8005512:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8005516:	e189      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes20_ * 8U;  // Advance by the size of the nested serialized representation.
 8005518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800551e:	4413      	add	r3, r2
 8005520:	667b      	str	r3, [r7, #100]	; 0x64
 8005522:	e175      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (6U == out_obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800552a:	2b06      	cmp	r3, #6
 800552c:	d123      	bne.n	8005576 <uavcan_register_Value_1_0_deserialize_+0x2ae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes21_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800552e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005530:	08db      	lsrs	r3, r3, #3
 8005532:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005534:	4618      	mov	r0, r3
 8005536:	f7fc fed7 	bl	80022e8 <nunavutChooseMin>
 800553a:	4602      	mov	r2, r0
 800553c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800553e:	1a9b      	subs	r3, r3, r2
 8005540:	633b      	str	r3, [r7, #48]	; 0x30
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 8005542:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer16, &buffer[offset_bits / 8U], &_size_bytes21_);
 8005544:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005546:	08db      	lsrs	r3, r3, #3
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 8005548:	68ba      	ldr	r2, [r7, #8]
 800554a:	4413      	add	r3, r2
 800554c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005550:	4619      	mov	r1, r3
 8005552:	f7fe f91f 	bl	8003794 <uavcan_primitive_array_Integer16_1_0_deserialize_>
 8005556:	4603      	mov	r3, r0
 8005558:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
            if (_err22_ < 0)
 800555c:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8005560:	2b00      	cmp	r3, #0
 8005562:	da02      	bge.n	800556a <uavcan_register_Value_1_0_deserialize_+0x2a2>
            {
                return _err22_;
 8005564:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8005568:	e160      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes21_ * 8U;  // Advance by the size of the nested serialized representation.
 800556a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005570:	4413      	add	r3, r2
 8005572:	667b      	str	r3, [r7, #100]	; 0x64
 8005574:	e14c      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (7U == out_obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800557c:	2b07      	cmp	r3, #7
 800557e:	d125      	bne.n	80055cc <uavcan_register_Value_1_0_deserialize_+0x304>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes22_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005580:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005582:	08db      	lsrs	r3, r3, #3
 8005584:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005586:	4618      	mov	r0, r3
 8005588:	f7fc feae 	bl	80022e8 <nunavutChooseMin>
 800558c:	4602      	mov	r2, r0
 800558e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005590:	1a9b      	subs	r3, r3, r2
 8005592:	62fb      	str	r3, [r7, #44]	; 0x2c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 8005594:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer8, &buffer[offset_bits / 8U], &_size_bytes22_);
 8005596:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005598:	08db      	lsrs	r3, r3, #3
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	4413      	add	r3, r2
 800559e:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80055a2:	4619      	mov	r1, r3
 80055a4:	f7fe fb92 	bl	8003ccc <uavcan_primitive_array_Integer8_1_0_deserialize_>
 80055a8:	4603      	mov	r3, r0
 80055aa:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
            if (_err23_ < 0)
 80055ae:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	da04      	bge.n	80055c0 <uavcan_register_Value_1_0_deserialize_+0x2f8>
            {
                return _err23_;
 80055b6:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 80055ba:	e137      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
 80055bc:	080182a0 	.word	0x080182a0
            }
            offset_bits += _size_bytes22_ * 8U;  // Advance by the size of the nested serialized representation.
 80055c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80055c6:	4413      	add	r3, r2
 80055c8:	667b      	str	r3, [r7, #100]	; 0x64
 80055ca:	e121      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (8U == out_obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80055d2:	2b08      	cmp	r3, #8
 80055d4:	d123      	bne.n	800561e <uavcan_register_Value_1_0_deserialize_+0x356>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes23_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80055d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055d8:	08db      	lsrs	r3, r3, #3
 80055da:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80055dc:	4618      	mov	r0, r3
 80055de:	f7fc fe83 	bl	80022e8 <nunavutChooseMin>
 80055e2:	4602      	mov	r2, r0
 80055e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055e6:	1a9b      	subs	r3, r3, r2
 80055e8:	62bb      	str	r3, [r7, #40]	; 0x28
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 80055ea:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural64, &buffer[offset_bits / 8U], &_size_bytes23_);
 80055ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055ee:	08db      	lsrs	r3, r3, #3
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	4413      	add	r3, r2
 80055f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80055f8:	4619      	mov	r1, r3
 80055fa:	f7fe fdf9 	bl	80041f0 <uavcan_primitive_array_Natural64_1_0_deserialize_>
 80055fe:	4603      	mov	r3, r0
 8005600:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            if (_err24_ < 0)
 8005604:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8005608:	2b00      	cmp	r3, #0
 800560a:	da02      	bge.n	8005612 <uavcan_register_Value_1_0_deserialize_+0x34a>
            {
                return _err24_;
 800560c:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8005610:	e10c      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes23_ * 8U;  // Advance by the size of the nested serialized representation.
 8005612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005614:	00db      	lsls	r3, r3, #3
 8005616:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005618:	4413      	add	r3, r2
 800561a:	667b      	str	r3, [r7, #100]	; 0x64
 800561c:	e0f8      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (9U == out_obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005624:	2b09      	cmp	r3, #9
 8005626:	d123      	bne.n	8005670 <uavcan_register_Value_1_0_deserialize_+0x3a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes24_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005628:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800562a:	08db      	lsrs	r3, r3, #3
 800562c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800562e:	4618      	mov	r0, r3
 8005630:	f7fc fe5a 	bl	80022e8 <nunavutChooseMin>
 8005634:	4602      	mov	r2, r0
 8005636:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005638:	1a9b      	subs	r3, r3, r2
 800563a:	627b      	str	r3, [r7, #36]	; 0x24
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 800563c:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural32, &buffer[offset_bits / 8U], &_size_bytes24_);
 800563e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005640:	08db      	lsrs	r3, r3, #3
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	4413      	add	r3, r2
 8005646:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800564a:	4619      	mov	r1, r3
 800564c:	f7fe fcf2 	bl	8004034 <uavcan_primitive_array_Natural32_1_0_deserialize_>
 8005650:	4603      	mov	r3, r0
 8005652:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
            if (_err25_ < 0)
 8005656:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 800565a:	2b00      	cmp	r3, #0
 800565c:	da02      	bge.n	8005664 <uavcan_register_Value_1_0_deserialize_+0x39c>
            {
                return _err25_;
 800565e:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8005662:	e0e3      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes24_ * 8U;  // Advance by the size of the nested serialized representation.
 8005664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800566a:	4413      	add	r3, r2
 800566c:	667b      	str	r3, [r7, #100]	; 0x64
 800566e:	e0cf      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (10U == out_obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005676:	2b0a      	cmp	r3, #10
 8005678:	d123      	bne.n	80056c2 <uavcan_register_Value_1_0_deserialize_+0x3fa>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes25_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800567a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800567c:	08db      	lsrs	r3, r3, #3
 800567e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005680:	4618      	mov	r0, r3
 8005682:	f7fc fe31 	bl	80022e8 <nunavutChooseMin>
 8005686:	4602      	mov	r2, r0
 8005688:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800568a:	1a9b      	subs	r3, r3, r2
 800568c:	623b      	str	r3, [r7, #32]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 800568e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural16, &buffer[offset_bits / 8U], &_size_bytes25_);
 8005690:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005692:	08db      	lsrs	r3, r3, #3
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	4413      	add	r3, r2
 8005698:	f107 0220 	add.w	r2, r7, #32
 800569c:	4619      	mov	r1, r3
 800569e:	f7fe fbeb 	bl	8003e78 <uavcan_primitive_array_Natural16_1_0_deserialize_>
 80056a2:	4603      	mov	r3, r0
 80056a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
            if (_err26_ < 0)
 80056a8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	da02      	bge.n	80056b6 <uavcan_register_Value_1_0_deserialize_+0x3ee>
            {
                return _err26_;
 80056b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80056b4:	e0ba      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes25_ * 8U;  // Advance by the size of the nested serialized representation.
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80056bc:	4413      	add	r3, r2
 80056be:	667b      	str	r3, [r7, #100]	; 0x64
 80056c0:	e0a6      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (11U == out_obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80056c8:	2b0b      	cmp	r3, #11
 80056ca:	d123      	bne.n	8005714 <uavcan_register_Value_1_0_deserialize_+0x44c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes26_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80056cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056ce:	08db      	lsrs	r3, r3, #3
 80056d0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fc fe08 	bl	80022e8 <nunavutChooseMin>
 80056d8:	4602      	mov	r2, r0
 80056da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056dc:	1a9b      	subs	r3, r3, r2
 80056de:	61fb      	str	r3, [r7, #28]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 80056e0:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural8, &buffer[offset_bits / 8U], &_size_bytes26_);
 80056e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056e4:	08db      	lsrs	r3, r3, #3
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	4413      	add	r3, r2
 80056ea:	f107 021c 	add.w	r2, r7, #28
 80056ee:	4619      	mov	r1, r3
 80056f0:	f7fe fe5e 	bl	80043b0 <uavcan_primitive_array_Natural8_1_0_deserialize_>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
            if (_err27_ < 0)
 80056fa:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 80056fe:	2b00      	cmp	r3, #0
 8005700:	da02      	bge.n	8005708 <uavcan_register_Value_1_0_deserialize_+0x440>
            {
                return _err27_;
 8005702:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 8005706:	e091      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes26_ * 8U;  // Advance by the size of the nested serialized representation.
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800570e:	4413      	add	r3, r2
 8005710:	667b      	str	r3, [r7, #100]	; 0x64
 8005712:	e07d      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (12U == out_obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800571a:	2b0c      	cmp	r3, #12
 800571c:	d123      	bne.n	8005766 <uavcan_register_Value_1_0_deserialize_+0x49e>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes27_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800571e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005720:	08db      	lsrs	r3, r3, #3
 8005722:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005724:	4618      	mov	r0, r3
 8005726:	f7fc fddf 	bl	80022e8 <nunavutChooseMin>
 800572a:	4602      	mov	r2, r0
 800572c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800572e:	1a9b      	subs	r3, r3, r2
 8005730:	61bb      	str	r3, [r7, #24]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 8005732:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real64, &buffer[offset_bits / 8U], &_size_bytes27_);
 8005734:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005736:	08db      	lsrs	r3, r3, #3
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 8005738:	68ba      	ldr	r2, [r7, #8]
 800573a:	4413      	add	r3, r2
 800573c:	f107 0218 	add.w	r2, r7, #24
 8005740:	4619      	mov	r1, r3
 8005742:	f7ff f905 	bl	8004950 <uavcan_primitive_array_Real64_1_0_deserialize_>
 8005746:	4603      	mov	r3, r0
 8005748:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
            if (_err28_ < 0)
 800574c:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 8005750:	2b00      	cmp	r3, #0
 8005752:	da02      	bge.n	800575a <uavcan_register_Value_1_0_deserialize_+0x492>
            {
                return _err28_;
 8005754:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 8005758:	e068      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes27_ * 8U;  // Advance by the size of the nested serialized representation.
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	00db      	lsls	r3, r3, #3
 800575e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005760:	4413      	add	r3, r2
 8005762:	667b      	str	r3, [r7, #100]	; 0x64
 8005764:	e054      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (13U == out_obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800576c:	2b0d      	cmp	r3, #13
 800576e:	d123      	bne.n	80057b8 <uavcan_register_Value_1_0_deserialize_+0x4f0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes28_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005770:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005772:	08db      	lsrs	r3, r3, #3
 8005774:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005776:	4618      	mov	r0, r3
 8005778:	f7fc fdb6 	bl	80022e8 <nunavutChooseMin>
 800577c:	4602      	mov	r2, r0
 800577e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005780:	1a9b      	subs	r3, r3, r2
 8005782:	617b      	str	r3, [r7, #20]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 8005784:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real32, &buffer[offset_bits / 8U], &_size_bytes28_);
 8005786:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005788:	08db      	lsrs	r3, r3, #3
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	4413      	add	r3, r2
 800578e:	f107 0214 	add.w	r2, r7, #20
 8005792:	4619      	mov	r1, r3
 8005794:	f7fe fffe 	bl	8004794 <uavcan_primitive_array_Real32_1_0_deserialize_>
 8005798:	4603      	mov	r3, r0
 800579a:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
            if (_err29_ < 0)
 800579e:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	da02      	bge.n	80057ac <uavcan_register_Value_1_0_deserialize_+0x4e4>
            {
                return _err29_;
 80057a6:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 80057aa:	e03f      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes28_ * 8U;  // Advance by the size of the nested serialized representation.
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80057b2:	4413      	add	r3, r2
 80057b4:	667b      	str	r3, [r7, #100]	; 0x64
 80057b6:	e02b      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (14U == out_obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80057be:	2b0e      	cmp	r3, #14
 80057c0:	d123      	bne.n	800580a <uavcan_register_Value_1_0_deserialize_+0x542>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes29_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80057c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80057c4:	08db      	lsrs	r3, r3, #3
 80057c6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7fc fd8d 	bl	80022e8 <nunavutChooseMin>
 80057ce:	4602      	mov	r2, r0
 80057d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80057d2:	1a9b      	subs	r3, r3, r2
 80057d4:	613b      	str	r3, [r7, #16]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 80057d6:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real16, &buffer[offset_bits / 8U], &_size_bytes29_);
 80057d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80057da:	08db      	lsrs	r3, r3, #3
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 80057dc:	68ba      	ldr	r2, [r7, #8]
 80057de:	4413      	add	r3, r2
 80057e0:	f107 0210 	add.w	r2, r7, #16
 80057e4:	4619      	mov	r1, r3
 80057e6:	f7fe feed 	bl	80045c4 <uavcan_primitive_array_Real16_1_0_deserialize_>
 80057ea:	4603      	mov	r3, r0
 80057ec:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            if (_err30_ < 0)
 80057f0:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	da02      	bge.n	80057fe <uavcan_register_Value_1_0_deserialize_+0x536>
            {
                return _err30_;
 80057f8:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 80057fc:	e016      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes29_ * 8U;  // Advance by the size of the nested serialized representation.
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	00db      	lsls	r3, r3, #3
 8005802:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005804:	4413      	add	r3, r2
 8005806:	667b      	str	r3, [r7, #100]	; 0x64
 8005808:	e002      	b.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 800580a:	f06f 030a 	mvn.w	r3, #10
 800580e:	e00d      	b.n	800582c <uavcan_register_Value_1_0_deserialize_+0x564>
    }

    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005810:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005812:	3307      	adds	r3, #7
 8005814:	f023 0307 	bic.w	r3, r3, #7
 8005818:	667b      	str	r3, [r7, #100]	; 0x64
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800581a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800581c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800581e:	f7fc fd63 	bl	80022e8 <nunavutChooseMin>
 8005822:	4603      	mov	r3, r0
 8005824:	08da      	lsrs	r2, r3, #3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3768      	adds	r7, #104	; 0x68
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_time_SynchronizedTimestamp_1_0_serialize_(
    const uavcan_time_SynchronizedTimestamp_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b08c      	sub	sp, #48	; 0x30
 8005838:	af04      	add	r7, sp, #16
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d102      	bne.n	8005858 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005852:	f06f 0301 	mvn.w	r3, #1
 8005856:	e043      	b.n	80058e0 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	00db      	lsls	r3, r3, #3
 8005862:	2b37      	cmp	r3, #55	; 0x37
 8005864:	d802      	bhi.n	800586c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005866:	f06f 0302 	mvn.w	r3, #2
 800586a:	e039      	b.n	80058e0 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800586c:	2300      	movs	r3, #0
 800586e:	61fb      	str	r3, [r7, #28]


    {   // truncated uint56 microsecond
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        (void) memmove(&buffer[offset_bits / 8U], &obj->microsecond, 7U);
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	08db      	lsrs	r3, r3, #3
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	4413      	add	r3, r2
 8005878:	68f9      	ldr	r1, [r7, #12]
 800587a:	2207      	movs	r2, #7
 800587c:	4618      	mov	r0, r3
 800587e:	f00e fc7e 	bl	801417e <memmove>
        offset_bits += 56U;
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	3338      	adds	r3, #56	; 0x38
 8005886:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	f003 0307 	and.w	r3, r3, #7
 800588e:	2b00      	cmp	r3, #0
 8005890:	d021      	beq.n	80058d6 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xa2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f003 0307 	and.w	r3, r3, #7
 800589a:	b2db      	uxtb	r3, r3
 800589c:	f1c3 0308 	rsb	r3, r3, #8
 80058a0:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80058a2:	7dfb      	ldrb	r3, [r7, #23]
 80058a4:	9302      	str	r3, [sp, #8]
 80058a6:	f04f 0200 	mov.w	r2, #0
 80058aa:	f04f 0300 	mov.w	r3, #0
 80058ae:	e9cd 2300 	strd	r2, r3, [sp]
 80058b2:	69fa      	ldr	r2, [r7, #28]
 80058b4:	69b9      	ldr	r1, [r7, #24]
 80058b6:	68b8      	ldr	r0, [r7, #8]
 80058b8:	f7fc fe26 	bl	8002508 <nunavutSetUxx>
 80058bc:	4603      	mov	r3, r0
 80058be:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80058c0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	da02      	bge.n	80058ce <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x9a>
        {
            return _err0_;
 80058c8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80058cc:	e008      	b.n	80058e0 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
        }
        offset_bits += _pad0_;
 80058ce:	7dfb      	ldrb	r3, [r7, #23]
 80058d0:	69fa      	ldr	r2, [r7, #28]
 80058d2:	4413      	add	r3, r2
 80058d4:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	08da      	lsrs	r2, r3, #3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3720      	adds	r7, #32
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <uavcan_register_Access_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Request_1_0_deserialize_(
    uavcan_register_Access_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b08a      	sub	sp, #40	; 0x28
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d009      	beq.n	800590e <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d006      	beq.n	800590e <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d106      	bne.n	8005914 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d002      	beq.n	8005914 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800590e:	f06f 0301 	mvn.w	r3, #1
 8005912:	e065      	b.n	80059e0 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
    }
    if (buffer == NULL)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <uavcan_register_Access_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800591a:	4b33      	ldr	r3, [pc, #204]	; (80059e8 <uavcan_register_Access_Request_1_0_deserialize_+0x100>)
 800591c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	627b      	str	r3, [r7, #36]	; 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 800592a:	2300      	movs	r3, #0
 800592c:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Name.1.0 name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	08db      	lsrs	r3, r3, #3
 8005932:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005934:	4618      	mov	r0, r3
 8005936:	f7fc fcd7 	bl	80022e8 <nunavutChooseMin>
 800593a:	4602      	mov	r2, r0
 800593c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593e:	1a9b      	subs	r3, r3, r2
 8005940:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 8005942:	68f8      	ldr	r0, [r7, #12]
            &out_obj->name, &buffer[offset_bits / 8U], &_size_bytes2_);
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	08db      	lsrs	r3, r3, #3
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	4413      	add	r3, r2
 800594c:	f107 0214 	add.w	r2, r7, #20
 8005950:	4619      	mov	r1, r3
 8005952:	f7fd fd6d 	bl	8003430 <uavcan_register_Name_1_0_deserialize_>
 8005956:	4603      	mov	r3, r0
 8005958:	76fb      	strb	r3, [r7, #27]
        if (_err4_ < 0)
 800595a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800595e:	2b00      	cmp	r3, #0
 8005960:	da02      	bge.n	8005968 <uavcan_register_Access_Request_1_0_deserialize_+0x80>
        {
            return _err4_;
 8005962:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005966:	e03b      	b.n	80059e0 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	00db      	lsls	r3, r3, #3
 800596c:	69fa      	ldr	r2, [r7, #28]
 800596e:	4413      	add	r3, r2
 8005970:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	3307      	adds	r3, #7
 8005976:	f023 0307 	bic.w	r3, r3, #7
 800597a:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Value.1.0 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	08db      	lsrs	r3, r3, #3
 8005980:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005982:	4618      	mov	r0, r3
 8005984:	f7fc fcb0 	bl	80022e8 <nunavutChooseMin>
 8005988:	4602      	mov	r2, r0
 800598a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f503 7084 	add.w	r0, r3, #264	; 0x108
            &out_obj->value, &buffer[offset_bits / 8U], &_size_bytes3_);
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 800599a:	68ba      	ldr	r2, [r7, #8]
 800599c:	4413      	add	r3, r2
 800599e:	f107 0210 	add.w	r2, r7, #16
 80059a2:	4619      	mov	r1, r3
 80059a4:	f7ff fc90 	bl	80052c8 <uavcan_register_Value_1_0_deserialize_>
 80059a8:	4603      	mov	r3, r0
 80059aa:	76bb      	strb	r3, [r7, #26]
        if (_err5_ < 0)
 80059ac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	da02      	bge.n	80059ba <uavcan_register_Access_Request_1_0_deserialize_+0xd2>
        {
            return _err5_;
 80059b4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80059b8:	e012      	b.n	80059e0 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	69fa      	ldr	r2, [r7, #28]
 80059c0:	4413      	add	r3, r2
 80059c2:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	3307      	adds	r3, #7
 80059c8:	f023 0307 	bic.w	r3, r3, #7
 80059cc:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80059ce:	6a39      	ldr	r1, [r7, #32]
 80059d0:	69f8      	ldr	r0, [r7, #28]
 80059d2:	f7fc fc89 	bl	80022e8 <nunavutChooseMin>
 80059d6:	4603      	mov	r3, r0
 80059d8:	08da      	lsrs	r2, r3, #3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3728      	adds	r7, #40	; 0x28
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	080182a0 	.word	0x080182a0

080059ec <uavcan_register_Access_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Response_1_0_serialize_(
    const uavcan_register_Access_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b08e      	sub	sp, #56	; 0x38
 80059f0:	af04      	add	r7, sp, #16
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d005      	beq.n	8005a0a <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d002      	beq.n	8005a0a <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d102      	bne.n	8005a10 <uavcan_register_Access_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005a0a:	f06f 0301 	mvn.w	r3, #1
 8005a0e:	e0f0      	b.n	8005bf2 <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 2136UL)
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	00db      	lsls	r3, r3, #3
 8005a1a:	f640 0257 	movw	r2, #2135	; 0x857
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d802      	bhi.n	8005a28 <uavcan_register_Access_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005a22:	f06f 0302 	mvn.w	r3, #2
 8005a26:	e0e4      	b.n	8005bf2 <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.time.SynchronizedTimestamp.1.0 timestamp
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 7UL;  // Nested object (max) size, in bytes.
 8005a2c:	2307      	movs	r3, #7
 8005a2e:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 8005a30:	68f8      	ldr	r0, [r7, #12]
            &obj->timestamp, &buffer[offset_bits / 8U], &_size_bytes4_);
 8005a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a34:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	4413      	add	r3, r2
 8005a3a:	f107 0214 	add.w	r2, r7, #20
 8005a3e:	4619      	mov	r1, r3
 8005a40:	f7ff fef8 	bl	8005834 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>
 8005a44:	4603      	mov	r3, r0
 8005a46:	77fb      	strb	r3, [r7, #31]
        if (_err6_ < 0)
 8005a48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	da02      	bge.n	8005a56 <uavcan_register_Access_Response_1_0_serialize_+0x6a>
        {
            return _err6_;
 8005a50:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005a54:	e0cd      	b.n	8005bf2 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) == 56ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	00db      	lsls	r3, r3, #3
 8005a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a5c:	4413      	add	r3, r2
 8005a5e:	627b      	str	r3, [r7, #36]	; 0x24


    {   // saturated bool mutable
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        buffer[offset_bits / 8U] = obj->_mutable ? 1U : 0U;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	7a1b      	ldrb	r3, [r3, #8]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <uavcan_register_Access_Response_1_0_serialize_+0x80>
 8005a68:	2101      	movs	r1, #1
 8005a6a:	e000      	b.n	8005a6e <uavcan_register_Access_Response_1_0_serialize_+0x82>
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a70:	08db      	lsrs	r3, r3, #3
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	4413      	add	r3, r2
 8005a76:	460a      	mov	r2, r1
 8005a78:	701a      	strb	r2, [r3, #0]
        offset_bits += 1U;
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	627b      	str	r3, [r7, #36]	; 0x24



    {   // saturated bool persistent
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        if (obj->persistent)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	7a5b      	ldrb	r3, [r3, #9]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d013      	beq.n	8005ab0 <uavcan_register_Access_Response_1_0_serialize_+0xc4>
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] | (1U << (offset_bits % 8U)));
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	08db      	lsrs	r3, r3, #3
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	4413      	add	r3, r2
 8005a90:	7819      	ldrb	r1, [r3, #0]
 8005a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a94:	f003 0307 	and.w	r3, r3, #7
 8005a98:	2201      	movs	r2, #1
 8005a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	08db      	lsrs	r3, r3, #3
 8005aa4:	68b8      	ldr	r0, [r7, #8]
 8005aa6:	4403      	add	r3, r0
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	b2d2      	uxtb	r2, r2
 8005aac:	701a      	strb	r2, [r3, #0]
 8005aae:	e014      	b.n	8005ada <uavcan_register_Access_Response_1_0_serialize_+0xee>
        }
        else
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] & ~(1U << (offset_bits % 8U)));
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab2:	08db      	lsrs	r3, r3, #3
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	7819      	ldrb	r1, [r3, #0]
 8005aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abc:	f003 0307 	and.w	r3, r3, #7
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	43db      	mvns	r3, r3
 8005aca:	b2da      	uxtb	r2, r3
 8005acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ace:	08db      	lsrs	r3, r3, #3
 8005ad0:	68b8      	ldr	r0, [r7, #8]
 8005ad2:	4403      	add	r3, r0
 8005ad4:	400a      	ands	r2, r1
 8005ad6:	b2d2      	uxtb	r2, r2
 8005ad8:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 1U;
 8005ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005adc:	3301      	adds	r3, #1
 8005ade:	627b      	str	r3, [r7, #36]	; 0x24



    {   // void6
        NUNAVUT_ASSERT((offset_bits + 6ULL) <= (capacity_bytes * 8U));
        const int8_t _err7_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, 6U);  // Optimize?
 8005ae0:	2306      	movs	r3, #6
 8005ae2:	9302      	str	r3, [sp, #8]
 8005ae4:	f04f 0200 	mov.w	r2, #0
 8005ae8:	f04f 0300 	mov.w	r3, #0
 8005aec:	e9cd 2300 	strd	r2, r3, [sp]
 8005af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005af2:	6a39      	ldr	r1, [r7, #32]
 8005af4:	68b8      	ldr	r0, [r7, #8]
 8005af6:	f7fc fd07 	bl	8002508 <nunavutSetUxx>
 8005afa:	4603      	mov	r3, r0
 8005afc:	77bb      	strb	r3, [r7, #30]
        if (_err7_ < 0)
 8005afe:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	da02      	bge.n	8005b0c <uavcan_register_Access_Response_1_0_serialize_+0x120>
        {
            return _err7_;
 8005b06:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005b0a:	e072      	b.n	8005bf2 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += 6UL;
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0e:	3306      	adds	r3, #6
 8005b10:	627b      	str	r3, [r7, #36]	; 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b14:	f003 0307 	and.w	r3, r3, #7
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d021      	beq.n	8005b60 <uavcan_register_Access_Response_1_0_serialize_+0x174>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8005b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	f003 0307 	and.w	r3, r3, #7
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	f1c3 0308 	rsb	r3, r3, #8
 8005b2a:	777b      	strb	r3, [r7, #29]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err8_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8005b2c:	7f7b      	ldrb	r3, [r7, #29]
 8005b2e:	9302      	str	r3, [sp, #8]
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	f04f 0300 	mov.w	r3, #0
 8005b38:	e9cd 2300 	strd	r2, r3, [sp]
 8005b3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b3e:	6a39      	ldr	r1, [r7, #32]
 8005b40:	68b8      	ldr	r0, [r7, #8]
 8005b42:	f7fc fce1 	bl	8002508 <nunavutSetUxx>
 8005b46:	4603      	mov	r3, r0
 8005b48:	773b      	strb	r3, [r7, #28]
        if (_err8_ < 0)
 8005b4a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	da02      	bge.n	8005b58 <uavcan_register_Access_Response_1_0_serialize_+0x16c>
        {
            return _err8_;
 8005b52:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005b56:	e04c      	b.n	8005bf2 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad2_;
 8005b58:	7f7b      	ldrb	r3, [r7, #29]
 8005b5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b5c:	4413      	add	r3, r2
 8005b5e:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.register.Value.1.0 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2072ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 259UL;  // Nested object (max) size, in bytes.
 8005b60:	f240 1303 	movw	r3, #259	; 0x103
 8005b64:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f103 0010 	add.w	r0, r3, #16
            &obj->value, &buffer[offset_bits / 8U], &_size_bytes5_);
 8005b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6e:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	4413      	add	r3, r2
 8005b74:	f107 0210 	add.w	r2, r7, #16
 8005b78:	4619      	mov	r1, r3
 8005b7a:	f7ff f945 	bl	8004e08 <uavcan_register_Value_1_0_serialize_>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	76fb      	strb	r3, [r7, #27]
        if (_err9_ < 0)
 8005b82:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	da02      	bge.n	8005b90 <uavcan_register_Access_Response_1_0_serialize_+0x1a4>
        {
            return _err9_;
 8005b8a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005b8e:	e030      	b.n	8005bf2 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2072ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	00db      	lsls	r3, r3, #3
 8005b94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b96:	4413      	add	r3, r2
 8005b98:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d021      	beq.n	8005be8 <uavcan_register_Access_Response_1_0_serialize_+0x1fc>
    {
        const uint8_t _pad3_ = (uint8_t)(8U - offset_bits % 8U);
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	f1c3 0308 	rsb	r3, r3, #8
 8005bb2:	76bb      	strb	r3, [r7, #26]
        NUNAVUT_ASSERT(_pad3_ > 0);
        const int8_t _err10_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad3_);  // Optimize?
 8005bb4:	7ebb      	ldrb	r3, [r7, #26]
 8005bb6:	9302      	str	r3, [sp, #8]
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	f04f 0300 	mov.w	r3, #0
 8005bc0:	e9cd 2300 	strd	r2, r3, [sp]
 8005bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bc6:	6a39      	ldr	r1, [r7, #32]
 8005bc8:	68b8      	ldr	r0, [r7, #8]
 8005bca:	f7fc fc9d 	bl	8002508 <nunavutSetUxx>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	767b      	strb	r3, [r7, #25]
        if (_err10_ < 0)
 8005bd2:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	da02      	bge.n	8005be0 <uavcan_register_Access_Response_1_0_serialize_+0x1f4>
        {
            return _err10_;
 8005bda:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005bde:	e008      	b.n	8005bf2 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad3_;
 8005be0:	7ebb      	ldrb	r3, [r7, #26]
 8005be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005be4:	4413      	add	r3, r2
 8005be6:	627b      	str	r3, [r7, #36]	; 0x24

    NUNAVUT_ASSERT(offset_bits >= 72ULL);
    NUNAVUT_ASSERT(offset_bits <= 2136ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bea:	08da      	lsrs	r2, r3, #3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3728      	adds	r7, #40	; 0x28
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <uavcan_node_Version_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Version_1_0_serialize_(
    const uavcan_node_Version_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b08c      	sub	sp, #48	; 0x30
 8005bfe:	af04      	add	r7, sp, #16
 8005c00:	60f8      	str	r0, [r7, #12]
 8005c02:	60b9      	str	r1, [r7, #8]
 8005c04:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d005      	beq.n	8005c18 <uavcan_node_Version_1_0_serialize_+0x1e>
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d002      	beq.n	8005c18 <uavcan_node_Version_1_0_serialize_+0x1e>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d102      	bne.n	8005c1e <uavcan_node_Version_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005c18:	f06f 0301 	mvn.w	r3, #1
 8005c1c:	e04b      	b.n	8005cb6 <uavcan_node_Version_1_0_serialize_+0xbc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 16UL)
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	00db      	lsls	r3, r3, #3
 8005c28:	2b0f      	cmp	r3, #15
 8005c2a:	d802      	bhi.n	8005c32 <uavcan_node_Version_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005c2c:	f06f 0302 	mvn.w	r3, #2
 8005c30:	e041      	b.n	8005cb6 <uavcan_node_Version_1_0_serialize_+0xbc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005c32:	2300      	movs	r3, #0
 8005c34:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 major
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->major);  // C std, 6.3.1.3 Signed and unsigned integers
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	08db      	lsrs	r3, r3, #3
 8005c3a:	68ba      	ldr	r2, [r7, #8]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	7812      	ldrb	r2, [r2, #0]
 8005c42:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	3308      	adds	r3, #8
 8005c48:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 minor
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->minor);  // C std, 6.3.1.3 Signed and unsigned integers
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	08db      	lsrs	r3, r3, #3
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	4413      	add	r3, r2
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	7852      	ldrb	r2, [r2, #1]
 8005c56:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	3308      	adds	r3, #8
 8005c5c:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	f003 0307 	and.w	r3, r3, #7
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d021      	beq.n	8005cac <uavcan_node_Version_1_0_serialize_+0xb2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	f1c3 0308 	rsb	r3, r3, #8
 8005c76:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005c78:	7dfb      	ldrb	r3, [r7, #23]
 8005c7a:	9302      	str	r3, [sp, #8]
 8005c7c:	f04f 0200 	mov.w	r2, #0
 8005c80:	f04f 0300 	mov.w	r3, #0
 8005c84:	e9cd 2300 	strd	r2, r3, [sp]
 8005c88:	69fa      	ldr	r2, [r7, #28]
 8005c8a:	69b9      	ldr	r1, [r7, #24]
 8005c8c:	68b8      	ldr	r0, [r7, #8]
 8005c8e:	f7fc fc3b 	bl	8002508 <nunavutSetUxx>
 8005c92:	4603      	mov	r3, r0
 8005c94:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8005c96:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	da02      	bge.n	8005ca4 <uavcan_node_Version_1_0_serialize_+0xaa>
        {
            return _err0_;
 8005c9e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005ca2:	e008      	b.n	8005cb6 <uavcan_node_Version_1_0_serialize_+0xbc>
        }
        offset_bits += _pad0_;
 8005ca4:	7dfb      	ldrb	r3, [r7, #23]
 8005ca6:	69fa      	ldr	r2, [r7, #28]
 8005ca8:	4413      	add	r3, r2
 8005caa:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 16ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	08da      	lsrs	r2, r3, #3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3720      	adds	r7, #32
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
	...

08005cc0 <uavcan_node_GetInfo_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Request_1_0_deserialize_(
    uavcan_node_GetInfo_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d009      	beq.n	8005ce6 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d006      	beq.n	8005ce6 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d106      	bne.n	8005cec <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d002      	beq.n	8005cec <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005ce6:	f06f 0301 	mvn.w	r3, #1
 8005cea:	e008      	b.n	8005cfe <uavcan_node_GetInfo_Request_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005cf2:	4b06      	ldr	r3, [pc, #24]	; (8005d0c <uavcan_node_GetInfo_Request_1_0_deserialize_+0x4c>)
 8005cf4:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	080182a0 	.word	0x080182a0

08005d10 <uavcan_node_GetInfo_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Response_1_0_serialize_(
    const uavcan_node_GetInfo_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b090      	sub	sp, #64	; 0x40
 8005d14:	af04      	add	r7, sp, #16
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d002      	beq.n	8005d2e <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d102      	bne.n	8005d34 <uavcan_node_GetInfo_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005d2e:	f06f 0301 	mvn.w	r3, #1
 8005d32:	e16b      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	62bb      	str	r3, [r7, #40]	; 0x28
    if ((8U * (size_t) capacity_bytes) < 2504UL)
 8005d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d3c:	00db      	lsls	r3, r3, #3
 8005d3e:	f640 12c7 	movw	r2, #2503	; 0x9c7
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d802      	bhi.n	8005d4c <uavcan_node_GetInfo_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005d46:	f06f 0302 	mvn.w	r3, #2
 8005d4a:	e15f      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.node.Version.1.0 protocol_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 2UL;  // Nested object (max) size, in bytes.
 8005d50:	2302      	movs	r3, #2
 8005d52:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005d54:	68f8      	ldr	r0, [r7, #12]
            &obj->protocol_version, &buffer[offset_bits / 8U], &_size_bytes0_);
 8005d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d58:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	4413      	add	r3, r2
 8005d5e:	f107 0218 	add.w	r2, r7, #24
 8005d62:	4619      	mov	r1, r3
 8005d64:	f7ff ff49 	bl	8005bfa <uavcan_node_Version_1_0_serialize_>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (_err0_ < 0)
 8005d6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	da02      	bge.n	8005d7c <uavcan_node_GetInfo_Response_1_0_serialize_+0x6c>
        {
            return _err0_;
 8005d76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005d7a:	e147      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 16ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	00db      	lsls	r3, r3, #3
 8005d80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d82:	4413      	add	r3, r2
 8005d84:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d025      	beq.n	8005ddc <uavcan_node_GetInfo_Response_1_0_serialize_+0xcc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	f003 0307 	and.w	r3, r3, #7
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	f1c3 0308 	rsb	r3, r3, #8
 8005d9e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005da2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005da6:	9302      	str	r3, [sp, #8]
 8005da8:	f04f 0200 	mov.w	r2, #0
 8005dac:	f04f 0300 	mov.w	r3, #0
 8005db0:	e9cd 2300 	strd	r2, r3, [sp]
 8005db4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005db6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005db8:	68b8      	ldr	r0, [r7, #8]
 8005dba:	f7fc fba5 	bl	8002508 <nunavutSetUxx>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (_err1_ < 0)
 8005dc4:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	da02      	bge.n	8005dd2 <uavcan_node_GetInfo_Response_1_0_serialize_+0xc2>
        {
            return _err1_;
 8005dcc:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8005dd0:	e11c      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad0_;
 8005dd2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005dd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dd8:	4413      	add	r3, r2
 8005dda:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.node.Version.1.0 hardware_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 2UL;  // Nested object (max) size, in bytes.
 8005ddc:	2302      	movs	r3, #2
 8005dde:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	1c98      	adds	r0, r3, #2
            &obj->hardware_version, &buffer[offset_bits / 8U], &_size_bytes1_);
 8005de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de6:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	4413      	add	r3, r2
 8005dec:	f107 0214 	add.w	r2, r7, #20
 8005df0:	4619      	mov	r1, r3
 8005df2:	f7ff ff02 	bl	8005bfa <uavcan_node_Version_1_0_serialize_>
 8005df6:	4603      	mov	r3, r0
 8005df8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (_err2_ < 0)
 8005dfc:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	da02      	bge.n	8005e0a <uavcan_node_GetInfo_Response_1_0_serialize_+0xfa>
        {
            return _err2_;
 8005e04:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8005e08:	e100      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 16ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	00db      	lsls	r3, r3, #3
 8005e0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e10:	4413      	add	r3, r2
 8005e12:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e16:	f003 0307 	and.w	r3, r3, #7
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d025      	beq.n	8005e6a <uavcan_node_GetInfo_Response_1_0_serialize_+0x15a>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8005e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0307 	and.w	r3, r3, #7
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	f1c3 0308 	rsb	r3, r3, #8
 8005e2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8005e30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e34:	9302      	str	r3, [sp, #8]
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	e9cd 2300 	strd	r2, r3, [sp]
 8005e42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e46:	68b8      	ldr	r0, [r7, #8]
 8005e48:	f7fc fb5e 	bl	8002508 <nunavutSetUxx>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        if (_err3_ < 0)
 8005e52:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	da02      	bge.n	8005e60 <uavcan_node_GetInfo_Response_1_0_serialize_+0x150>
        {
            return _err3_;
 8005e5a:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8005e5e:	e0d5      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad1_;
 8005e60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e66:	4413      	add	r3, r2
 8005e68:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.node.Version.1.0 software_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 2UL;  // Nested object (max) size, in bytes.
 8005e6a:	2302      	movs	r3, #2
 8005e6c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	1d18      	adds	r0, r3, #4
            &obj->software_version, &buffer[offset_bits / 8U], &_size_bytes2_);
 8005e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e74:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 8005e76:	68ba      	ldr	r2, [r7, #8]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f107 0210 	add.w	r2, r7, #16
 8005e7e:	4619      	mov	r1, r3
 8005e80:	f7ff febb 	bl	8005bfa <uavcan_node_Version_1_0_serialize_>
 8005e84:	4603      	mov	r3, r0
 8005e86:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        if (_err4_ < 0)
 8005e8a:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	da02      	bge.n	8005e98 <uavcan_node_GetInfo_Response_1_0_serialize_+0x188>
        {
            return _err4_;
 8005e92:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8005e96:	e0b9      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 16ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e9e:	4413      	add	r3, r2
 8005ea0:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // saturated uint64 software_vcs_revision_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 64ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->software_vcs_revision_id, 8U);
 8005ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ea4:	08db      	lsrs	r3, r3, #3
 8005ea6:	68ba      	ldr	r2, [r7, #8]
 8005ea8:	18d0      	adds	r0, r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	3308      	adds	r3, #8
 8005eae:	2208      	movs	r2, #8
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	f00e f964 	bl	801417e <memmove>
        offset_bits += 64U;
 8005eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb8:	3340      	adds	r3, #64	; 0x40
 8005eba:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // saturated uint8[16] unique_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 16UL * 8U, &obj->unique_id[0], 0U);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	3310      	adds	r3, #16
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	9200      	str	r2, [sp, #0]
 8005ec4:	2280      	movs	r2, #128	; 0x80
 8005ec6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ec8:	68b8      	ldr	r0, [r7, #8]
 8005eca:	f7fc fa39 	bl	8002340 <nunavutCopyBits>
        offset_bits += 16UL * 8U;
 8005ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed0:	3380      	adds	r3, #128	; 0x80
 8005ed2:	62fb      	str	r3, [r7, #44]	; 0x2c


    {   // saturated uint8[<=50] name
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 408ULL) <= (capacity_bytes * 8U));
        if (obj->name.count > 50)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ed8:	2b32      	cmp	r3, #50	; 0x32
 8005eda:	d902      	bls.n	8005ee2 <uavcan_node_GetInfo_Response_1_0_serialize_+0x1d2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005edc:	f06f 0309 	mvn.w	r3, #9
 8005ee0:	e094      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->name.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee8:	08db      	lsrs	r3, r3, #3
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	4413      	add	r3, r2
 8005eee:	b2ca      	uxtb	r2, r1
 8005ef0:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef4:	3308      	adds	r3, #8
 8005ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->name.count * 8U, &obj->name.elements[0], 0U);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005efc:	00da      	lsls	r2, r3, #3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3320      	adds	r3, #32
 8005f02:	2100      	movs	r1, #0
 8005f04:	9100      	str	r1, [sp, #0]
 8005f06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f08:	68b8      	ldr	r0, [r7, #8]
 8005f0a:	f7fc fa19 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->name.count * 8U;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f12:	00db      	lsls	r3, r3, #3
 8005f14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f16:	4413      	add	r3, r2
 8005f18:	62fb      	str	r3, [r7, #44]	; 0x2c


    {   // saturated uint64[<=1] software_image_crc
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 72ULL) <= (capacity_bytes * 8U));
        if (obj->software_image_crc.count > 1)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d902      	bls.n	8005f28 <uavcan_node_GetInfo_Response_1_0_serialize_+0x218>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005f22:	f06f 0309 	mvn.w	r3, #9
 8005f26:	e071      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->software_image_crc.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8005f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2e:	08db      	lsrs	r3, r3, #3
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	4413      	add	r3, r2
 8005f34:	b2ca      	uxtb	r2, r1
 8005f36:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f3a:	3308      	adds	r3, #8
 8005f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->software_image_crc.count * 64UL, &obj->software_image_crc.elements[0], 0U);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f42:	019a      	lsls	r2, r3, #6
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	3358      	adds	r3, #88	; 0x58
 8005f48:	2100      	movs	r1, #0
 8005f4a:	9100      	str	r1, [sp, #0]
 8005f4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f4e:	68b8      	ldr	r0, [r7, #8]
 8005f50:	f7fc f9f6 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->software_image_crc.count * 64UL;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f58:	019b      	lsls	r3, r3, #6
 8005f5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f5c:	4413      	add	r3, r2
 8005f5e:	62fb      	str	r3, [r7, #44]	; 0x2c


    {   // saturated uint8[<=222] certificate_of_authenticity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1784ULL) <= (capacity_bytes * 8U));
        if (obj->certificate_of_authenticity.count > 222)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f66:	2bde      	cmp	r3, #222	; 0xde
 8005f68:	d902      	bls.n	8005f70 <uavcan_node_GetInfo_Response_1_0_serialize_+0x260>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005f6a:	f06f 0309 	mvn.w	r3, #9
 8005f6e:	e04d      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->certificate_of_authenticity.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f8d3 1148 	ldr.w	r1, [r3, #328]	; 0x148
 8005f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f78:	08db      	lsrs	r3, r3, #3
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	b2ca      	uxtb	r2, r1
 8005f80:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f84:	3308      	adds	r3, #8
 8005f86:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->certificate_of_authenticity.count * 8U, &obj->certificate_of_authenticity.elements[0], 0U);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f8e:	00da      	lsls	r2, r3, #3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	3368      	adds	r3, #104	; 0x68
 8005f94:	2100      	movs	r1, #0
 8005f96:	9100      	str	r1, [sp, #0]
 8005f98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f9a:	68b8      	ldr	r0, [r7, #8]
 8005f9c:	f7fc f9d0 	bl	8002340 <nunavutCopyBits>
        offset_bits += obj->certificate_of_authenticity.count * 8U;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005faa:	4413      	add	r3, r2
 8005fac:	62fb      	str	r3, [r7, #44]	; 0x2c
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb0:	f003 0307 	and.w	r3, r3, #7
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d024      	beq.n	8006002 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2f2>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8005fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	f1c3 0308 	rsb	r3, r3, #8
 8005fc6:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8005fca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005fce:	9302      	str	r3, [sp, #8]
 8005fd0:	f04f 0200 	mov.w	r2, #0
 8005fd4:	f04f 0300 	mov.w	r3, #0
 8005fd8:	e9cd 2300 	strd	r2, r3, [sp]
 8005fdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fe0:	68b8      	ldr	r0, [r7, #8]
 8005fe2:	f7fc fa91 	bl	8002508 <nunavutSetUxx>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 8005fea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	da02      	bge.n	8005ff8 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2e8>
        {
            return _err5_;
 8005ff2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005ff6:	e009      	b.n	800600c <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad2_;
 8005ff8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005ffc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ffe:	4413      	add	r3, r2
 8006000:	62fb      	str	r3, [r7, #44]	; 0x2c

    NUNAVUT_ASSERT(offset_bits >= 264ULL);
    NUNAVUT_ASSERT(offset_bits <= 2504ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8006002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006004:	08da      	lsrs	r2, r3, #3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3730      	adds	r7, #48	; 0x30
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
	  __r._M_ptr = nullptr;
	}

      __shared_ptr(const __shared_ptr&) noexcept = default;
      __shared_ptr& operator=(const __shared_ptr&) noexcept = default;
      ~__shared_ptr() = default;
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	3304      	adds	r3, #4
 8006020:	4618      	mov	r0, r3
 8006022:	f001 fabd 	bl	80075a0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4618      	mov	r0, r3
 800602a:	3708      	adds	r7, #8
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}

08006030 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      constexpr __shared_count() noexcept : _M_pi(0)
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]
      { }
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4618      	mov	r0, r3
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <error_handler>:

std::byte buffer[sizeof(CyphalInterface) + sizeof(G4CAN) + sizeof(SystemAllocator)];
std::shared_ptr<CyphalInterface> interface;


void error_handler() { Error_Handler(); }
 800604c:	b580      	push	{r7, lr}
 800604e:	af00      	add	r7, sp, #0
 8006050:	f7fb ffa3 	bl	8001f9a <Error_Handler>
 8006054:	bf00      	nop
 8006056:	bd80      	pop	{r7, pc}

08006058 <micros_64>:
//     ,  
uint64_t micros_64() { return HAL_GetTick() * 1000; }
 8006058:	b5b0      	push	{r4, r5, r7, lr}
 800605a:	af00      	add	r7, sp, #0
 800605c:	f004 f99a 	bl	800a394 <HAL_GetTick>
 8006060:	4603      	mov	r3, r0
 8006062:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006066:	fb02 f303 	mul.w	r3, r2, r3
 800606a:	2200      	movs	r2, #0
 800606c:	461c      	mov	r4, r3
 800606e:	4615      	mov	r5, r2
 8006070:	4622      	mov	r2, r4
 8006072:	462b      	mov	r3, r5
 8006074:	4610      	mov	r0, r2
 8006076:	4619      	mov	r1, r3
 8006078:	bdb0      	pop	{r4, r5, r7, pc}

0800607a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>:
      __shared_ptr(const __shared_ptr&) noexcept = default;
 800607a:	b580      	push	{r7, lr}
 800607c:	b082      	sub	sp, #8
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	6039      	str	r1, [r7, #0]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	601a      	str	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	1d1a      	adds	r2, r3, #4
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	3304      	adds	r3, #4
 8006094:	4619      	mov	r1, r3
 8006096:	4610      	mov	r0, r2
 8006098:	f001 faf4 	bl	8007684 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4618      	mov	r0, r3
 80060a0:	3708      	adds	r7, #8
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>:
       *  @brief  Construct an empty %shared_ptr.
       *  @post   use_count()==0 && get()==0
       */
      constexpr shared_ptr() noexcept : __shared_ptr<_Tp>() { }

      shared_ptr(const shared_ptr&) noexcept = default; ///< Copy constructor
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b082      	sub	sp, #8
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
 80060ae:	6039      	str	r1, [r7, #0]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	4611      	mov	r1, r2
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7ff ffdf 	bl	800607a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4618      	mov	r0, r3
 80060c0:	3708      	adds	r7, #8
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>:
    class shared_ptr : public __shared_ptr<_Tp>
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b082      	sub	sp, #8
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7ff ff9f 	bl	8006014 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4618      	mov	r0, r3
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
UtilityConfig utilities(micros_64, error_handler);

class HBeatReader: public AbstractSubscription<HBeat> {
public:
    HBeatReader(InterfacePtr interface): AbstractSubscription<HBeat>(interface,
 80060e0:	b590      	push	{r4, r7, lr}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
        //   - port_id, transfer kind   port_id
        uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_
    ) {};
 80060ea:	687c      	ldr	r4, [r7, #4]
 80060ec:	f107 0308 	add.w	r3, r7, #8
 80060f0:	6839      	ldr	r1, [r7, #0]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7ff ffd7 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80060f8:	f107 0308 	add.w	r3, r7, #8
 80060fc:	f641 5255 	movw	r2, #7509	; 0x1d55
 8006100:	4619      	mov	r1, r3
 8006102:	4620      	mov	r0, r4
 8006104:	f001 fad5 	bl	80076b2 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>
 8006108:	f107 0308 	add.w	r3, r7, #8
 800610c:	4618      	mov	r0, r3
 800610e:	f7ff ffda 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8006112:	4a04      	ldr	r2, [pc, #16]	; (8006124 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4618      	mov	r0, r3
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	bd90      	pop	{r4, r7, pc}
 8006122:	bf00      	nop
 8006124:	08018328 	.word	0x08018328

08006128 <_ZN11HBeatReader7handlerERK25uavcan_node_Heartbeat_1_0P16CanardRxTransfer>:
    void handler(const uavcan_node_Heartbeat_1_0& hbeat, CanardRxTransfer* transfer) override {}
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
 8006134:	bf00      	nop
 8006136:	3714      	adds	r7, #20
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>:

HBeatReader* h_reader;

class JSReader: public AbstractSubscription<JS_msg> {
public:
	JSReader(InterfacePtr interface): AbstractSubscription<JS_msg>(interface,
 8006140:	b590      	push	{r4, r7, lr}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
        //   - port_id, transfer kind   port_id
		JS_SUB_PORT_ID
    ) {};
 800614a:	687c      	ldr	r4, [r7, #4]
 800614c:	f107 0308 	add.w	r3, r7, #8
 8006150:	6839      	ldr	r1, [r7, #0]
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff ffa7 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8006158:	f107 0308 	add.w	r3, r7, #8
 800615c:	f240 4261 	movw	r2, #1121	; 0x461
 8006160:	4619      	mov	r1, r3
 8006162:	4620      	mov	r0, r4
 8006164:	f001 fac3 	bl	80076ee <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>
 8006168:	f107 0308 	add.w	r3, r7, #8
 800616c:	4618      	mov	r0, r3
 800616e:	f7ff ffaa 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8006172:	4a04      	ldr	r2, [pc, #16]	; (8006184 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	601a      	str	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4618      	mov	r0, r3
 800617c:	3714      	adds	r7, #20
 800617e:	46bd      	mov	sp, r7
 8006180:	bd90      	pop	{r4, r7, pc}
 8006182:	bf00      	nop
 8006184:	08018308 	.word	0x08018308

08006188 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer>:
    void handler(const reg_udral_physics_kinematics_rotation_Planar_0_1& js_in, CanardRxTransfer* transfer) override
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
    {
    	if(js_in.angular_velocity.radian_per_second)
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	edd3 7a01 	vldr	s15, [r3, #4]
 800619a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800619e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061a2:	d012      	beq.n	80061ca <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x42>
    	{
    		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80061a4:	2104      	movs	r1, #4
 80061a6:	4816      	ldr	r0, [pc, #88]	; (8006200 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x78>)
 80061a8:	f005 fada 	bl	800b760 <HAL_GPIO_TogglePin>
    		tmc5160_move(rad_to_steps(js_in.angular_velocity.radian_per_second, jc.full_steps));
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80061b2:	4b14      	ldr	r3, [pc, #80]	; (8006204 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x7c>)
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	4618      	mov	r0, r3
 80061b8:	eeb0 0a67 	vmov.f32	s0, s15
 80061bc:	f004 f830 	bl	800a220 <rad_to_steps>
 80061c0:	4603      	mov	r3, r0
 80061c2:	4618      	mov	r0, r3
 80061c4:	f003 fb98 	bl	80098f8 <tmc5160_move>
//    	{
//
//    		pos_in = js_in.angular_position.radian;
//    		tmc5160_position(rad_to_steps(js_in.angular_position.radian, 2560000)); //jc.full_steps
//    	}
    }
 80061c8:	e016      	b.n	80061f8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x70>
    		js_in.angular_position.radian != steps_to_rads(tmc5160_position_read(), jc.full_steps);
 80061ca:	f003 fd17 	bl	8009bfc <tmc5160_position_read>
 80061ce:	4603      	mov	r3, r0
 80061d0:	4a0c      	ldr	r2, [pc, #48]	; (8006204 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x7c>)
 80061d2:	6892      	ldr	r2, [r2, #8]
 80061d4:	4611      	mov	r1, r2
 80061d6:	4618      	mov	r0, r3
 80061d8:	f003 ffee 	bl	800a1b8 <steps_to_rads>
    		tmc5160_position(rad_to_steps(js_in.angular_position.radian, jc.full_steps));
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	edd3 7a00 	vldr	s15, [r3]
 80061e2:	4b08      	ldr	r3, [pc, #32]	; (8006204 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x7c>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	4618      	mov	r0, r3
 80061e8:	eeb0 0a67 	vmov.f32	s0, s15
 80061ec:	f004 f818 	bl	800a220 <rad_to_steps>
 80061f0:	4603      	mov	r3, r0
 80061f2:	4618      	mov	r0, r3
 80061f4:	f003 fb4c 	bl	8009890 <tmc5160_position>
    }
 80061f8:	bf00      	nop
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	48000c00 	.word	0x48000c00
 8006204:	20000434 	.word	0x20000434

08006208 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
RegisterListReader* reg_list_service;


class NodeInfoReader : public AbstractSubscription<NodeInfoRequest> {
public:
    NodeInfoReader(InterfacePtr interface): AbstractSubscription<NodeInfoRequest>(
 8006208:	b590      	push	{r4, r7, lr}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 8006212:	687c      	ldr	r4, [r7, #4]
 8006214:	f107 0308 	add.w	r3, r7, #8
 8006218:	6839      	ldr	r1, [r7, #0]
 800621a:	4618      	mov	r0, r3
 800621c:	f7ff ff43 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8006220:	f107 0108 	add.w	r1, r7, #8
 8006224:	2302      	movs	r3, #2
 8006226:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 800622a:	4620      	mov	r0, r4
 800622c:	f001 fa8e 	bl	800774c <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8006230:	f107 0308 	add.w	r3, r7, #8
 8006234:	4618      	mov	r0, r3
 8006236:	f7ff ff46 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 800623a:	4a04      	ldr	r2, [pc, #16]	; (800624c <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	601a      	str	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4618      	mov	r0, r3
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	bd90      	pop	{r4, r7, pc}
 800624a:	bf00      	nop
 800624c:	080182e8 	.word	0x080182e8

08006250 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer>:
NodeInfoReader* nireader;

void NodeInfoReader::handler(
    const uavcan_node_GetInfo_Request_1_0& object,
    CanardRxTransfer* transfer
) {
 8006250:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006254:	b0e7      	sub	sp, #412	; 0x19c
 8006256:	af06      	add	r7, sp, #24
 8006258:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800625c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8006260:	6018      	str	r0, [r3, #0]
 8006262:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006266:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800626a:	6019      	str	r1, [r3, #0]
 800626c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006270:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006274:	601a      	str	r2, [r3, #0]
        &node_info_response,
        node_info_buf,
        transfer,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_
    );
}
 8006276:	466b      	mov	r3, sp
 8006278:	461e      	mov	r6, r3
    NodeInfoResponse::Type node_info_response = {
 800627a:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800627e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006282:	4618      	mov	r0, r3
 8006284:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8006288:	461a      	mov	r2, r3
 800628a:	2100      	movs	r1, #0
 800628c:	f00d ff91 	bl	80141b2 <memset>
 8006290:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006294:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006298:	2201      	movs	r2, #1
 800629a:	701a      	strb	r2, [r3, #0]
 800629c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80062a0:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80062a4:	2201      	movs	r2, #1
 80062a6:	709a      	strb	r2, [r3, #2]
 80062a8:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80062ac:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80062b0:	2201      	movs	r2, #1
 80062b2:	715a      	strb	r2, [r3, #5]
    node_info_response.certificate_of_authenticity.count = 0;
 80062b4:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80062b8:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80062bc:	2200      	movs	r2, #0
 80062be:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
    node_info_response.software_image_crc.count = 0;
 80062c2:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80062c6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80062ca:	2200      	movs	r2, #0
 80062cc:	661a      	str	r2, [r3, #96]	; 0x60
    size_t name_len = 8;
 80062ce:	2308      	movs	r3, #8
 80062d0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
    char joint_name[name_len];
 80062d4:	f8d7 117c 	ldr.w	r1, [r7, #380]	; 0x17c
 80062d8:	460b      	mov	r3, r1
 80062da:	3b01      	subs	r3, #1
 80062dc:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 80062e0:	2300      	movs	r3, #0
 80062e2:	4688      	mov	r8, r1
 80062e4:	4699      	mov	r9, r3
 80062e6:	f04f 0200 	mov.w	r2, #0
 80062ea:	f04f 0300 	mov.w	r3, #0
 80062ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062fa:	2300      	movs	r3, #0
 80062fc:	460c      	mov	r4, r1
 80062fe:	461d      	mov	r5, r3
 8006300:	f04f 0200 	mov.w	r2, #0
 8006304:	f04f 0300 	mov.w	r3, #0
 8006308:	00eb      	lsls	r3, r5, #3
 800630a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800630e:	00e2      	lsls	r2, r4, #3
 8006310:	1dcb      	adds	r3, r1, #7
 8006312:	08db      	lsrs	r3, r3, #3
 8006314:	00db      	lsls	r3, r3, #3
 8006316:	ebad 0d03 	sub.w	sp, sp, r3
 800631a:	ab06      	add	r3, sp, #24
 800631c:	3300      	adds	r3, #0
 800631e:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
    std::sprintf(joint_name,"joint_%d", JOINT_N);
 8006322:	2201      	movs	r2, #1
 8006324:	4939      	ldr	r1, [pc, #228]	; (800640c <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1bc>)
 8006326:	f8d7 0174 	ldr.w	r0, [r7, #372]	; 0x174
 800632a:	f00d feb5 	bl	8014098 <siprintf>
    memcpy(node_info_response.name.elements, joint_name, name_len);
 800632e:	f107 0320 	add.w	r3, r7, #32
 8006332:	3320      	adds	r3, #32
 8006334:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8006338:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800633c:	4618      	mov	r0, r3
 800633e:	f00e f81e 	bl	801437e <memcpy>
    node_info_response.name.count = name_len;
 8006342:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006346:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800634a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800634e:	655a      	str	r2, [r3, #84]	; 0x54
    uint32_t word0 = 1;
 8006350:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006354:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8006358:	2201      	movs	r2, #1
 800635a:	601a      	str	r2, [r3, #0]
    uint32_t word1 = 2;
 800635c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006360:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8006364:	2202      	movs	r2, #2
 8006366:	601a      	str	r2, [r3, #0]
    uint32_t word2 = 3;
 8006368:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800636c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8006370:	2203      	movs	r2, #3
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006378:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800637c:	681a      	ldr	r2, [r3, #0]
    memcpy(node_info_response.unique_id, &word0, 4);
 800637e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006382:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006386:	611a      	str	r2, [r3, #16]
    memcpy(node_info_response.unique_id + 4, &word1, 4);
 8006388:	f107 0320 	add.w	r3, r7, #32
 800638c:	3310      	adds	r3, #16
 800638e:	3304      	adds	r3, #4
 8006390:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 8006394:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 8006398:	6812      	ldr	r2, [r2, #0]
 800639a:	601a      	str	r2, [r3, #0]
    memcpy(node_info_response.unique_id + 8, &word2, 4);
 800639c:	f107 0320 	add.w	r3, r7, #32
 80063a0:	3310      	adds	r3, #16
 80063a2:	3308      	adds	r3, #8
 80063a4:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 80063a8:	f5a2 72b6 	sub.w	r2, r2, #364	; 0x16c
 80063ac:	6812      	ldr	r2, [r2, #0]
 80063ae:	601a      	str	r2, [r3, #0]
    node_info_response.unique_id[0] = JOINT_N;
 80063b0:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80063b4:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80063b8:	2201      	movs	r2, #1
 80063ba:	741a      	strb	r2, [r3, #16]
    interface->send_response<NodeInfoResponse>(
 80063bc:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80063c0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80063ca:	4618      	mov	r0, r3
 80063cc:	f001 f9f0 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80063d0:	4604      	mov	r4, r0
 80063d2:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80063d6:	f5a3 71be 	sub.w	r1, r3, #380	; 0x17c
 80063da:	f107 0020 	add.w	r0, r7, #32
 80063de:	2304      	movs	r3, #4
 80063e0:	9304      	str	r3, [sp, #16]
 80063e2:	4a0b      	ldr	r2, [pc, #44]	; (8006410 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c0>)
 80063e4:	f04f 0300 	mov.w	r3, #0
 80063e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80063ec:	f44f 73d7 	mov.w	r3, #430	; 0x1ae
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	680b      	ldr	r3, [r1, #0]
 80063f4:	4a07      	ldr	r2, [pc, #28]	; (8006414 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c4>)
 80063f6:	4601      	mov	r1, r0
 80063f8:	4620      	mov	r0, r4
 80063fa:	f001 f9e5 	bl	80077c8 <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
 80063fe:	46b5      	mov	sp, r6
}
 8006400:	bf00      	nop
 8006402:	f507 77c2 	add.w	r7, r7, #388	; 0x184
 8006406:	46bd      	mov	sp, r7
 8006408:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800640c:	08018298 	.word	0x08018298
 8006410:	000f4240 	.word	0x000f4240
 8006414:	200004f4 	.word	0x200004f4

08006418 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>:



class RegisterAccessReader : public AbstractSubscription<RegisterAccessRequest> {
public:
    RegisterAccessReader(InterfacePtr interface): AbstractSubscription<RegisterAccessRequest>(
 8006418:	b590      	push	{r4, r7, lr}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_register_Access_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 8006422:	687c      	ldr	r4, [r7, #4]
 8006424:	f107 0308 	add.w	r3, r7, #8
 8006428:	6839      	ldr	r1, [r7, #0]
 800642a:	4618      	mov	r0, r3
 800642c:	f7ff fe3b 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8006430:	f107 0108 	add.w	r1, r7, #8
 8006434:	2302      	movs	r3, #2
 8006436:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800643a:	4620      	mov	r0, r4
 800643c:	f001 fa0e 	bl	800785c <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8006440:	f107 0308 	add.w	r3, r7, #8
 8006444:	4618      	mov	r0, r3
 8006446:	f7ff fe3e 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 800644a:	4a04      	ldr	r2, [pc, #16]	; (800645c <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	601a      	str	r2, [r3, #0]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4618      	mov	r0, r3
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	bd90      	pop	{r4, r7, pc}
 800645a:	bf00      	nop
 800645c:	080182c8 	.word	0x080182c8

08006460 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer>:
uint8_t type_reg_name[TYPE_REG_NAME_LEN + 1] = "type"; //UINT8 _tag_ == 11

void RegisterAccessReader::handler(
    const uavcan_register_Access_Request_1_0& register_access_request,
    CanardRxTransfer* transfer
) {
 8006460:	b590      	push	{r4, r7, lr}
 8006462:	f2ad 5d7c 	subw	sp, sp, #1404	; 0x57c
 8006466:	af06      	add	r7, sp, #24
 8006468:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800646c:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 8006470:	6018      	str	r0, [r3, #0]
 8006472:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006476:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800647a:	6019      	str	r1, [r3, #0]
 800647c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006480:	f2a3 535c 	subw	r3, r3, #1372	; 0x55c
 8006484:	601a      	str	r2, [r3, #0]
    static uint8_t register_access_response_buf[RegisterAccessResponse::buffer_size];
    RegisterAccessResponse::Type register_access_response = {};
 8006486:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800648a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800648e:	4618      	mov	r0, r3
 8006490:	f44f 7308 	mov.w	r3, #544	; 0x220
 8006494:	461a      	mov	r2, r3
 8006496:	2100      	movs	r1, #0
 8006498:	f00d fe8b 	bl	80141b2 <memset>

    register_access_response.timestamp.microsecond = micros_64();
 800649c:	f7ff fddc 	bl	8006058 <micros_64>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	f507 61ac 	add.w	r1, r7, #1376	; 0x560
 80064a8:	f5a1 710c 	sub.w	r1, r1, #560	; 0x230
 80064ac:	e9c1 2300 	strd	r2, r3, [r1]
    uavcan_register_Value_1_0 value = {};
 80064b0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064b4:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 80064b8:	4618      	mov	r0, r3
 80064ba:	f44f 7304 	mov.w	r3, #528	; 0x210
 80064be:	461a      	mov	r2, r3
 80064c0:	2100      	movs	r1, #0
 80064c2:	f00d fe76 	bl	80141b2 <memset>
    uint64_t tv = 0; //PZDC!!!! temp value...
 80064c6:	f04f 0200 	mov.w	r2, #0
 80064ca:	f04f 0300 	mov.w	r3, #0
 80064ce:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 80064d2:	e9c1 2300 	strd	r2, r3, [r1]
    int32_t js_pos_v = 0;
 80064d6:	2300      	movs	r3, #0
 80064d8:	f8c7 3554 	str.w	r3, [r7, #1364]	; 0x554
    if (memcmp(register_access_request.name.name.elements, test_reg_name, TEST_REG_NAME_LEN) == 0)
 80064dc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064e0:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2204      	movs	r2, #4
 80064e8:	49ce      	ldr	r1, [pc, #824]	; (8006824 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3c4>)
 80064ea:	4618      	mov	r0, r3
 80064ec:	f00d fe37 	bl	801415e <memcmp>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d15c      	bne.n	80065b0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x150>
    {
        if (register_access_request.value._tag_ == 4) {
 80064f6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064fa:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006504:	2b04      	cmp	r3, #4
 8006506:	d113      	bne.n	8006530 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xd0>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006508:	2104      	movs	r1, #4
 800650a:	48c7      	ldr	r0, [pc, #796]	; (8006828 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3c8>)
 800650c:	f005 f928 	bl	800b760 <HAL_GPIO_TogglePin>
//            if (register_access_request.value.integer64.value.elements[0] != 0)
//            {
            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
 8006510:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006514:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 800651e:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006522:	e9c1 2300 	strd	r2, r3, [r1]
            	tmc5160_move(tv);
 8006526:	f8d7 3558 	ldr.w	r3, [r7, #1368]	; 0x558
 800652a:	4618      	mov	r0, r3
 800652c:	f003 f9e4 	bl	80098f8 <tmc5160_move>
//            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
//            	tmc5160_move(0);
//            }
        }

        register_access_response.persistent = true;
 8006530:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006534:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006538:	2201      	movs	r2, #1
 800653a:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 800653c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006540:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006544:	2201      	movs	r2, #1
 8006546:	721a      	strb	r2, [r3, #8]
        value._tag_ = 4;
 8006548:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800654c:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006550:	2204      	movs	r2, #4
 8006552:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer64_1_0 result = {};
 8006556:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800655a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800655e:	4618      	mov	r0, r3
 8006560:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006564:	461a      	mov	r2, r3
 8006566:	2100      	movs	r1, #0
 8006568:	f00d fe23 	bl	80141b2 <memset>
        result.value.elements[0] = tv; //PZDC!!!
 800656c:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8006570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006574:	f507 61ac 	add.w	r1, r7, #1376	; 0x560
 8006578:	f5a1 61aa 	sub.w	r1, r1, #1360	; 0x550
 800657c:	e9c1 2300 	strd	r2, r3, [r1]
        result.value.count = 1;
 8006580:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006584:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006588:	2201      	movs	r2, #1
 800658a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer64 = result;
 800658e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006592:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006596:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800659a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800659e:	4610      	mov	r0, r2
 80065a0:	4619      	mov	r1, r3
 80065a2:	f44f 7384 	mov.w	r3, #264	; 0x108
 80065a6:	461a      	mov	r2, r3
 80065a8:	f00d fee9 	bl	801437e <memcpy>
 80065ac:	f000 bd0c 	b.w	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    }
    else if (memcmp(register_access_request.name.name.elements, move_reg_name, MOVE_REG_NAME_LEN) == 0) {
 80065b0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065b4:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2204      	movs	r2, #4
 80065bc:	499b      	ldr	r1, [pc, #620]	; (800682c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3cc>)
 80065be:	4618      	mov	r0, r3
 80065c0:	f00d fdcd 	bl	801415e <memcmp>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d161      	bne.n	800668e <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x22e>
        if (register_access_request.value._tag_ == 9) {
 80065ca:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065ce:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80065d8:	2b09      	cmp	r3, #9
 80065da:	d115      	bne.n	8006608 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x1a8>
            tmc5160_move(register_access_request.value.integer32.value.elements[0]);
 80065dc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065e0:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80065ea:	4618      	mov	r0, r3
 80065ec:	f003 f984 	bl	80098f8 <tmc5160_move>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80065f0:	2104      	movs	r1, #4
 80065f2:	488d      	ldr	r0, [pc, #564]	; (8006828 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3c8>)
 80065f4:	f005 f8b4 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 80065f8:	f04f 0200 	mov.w	r2, #0
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006604:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006608:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800660c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006610:	2201      	movs	r2, #1
 8006612:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006614:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006618:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800661c:	2201      	movs	r2, #1
 800661e:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 8006620:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006624:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006628:	2209      	movs	r2, #9
 800662a:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 800662e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006632:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006636:	4618      	mov	r0, r3
 8006638:	f44f 7382 	mov.w	r3, #260	; 0x104
 800663c:	461a      	mov	r2, r3
 800663e:	2100      	movs	r1, #0
 8006640:	f00d fdb7 	bl	80141b2 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006644:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006648:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006652:	461a      	mov	r2, r3
 8006654:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006658:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800665c:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 800665e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006662:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006666:	2201      	movs	r2, #1
 8006668:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer32 = result;
 800666c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006670:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006674:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006678:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800667c:	4610      	mov	r0, r2
 800667e:	4619      	mov	r1, r3
 8006680:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006684:	461a      	mov	r2, r3
 8006686:	f00d fe7a 	bl	801437e <memcpy>
 800668a:	f000 bc9d 	b.w	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    }
    else if (memcmp(register_access_request.name.name.elements, pos_reg_name, POS_REG_NAME_LEN) == 0) {
 800668e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006692:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2203      	movs	r2, #3
 800669a:	4965      	ldr	r1, [pc, #404]	; (8006830 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3d0>)
 800669c:	4618      	mov	r0, r3
 800669e:	f00d fd5e 	bl	801415e <memcmp>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d159      	bne.n	800675c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x2fc>

        if (register_access_request.value._tag_ == 9) {
 80066a8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066ac:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80066b6:	2b09      	cmp	r3, #9
 80066b8:	d113      	bne.n	80066e2 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x282>
        	tmc5160_set_default_vel();
 80066ba:	f003 f995 	bl	80099e8 <tmc5160_set_default_vel>
            tmc5160_position(register_access_request.value.integer32.value.elements[0]);
 80066be:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066c2:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80066cc:	4618      	mov	r0, r3
 80066ce:	f003 f8df 	bl	8009890 <tmc5160_position>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80066d2:	2104      	movs	r1, #4
 80066d4:	4854      	ldr	r0, [pc, #336]	; (8006828 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3c8>)
 80066d6:	f005 f843 	bl	800b760 <HAL_GPIO_TogglePin>
        	js_pos_v = tmc5160_position_read();
 80066da:	f003 fa8f 	bl	8009bfc <tmc5160_position_read>
 80066de:	f8c7 0554 	str.w	r0, [r7, #1364]	; 0x554
        }
        register_access_response.persistent = true;
 80066e2:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066e6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80066ea:	2201      	movs	r2, #1
 80066ec:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80066ee:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066f2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80066f6:	2201      	movs	r2, #1
 80066f8:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 80066fa:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066fe:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006702:	2209      	movs	r2, #9
 8006704:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 8006708:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800670c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006710:	4618      	mov	r0, r3
 8006712:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006716:	461a      	mov	r2, r3
 8006718:	2100      	movs	r1, #0
 800671a:	f00d fd4a 	bl	80141b2 <memset>
        result.value.elements[0] = js_pos_v;
 800671e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006722:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006726:	f8d7 2554 	ldr.w	r2, [r7, #1364]	; 0x554
 800672a:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 800672c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006730:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006734:	2201      	movs	r2, #1
 8006736:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer32 = result;
 800673a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800673e:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006742:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006746:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800674a:	4610      	mov	r0, r2
 800674c:	4619      	mov	r1, r3
 800674e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006752:	461a      	mov	r2, r3
 8006754:	f00d fe13 	bl	801437e <memcpy>
 8006758:	f000 bc36 	b.w	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    }
    else if (memcmp(register_access_request.name.name.elements, get_pos_reg_name, GET_POS_REG_NAME_LEN) == 0) {
 800675c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006760:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2207      	movs	r2, #7
 8006768:	4932      	ldr	r1, [pc, #200]	; (8006834 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3d4>)
 800676a:	4618      	mov	r0, r3
 800676c:	f00d fcf7 	bl	801415e <memcmp>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d162      	bne.n	800683c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3dc>
        if (register_access_request.value._tag_ == 10) {
 8006776:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800677a:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006784:	2b0a      	cmp	r3, #10
 8006786:	d10f      	bne.n	80067a8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x348>
        	js_pos_v = enc_angle;
 8006788:	4b2b      	ldr	r3, [pc, #172]	; (8006838 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3d8>)
 800678a:	881b      	ldrh	r3, [r3, #0]
 800678c:	f8c7 3554 	str.w	r3, [r7, #1364]	; 0x554
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006790:	2104      	movs	r1, #4
 8006792:	4825      	ldr	r0, [pc, #148]	; (8006828 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3c8>)
 8006794:	f004 ffe4 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006798:	f04f 0200 	mov.w	r2, #0
 800679c:	f04f 0300 	mov.w	r3, #0
 80067a0:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 80067a4:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 80067a8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067ac:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80067b0:	2201      	movs	r2, #1
 80067b2:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80067b4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067b8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80067bc:	2201      	movs	r2, #1
 80067be:	721a      	strb	r2, [r3, #8]
        value._tag_ = 10;
 80067c0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067c4:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 80067c8:	220a      	movs	r2, #10
 80067ca:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Natural16_1_0 result = {};
 80067ce:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067d2:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80067d6:	4618      	mov	r0, r3
 80067d8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80067dc:	461a      	mov	r2, r3
 80067de:	2100      	movs	r1, #0
 80067e0:	f00d fce7 	bl	80141b2 <memset>
        result.value.elements[0] = js_pos_v;
 80067e4:	f8d7 3554 	ldr.w	r3, [r7, #1364]	; 0x554
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067ee:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80067f2:	801a      	strh	r2, [r3, #0]
        result.value.count = 1;
 80067f4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067f8:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80067fc:	2201      	movs	r2, #1
 80067fe:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.natural16 = result;
 8006802:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006806:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 800680a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800680e:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006812:	4610      	mov	r0, r2
 8006814:	4619      	mov	r1, r3
 8006816:	f44f 7382 	mov.w	r3, #260	; 0x104
 800681a:	461a      	mov	r2, r3
 800681c:	f00d fdaf 	bl	801437e <memcpy>
 8006820:	e3d2      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
 8006822:	bf00      	nop
 8006824:	20000004 	.word	0x20000004
 8006828:	48000c00 	.word	0x48000c00
 800682c:	20000010 	.word	0x20000010
 8006830:	20000018 	.word	0x20000018
 8006834:	20000020 	.word	0x20000020
 8006838:	20000460 	.word	0x20000460
    }
    else if (memcmp(register_access_request.name.name.elements, dir_reg_name, DIR_REG_NAME_LEN) == 0) {
 800683c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006840:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2203      	movs	r2, #3
 8006848:	49cf      	ldr	r1, [pc, #828]	; (8006b88 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x728>)
 800684a:	4618      	mov	r0, r3
 800684c:	f00d fc87 	bl	801415e <memcmp>
 8006850:	4603      	mov	r3, r0
 8006852:	2b00      	cmp	r3, #0
 8006854:	d15f      	bne.n	8006916 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4b6>
        if (register_access_request.value._tag_ == 7) {
 8006856:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800685a:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006864:	2b07      	cmp	r3, #7
 8006866:	d115      	bne.n	8006894 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x434>
            tmc5160_set_motor_direction(register_access_request.value.integer8.value.elements[0]);
 8006868:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800686c:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f993 3108 	ldrsb.w	r3, [r3, #264]	; 0x108
 8006876:	4618      	mov	r0, r3
 8006878:	f003 fb4e 	bl	8009f18 <tmc5160_set_motor_direction>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800687c:	2104      	movs	r1, #4
 800687e:	48c3      	ldr	r0, [pc, #780]	; (8006b8c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x72c>)
 8006880:	f004 ff6e 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006884:	f04f 0200 	mov.w	r2, #0
 8006888:	f04f 0300 	mov.w	r3, #0
 800688c:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006890:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006894:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006898:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800689c:	2201      	movs	r2, #1
 800689e:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80068a0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068a4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80068a8:	2201      	movs	r2, #1
 80068aa:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 80068ac:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068b0:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 80068b4:	220b      	movs	r2, #11
 80068b6:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer8_1_0 result = {};
 80068ba:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068be:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80068c2:	4618      	mov	r0, r3
 80068c4:	f44f 7382 	mov.w	r3, #260	; 0x104
 80068c8:	461a      	mov	r2, r3
 80068ca:	2100      	movs	r1, #0
 80068cc:	f00d fc71 	bl	80141b2 <memset>
        result.value.elements[0] = register_access_request.value.integer8.value.elements[0];
 80068d0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068d4:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f993 2108 	ldrsb.w	r2, [r3, #264]	; 0x108
 80068de:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068e2:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80068e6:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 80068e8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068ec:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80068f0:	2201      	movs	r2, #1
 80068f2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer8 = result;
 80068f6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068fa:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 80068fe:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006902:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006906:	4610      	mov	r0, r2
 8006908:	4619      	mov	r1, r3
 800690a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800690e:	461a      	mov	r2, r3
 8006910:	f00d fd35 	bl	801437e <memcpy>
 8006914:	e358      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    	}
    else if (memcmp(register_access_request.name.name.elements, arm_reg_name, ARM_REG_NAME_LEN) == 0) {
 8006916:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800691a:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2203      	movs	r2, #3
 8006922:	499b      	ldr	r1, [pc, #620]	; (8006b90 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x730>)
 8006924:	4618      	mov	r0, r3
 8006926:	f00d fc1a 	bl	801415e <memcmp>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d163      	bne.n	80069f8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x598>
        if (register_access_request.value._tag_ == 7) {
 8006930:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006934:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 800693e:	2b07      	cmp	r3, #7
 8006940:	d119      	bne.n	8006976 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x516>
        	if(register_access_request.value.integer8.value.elements[0])
 8006942:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006946:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f993 3108 	ldrsb.w	r3, [r3, #264]	; 0x108
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4fa>
        	{
        		tmc5160_arm();
 8006954:	f003 fb48 	bl	8009fe8 <tmc5160_arm>
 8006958:	e001      	b.n	800695e <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4fe>
        	}
        	else
        	{
        		tmc5160_disarm();
 800695a:	f003 fb39 	bl	8009fd0 <tmc5160_disarm>
        	}
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800695e:	2104      	movs	r1, #4
 8006960:	488a      	ldr	r0, [pc, #552]	; (8006b8c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x72c>)
 8006962:	f004 fefd 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006966:	f04f 0200 	mov.w	r2, #0
 800696a:	f04f 0300 	mov.w	r3, #0
 800696e:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006972:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006976:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800697a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800697e:	2201      	movs	r2, #1
 8006980:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006982:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006986:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800698a:	2201      	movs	r2, #1
 800698c:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 800698e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006992:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006996:	220b      	movs	r2, #11
 8006998:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer8_1_0 result = {};
 800699c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069a0:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80069a4:	4618      	mov	r0, r3
 80069a6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80069aa:	461a      	mov	r2, r3
 80069ac:	2100      	movs	r1, #0
 80069ae:	f00d fc00 	bl	80141b2 <memset>
        result.value.elements[0] = register_access_request.value.integer8.value.elements[0];
 80069b2:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069b6:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f993 2108 	ldrsb.w	r2, [r3, #264]	; 0x108
 80069c0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069c4:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80069c8:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 80069ca:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069ce:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80069d2:	2201      	movs	r2, #1
 80069d4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer8 = result;
 80069d8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069dc:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 80069e0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069e4:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80069e8:	4610      	mov	r0, r2
 80069ea:	4619      	mov	r1, r3
 80069ec:	f44f 7382 	mov.w	r3, #260	; 0x104
 80069f0:	461a      	mov	r2, r3
 80069f2:	f00d fcc4 	bl	801437e <memcpy>
 80069f6:	e2e7      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    	}
    else if (memcmp(register_access_request.name.name.elements, calib_reg_name, CALIB_REG_NAME_LEN) == 0) {
 80069f8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069fc:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2205      	movs	r2, #5
 8006a04:	4963      	ldr	r1, [pc, #396]	; (8006b94 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x734>)
 8006a06:	4618      	mov	r0, r3
 8006a08:	f00d fba9 	bl	801415e <memcmp>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d155      	bne.n	8006abe <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x65e>
        if (register_access_request.value._tag_ == 11) {
 8006a12:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a16:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006a20:	2b0b      	cmp	r3, #11
 8006a22:	d10b      	bne.n	8006a3c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x5dc>
            //ENABLE CALIB
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006a24:	2104      	movs	r1, #4
 8006a26:	4859      	ldr	r0, [pc, #356]	; (8006b8c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x72c>)
 8006a28:	f004 fe9a 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006a38:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006a3c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a40:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006a44:	2201      	movs	r2, #1
 8006a46:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006a48:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a4c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006a50:	2201      	movs	r2, #1
 8006a52:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006a54:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a58:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006a5c:	220b      	movs	r2, #11
 8006a5e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006a62:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a66:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006a70:	461a      	mov	r2, r3
 8006a72:	2100      	movs	r1, #0
 8006a74:	f00d fb9d 	bl	80141b2 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006a78:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a7c:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f893 2310 	ldrb.w	r2, [r3, #784]	; 0x310
 8006a86:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a8a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006a8e:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006a90:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a94:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.natural8 = result;
 8006a9e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006aa2:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006aa6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006aaa:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006aae:	4610      	mov	r0, r2
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f00d fc61 	bl	801437e <memcpy>
 8006abc:	e284      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    	}
	else if (memcmp(register_access_request.name.name.elements, upper_lim_reg_name, UPPER_LIM_REG_NAME_LEN) == 0) {
 8006abe:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ac2:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2209      	movs	r2, #9
 8006aca:	4933      	ldr	r1, [pc, #204]	; (8006b98 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x738>)
 8006acc:	4618      	mov	r0, r3
 8006ace:	f00d fb46 	bl	801415e <memcmp>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d161      	bne.n	8006b9c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x73c>
		if (register_access_request.value._tag_ == 9) {
 8006ad8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006adc:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006ae6:	2b09      	cmp	r3, #9
 8006ae8:	d10b      	bne.n	8006b02 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6a2>
			//SET UPPER LIMIT FOR JOINT
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006aea:	2104      	movs	r1, #4
 8006aec:	4827      	ldr	r0, [pc, #156]	; (8006b8c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x72c>)
 8006aee:	f004 fe37 	bl	800b760 <HAL_GPIO_TogglePin>
			tv = 0;
 8006af2:	f04f 0200 	mov.w	r2, #0
 8006af6:	f04f 0300 	mov.w	r3, #0
 8006afa:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006afe:	e9c1 2300 	strd	r2, r3, [r1]
		}
		register_access_response.persistent = true;
 8006b02:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b06:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006b0e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b12:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006b16:	2201      	movs	r2, #1
 8006b18:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006b1a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b1e:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006b22:	2209      	movs	r2, #9
 8006b24:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 8006b28:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b2c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006b30:	4618      	mov	r0, r3
 8006b32:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006b36:	461a      	mov	r2, r3
 8006b38:	2100      	movs	r1, #0
 8006b3a:	f00d fb3a 	bl	80141b2 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006b3e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b42:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b52:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006b56:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006b58:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b5c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006b60:	2201      	movs	r2, #1
 8006b62:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		value.integer32 = result;
 8006b66:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b6a:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006b6e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b72:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006b76:	4610      	mov	r0, r2
 8006b78:	4619      	mov	r1, r3
 8006b7a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006b7e:	461a      	mov	r2, r3
 8006b80:	f00d fbfd 	bl	801437e <memcpy>
 8006b84:	e220      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
 8006b86:	bf00      	nop
 8006b88:	2000001c 	.word	0x2000001c
 8006b8c:	48000c00 	.word	0x48000c00
 8006b90:	2000000c 	.word	0x2000000c
 8006b94:	20000028 	.word	0x20000028
 8006b98:	20000030 	.word	0x20000030
	}
	else if (memcmp(register_access_request.name.name.elements, lower_lim_reg_name, LOWER_LIM_REG_NAME_LEN) == 0) {
 8006b9c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ba0:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2209      	movs	r2, #9
 8006ba8:	49c9      	ldr	r1, [pc, #804]	; (8006ed0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa70>)
 8006baa:	4618      	mov	r0, r3
 8006bac:	f00d fad7 	bl	801415e <memcmp>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d156      	bne.n	8006c64 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x804>
		if (register_access_request.value._tag_ == 9) {
 8006bb6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006bba:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006bc4:	2b09      	cmp	r3, #9
 8006bc6:	d10b      	bne.n	8006be0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x780>
			//SET UPPER LIMIT FOR JOINT
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006bc8:	2104      	movs	r1, #4
 8006bca:	48c2      	ldr	r0, [pc, #776]	; (8006ed4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa74>)
 8006bcc:	f004 fdc8 	bl	800b760 <HAL_GPIO_TogglePin>
			tv = 0;
 8006bd0:	f04f 0200 	mov.w	r2, #0
 8006bd4:	f04f 0300 	mov.w	r3, #0
 8006bd8:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006bdc:	e9c1 2300 	strd	r2, r3, [r1]
		}
		register_access_response.persistent = true;
 8006be0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006be4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006be8:	2201      	movs	r2, #1
 8006bea:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006bec:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006bf0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006bf8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006bfc:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006c00:	2209      	movs	r2, #9
 8006c02:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 8006c06:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c0a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006c14:	461a      	mov	r2, r3
 8006c16:	2100      	movs	r1, #0
 8006c18:	f00d facb 	bl	80141b2 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006c1c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c20:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c30:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c34:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006c36:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c3a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		value.integer32 = result;
 8006c44:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c48:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006c4c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c50:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c54:	4610      	mov	r0, r2
 8006c56:	4619      	mov	r1, r3
 8006c58:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	f00d fb8e 	bl	801437e <memcpy>
 8006c62:	e1b1      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
	}
	else if (memcmp(register_access_request.name.name.elements, set_zero_reg_name, SET_ZERO_REG_NAME_LEN) == 0) {
 8006c64:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c68:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2208      	movs	r2, #8
 8006c70:	4999      	ldr	r1, [pc, #612]	; (8006ed8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa78>)
 8006c72:	4618      	mov	r0, r3
 8006c74:	f00d fa73 	bl	801415e <memcmp>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d15d      	bne.n	8006d3a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x8da>
		if (register_access_request.value._tag_ == 12) {
 8006c7e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c82:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006c8c:	2b0c      	cmp	r3, #12
 8006c8e:	d10d      	bne.n	8006cac <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x84c>
			tmc5160_set_zero();
 8006c90:	f003 f976 	bl	8009f80 <tmc5160_set_zero>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006c94:	2104      	movs	r1, #4
 8006c96:	488f      	ldr	r0, [pc, #572]	; (8006ed4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa74>)
 8006c98:	f004 fd62 	bl	800b760 <HAL_GPIO_TogglePin>
			tv = 0;
 8006c9c:	f04f 0200 	mov.w	r2, #0
 8006ca0:	f04f 0300 	mov.w	r3, #0
 8006ca4:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006ca8:	e9c1 2300 	strd	r2, r3, [r1]
		}
		register_access_response.persistent = true;
 8006cac:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cb0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006cb8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cbc:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	721a      	strb	r2, [r3, #8]
		value._tag_ = 12;
 8006cc4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cc8:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006ccc:	220c      	movs	r2, #12
 8006cce:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
		uavcan_primitive_array_Real64_1_0 result = {};
 8006cd2:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cd6:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	f00d fa65 	bl	80141b2 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006ce8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cec:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7f9 fc2c 	bl	8000554 <__aeabi_ui2d>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	460b      	mov	r3, r1
 8006d00:	f507 61ac 	add.w	r1, r7, #1376	; 0x560
 8006d04:	f5a1 61aa 	sub.w	r1, r1, #1360	; 0x550
 8006d08:	e9c1 2300 	strd	r2, r3, [r1]
		result.value.count = 1;
 8006d0c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d10:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006d14:	2201      	movs	r2, #1
 8006d16:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		value.real64 = result;
 8006d1a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d1e:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006d22:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d26:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006d2a:	4610      	mov	r0, r2
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006d32:	461a      	mov	r2, r3
 8006d34:	f00d fb23 	bl	801437e <memcpy>
 8006d38:	e146      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
	}
    else if (memcmp(register_access_request.name.name.elements, set_enc_zero_reg_name, SET_ENC_ZERO_REG_NAME_LEN) == 0) {
 8006d3a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d3e:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	220c      	movs	r2, #12
 8006d46:	4965      	ldr	r1, [pc, #404]	; (8006edc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa7c>)
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f00d fa08 	bl	801415e <memcmp>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d155      	bne.n	8006e00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x9a0>
        if (register_access_request.value._tag_ == 11) {
 8006d54:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d58:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006d62:	2b0b      	cmp	r3, #11
 8006d64:	d10b      	bne.n	8006d7e <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x91e>
            //SET TYPE OF MOTOR FOR JOINT
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006d66:	2104      	movs	r1, #4
 8006d68:	485a      	ldr	r0, [pc, #360]	; (8006ed4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa74>)
 8006d6a:	f004 fcf9 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006d6e:	f04f 0200 	mov.w	r2, #0
 8006d72:	f04f 0300 	mov.w	r3, #0
 8006d76:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006d7a:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006d7e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d82:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006d86:	2201      	movs	r2, #1
 8006d88:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006d8a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d8e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006d92:	2201      	movs	r2, #1
 8006d94:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006d96:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d9a:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006d9e:	220b      	movs	r2, #11
 8006da0:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006da4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006da8:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006dac:	4618      	mov	r0, r3
 8006dae:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006db2:	461a      	mov	r2, r3
 8006db4:	2100      	movs	r1, #0
 8006db6:	f00d f9fc 	bl	80141b2 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006dba:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dbe:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f893 2310 	ldrb.w	r2, [r3, #784]	; 0x310
 8006dc8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dcc:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006dd0:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006dd2:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dd6:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.natural8 = result;
 8006de0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006de4:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006de8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dec:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006df0:	4610      	mov	r0, r2
 8006df2:	4619      	mov	r1, r3
 8006df4:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006df8:	461a      	mov	r2, r3
 8006dfa:	f00d fac0 	bl	801437e <memcpy>
 8006dfe:	e0e3      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    }
    else if (memcmp(register_access_request.name.name.elements, name_reg_name, NAME_REG_NAME_LEN) == 0) {
 8006e00:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e04:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2204      	movs	r2, #4
 8006e0c:	4934      	ldr	r1, [pc, #208]	; (8006ee0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa80>)
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f00d f9a5 	bl	801415e <memcmp>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d166      	bne.n	8006ee8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa88>
        if (register_access_request.value._tag_ == 1) {
 8006e1a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e1e:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d10b      	bne.n	8006e44 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x9e4>
            //SET NAME FOR JOINT
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006e2c:	2104      	movs	r1, #4
 8006e2e:	4829      	ldr	r0, [pc, #164]	; (8006ed4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa74>)
 8006e30:	f004 fc96 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006e34:	f04f 0200 	mov.w	r2, #0
 8006e38:	f04f 0300 	mov.w	r3, #0
 8006e3c:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006e40:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006e44:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e48:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006e50:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e54:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006e58:	2201      	movs	r2, #1
 8006e5a:	721a      	strb	r2, [r3, #8]
        value._tag_ = 1;
 8006e5c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e60:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006e64:	2201      	movs	r2, #1
 8006e66:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_String_1_0 result = {};
 8006e6a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e6e:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006e72:	4618      	mov	r0, r3
 8006e74:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006e78:	461a      	mov	r2, r3
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	f00d f999 	bl	80141b2 <memset>

        char mystring[4] = "xyz";
 8006e80:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e84:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 8006e88:	4a16      	ldr	r2, [pc, #88]	; (8006ee4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa84>)
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e90:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 8006e94:	681a      	ldr	r2, [r3, #0]
        memcpy(result.value.elements, mystring, 4);
 8006e96:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e9a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006e9e:	601a      	str	r2, [r3, #0]
        result.value.count = 3;
 8006ea0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ea4:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006ea8:	2203      	movs	r2, #3
 8006eaa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value._string = result;
 8006eae:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006eb2:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006eb6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006eba:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006ebe:	4610      	mov	r0, r2
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	f00d fa59 	bl	801437e <memcpy>
 8006ecc:	e07c      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
 8006ece:	bf00      	nop
 8006ed0:	2000003c 	.word	0x2000003c
 8006ed4:	48000c00 	.word	0x48000c00
 8006ed8:	20000058 	.word	0x20000058
 8006edc:	20000048 	.word	0x20000048
 8006ee0:	20000064 	.word	0x20000064
 8006ee4:	007a7978 	.word	0x007a7978
    }
    else if (memcmp(register_access_request.name.name.elements, type_reg_name, TYPE_REG_NAME_LEN) == 0) {
 8006ee8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006eec:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2204      	movs	r2, #4
 8006ef4:	494f      	ldr	r1, [pc, #316]	; (8007034 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbd4>)
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f00d f931 	bl	801415e <memcmp>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d155      	bne.n	8006fae <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb4e>
        if (register_access_request.value._tag_ == 11) {
 8006f02:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f06:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006f10:	2b0b      	cmp	r3, #11
 8006f12:	d10b      	bne.n	8006f2c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xacc>
            //SET TYPE OF MOTOR FOR JOINT
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006f14:	2104      	movs	r1, #4
 8006f16:	4848      	ldr	r0, [pc, #288]	; (8007038 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbd8>)
 8006f18:	f004 fc22 	bl	800b760 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006f1c:	f04f 0200 	mov.w	r2, #0
 8006f20:	f04f 0300 	mov.w	r3, #0
 8006f24:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006f28:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006f2c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f30:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006f34:	2201      	movs	r2, #1
 8006f36:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006f38:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f3c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006f40:	2201      	movs	r2, #1
 8006f42:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006f44:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f48:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006f4c:	220b      	movs	r2, #11
 8006f4e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006f52:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f56:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006f60:	461a      	mov	r2, r3
 8006f62:	2100      	movs	r1, #0
 8006f64:	f00d f925 	bl	80141b2 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006f68:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f6c:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f893 2310 	ldrb.w	r2, [r3, #784]	; 0x310
 8006f76:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f7a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006f7e:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006f80:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f84:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.natural8 = result;
 8006f8e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f92:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006f96:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006f9a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006f9e:	4610      	mov	r0, r2
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	f00d f9e9 	bl	801437e <memcpy>
 8006fac:	e00c      	b.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb68>
    }
    else {
        value._tag_ = 0;
 8006fae:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006fb2:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        value.empty = (uavcan_primitive_Empty_1_0){};
 8006fbc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006fc0:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	701a      	strb	r2, [r3, #0]
    }
    register_access_response.value = value;
 8006fc8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006fcc:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006fd0:	f507 62ac 	add.w	r2, r7, #1376	; 0x560
 8006fd4:	f5a2 6288 	sub.w	r2, r2, #1088	; 0x440
 8006fd8:	3310      	adds	r3, #16
 8006fda:	4611      	mov	r1, r2
 8006fdc:	f44f 7204 	mov.w	r2, #528	; 0x210
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f00d f9cc 	bl	801437e <memcpy>

    interface->send_response<RegisterAccessResponse>(
 8006fe6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006fea:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f000 fbdb 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8006ffa:	4604      	mov	r4, r0
 8006ffc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8007000:	f2a3 515c 	subw	r1, r3, #1372	; 0x55c
 8007004:	f507 704c 	add.w	r0, r7, #816	; 0x330
 8007008:	2304      	movs	r3, #4
 800700a:	9304      	str	r3, [sp, #16]
 800700c:	4a0b      	ldr	r2, [pc, #44]	; (800703c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbdc>)
 800700e:	f04f 0300 	mov.w	r3, #0
 8007012:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007016:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	680b      	ldr	r3, [r1, #0]
 800701e:	4a08      	ldr	r2, [pc, #32]	; (8007040 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbe0>)
 8007020:	4601      	mov	r1, r0
 8007022:	4620      	mov	r0, r4
 8007024:	f000 fc4c 	bl	80078c0 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
        &register_access_response,
        register_access_response_buf,
        transfer,
        uavcan_register_Access_1_0_FIXED_PORT_ID_
    );
}
 8007028:	bf00      	nop
 800702a:	f207 5764 	addw	r7, r7, #1380	; 0x564
 800702e:	46bd      	mov	sp, r7
 8007030:	bd90      	pop	{r4, r7, pc}
 8007032:	bf00      	nop
 8007034:	2000006c 	.word	0x2000006c
 8007038:	48000c00 	.word	0x48000c00
 800703c:	000f4240 	.word	0x000f4240
 8007040:	20000634 	.word	0x20000634

08007044 <send_JS>:
//}




void send_JS(joint_config * jc) {             //float* pos, float* vel, float* eff
 8007044:	b580      	push	{r7, lr}
 8007046:	b08c      	sub	sp, #48	; 0x30
 8007048:	af06      	add	r7, sp, #24
 800704a:	6078      	str	r0, [r7, #4]
//	pos.radian = steps_to_rads(tmc5160_position_read(), jc->full_steps);
//	uavcan_si_unit_angular_velocity_Scalar_1_0 vel;
//	vel.radian_per_second = steps_to_rads(tmc5160_velocity_read(), jc->full_steps);
	reg_udral_physics_kinematics_rotation_Planar_0_1 js_msg =
	{
			.angular_position = steps_to_rads(tmc5160_position_read(), jc->full_steps),
 800704c:	f002 fdd6 	bl	8009bfc <tmc5160_position_read>
 8007050:	4602      	mov	r2, r0
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	4619      	mov	r1, r3
 8007058:	4610      	mov	r0, r2
 800705a:	f003 f8ad 	bl	800a1b8 <steps_to_rads>
 800705e:	eef0 7a40 	vmov.f32	s15, s0
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc->full_steps),
			.angular_acceleration = eff_in
	};
 8007062:	edc7 7a03 	vstr	s15, [r7, #12]
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc->full_steps),
 8007066:	f002 fe03 	bl	8009c70 <tmc5160_velocity_read>
 800706a:	4602      	mov	r2, r0
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	4619      	mov	r1, r3
 8007072:	4610      	mov	r0, r2
 8007074:	f003 f8a0 	bl	800a1b8 <steps_to_rads>
 8007078:	eef0 7a40 	vmov.f32	s15, s0
	};
 800707c:	edc7 7a04 	vstr	s15, [r7, #16]
 8007080:	4b0c      	ldr	r3, [pc, #48]	; (80070b4 <send_JS+0x70>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	617b      	str	r3, [r7, #20]
    interface->send_msg<JS_msg>(
 8007086:	480c      	ldr	r0, [pc, #48]	; (80070b8 <send_JS+0x74>)
 8007088:	f000 fb92 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800708c:	f107 010c 	add.w	r1, r7, #12
 8007090:	2304      	movs	r3, #4
 8007092:	9304      	str	r3, [sp, #16]
 8007094:	4a09      	ldr	r2, [pc, #36]	; (80070bc <send_JS+0x78>)
 8007096:	f04f 0300 	mov.w	r3, #0
 800709a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800709e:	4b08      	ldr	r3, [pc, #32]	; (80070c0 <send_JS+0x7c>)
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80070a6:	4a07      	ldr	r2, [pc, #28]	; (80070c4 <send_JS+0x80>)
 80070a8:	f000 fc53 	bl	8007952 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&js_msg,
		js_buffer,
		AGENT_JS_SUB_PORT,
		&int_transfer_id
	);
}
 80070ac:	bf00      	nop
 80070ae:	3718      	adds	r7, #24
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	20000464 	.word	0x20000464
 80070b8:	200004c0 	.word	0x200004c0
 80070bc:	000f4240 	.word	0x000f4240
 80070c0:	2000074c 	.word	0x2000074c
 80070c4:	20000740 	.word	0x20000740

080070c8 <heartbeat>:
		AGENT_IMU_PORT,
		&int_transfer_id
	);
}

void heartbeat() {
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b088      	sub	sp, #32
 80070cc:	af06      	add	r7, sp, #24
	static uint8_t hbeat_buffer[HBeat::buffer_size];
	static CanardTransferID hbeat_transfer_id = 0;
	static uint32_t uptime = 0;
    uavcan_node_Heartbeat_1_0 heartbeat_msg = {
 80070ce:	463b      	mov	r3, r7
 80070d0:	2200      	movs	r2, #0
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	605a      	str	r2, [r3, #4]
        .uptime = uptime,
        .health = {uavcan_node_Health_1_0_NOMINAL},
        .mode = {uavcan_node_Mode_1_0_OPERATIONAL}
    };
 80070d6:	4b0f      	ldr	r3, [pc, #60]	; (8007114 <heartbeat+0x4c>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	603b      	str	r3, [r7, #0]
    interface->send_msg<HBeat>(
 80070dc:	480e      	ldr	r0, [pc, #56]	; (8007118 <heartbeat+0x50>)
 80070de:	f000 fb67 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80070e2:	4639      	mov	r1, r7
 80070e4:	2304      	movs	r3, #4
 80070e6:	9304      	str	r3, [sp, #16]
 80070e8:	4a0c      	ldr	r2, [pc, #48]	; (800711c <heartbeat+0x54>)
 80070ea:	f04f 0300 	mov.w	r3, #0
 80070ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070f2:	4b0b      	ldr	r3, [pc, #44]	; (8007120 <heartbeat+0x58>)
 80070f4:	9300      	str	r3, [sp, #0]
 80070f6:	f641 5355 	movw	r3, #7509	; 0x1d55
 80070fa:	4a0a      	ldr	r2, [pc, #40]	; (8007124 <heartbeat+0x5c>)
 80070fc:	f000 fc48 	bl	8007990 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&heartbeat_msg,
		hbeat_buffer,
		uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
		&hbeat_transfer_id
	);
    uptime += 1;
 8007100:	4b04      	ldr	r3, [pc, #16]	; (8007114 <heartbeat+0x4c>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	3301      	adds	r3, #1
 8007106:	4a03      	ldr	r2, [pc, #12]	; (8007114 <heartbeat+0x4c>)
 8007108:	6013      	str	r3, [r2, #0]
}
 800710a:	bf00      	nop
 800710c:	3708      	adds	r7, #8
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	20000758 	.word	0x20000758
 8007118:	200004c0 	.word	0x200004c0
 800711c:	000f4240 	.word	0x000f4240
 8007120:	20000757 	.word	0x20000757
 8007124:	20000750 	.word	0x20000750

08007128 <setup_cyphal>:

void setup_cyphal(FDCAN_HandleTypeDef* handler) {
 8007128:	b5b0      	push	{r4, r5, r7, lr}
 800712a:	b08e      	sub	sp, #56	; 0x38
 800712c:	af02      	add	r7, sp, #8
 800712e:	6078      	str	r0, [r7, #4]
	interface = std::shared_ptr<CyphalInterface>(
 8007130:	4b41      	ldr	r3, [pc, #260]	; (8007238 <setup_cyphal+0x110>)
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	2101      	movs	r1, #1
 800713c:	483f      	ldr	r0, [pc, #252]	; (800723c <setup_cyphal+0x114>)
 800713e:	f000 fc46 	bl	80079ce <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>
 8007142:	4602      	mov	r2, r0
 8007144:	f107 0308 	add.w	r3, r7, #8
 8007148:	4611      	mov	r1, r2
 800714a:	4618      	mov	r0, r3
 800714c:	f000 fc68 	bl	8007a20 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>
		         // memory location, node_id, fdcan handler, messages memory pool, utils ref
		CyphalInterface::create_bss<G4CAN, SystemAllocator>(buffer, JOINT_N, handler, 400, utilities)
	);
 8007150:	f107 0308 	add.w	r3, r7, #8
 8007154:	4619      	mov	r1, r3
 8007156:	483a      	ldr	r0, [pc, #232]	; (8007240 <setup_cyphal+0x118>)
 8007158:	f000 fc71 	bl	8007a3e <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>
	interface = std::shared_ptr<CyphalInterface>(
 800715c:	f107 0308 	add.w	r3, r7, #8
 8007160:	4618      	mov	r0, r3
 8007162:	f7fe ffb0 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	h_reader = new HBeatReader(interface);
 8007166:	f107 0310 	add.w	r3, r7, #16
 800716a:	4935      	ldr	r1, [pc, #212]	; (8007240 <setup_cyphal+0x118>)
 800716c:	4618      	mov	r0, r3
 800716e:	f7fe ff9a 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007172:	f107 0510 	add.w	r5, r7, #16
 8007176:	f44f 700e 	mov.w	r0, #568	; 0x238
 800717a:	f00b ff30 	bl	8012fde <_Znwj>
 800717e:	4603      	mov	r3, r0
 8007180:	461c      	mov	r4, r3
 8007182:	4629      	mov	r1, r5
 8007184:	4620      	mov	r0, r4
 8007186:	f7fe ffab 	bl	80060e0 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800718a:	4b2e      	ldr	r3, [pc, #184]	; (8007244 <setup_cyphal+0x11c>)
 800718c:	601c      	str	r4, [r3, #0]
 800718e:	f107 0310 	add.w	r3, r7, #16
 8007192:	4618      	mov	r0, r3
 8007194:	f7fe ff97 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	js_reader = new JSReader(interface);
 8007198:	f107 0318 	add.w	r3, r7, #24
 800719c:	4928      	ldr	r1, [pc, #160]	; (8007240 <setup_cyphal+0x118>)
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fe ff81 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80071a4:	f107 0518 	add.w	r5, r7, #24
 80071a8:	f44f 700e 	mov.w	r0, #568	; 0x238
 80071ac:	f00b ff17 	bl	8012fde <_Znwj>
 80071b0:	4603      	mov	r3, r0
 80071b2:	461c      	mov	r4, r3
 80071b4:	4629      	mov	r1, r5
 80071b6:	4620      	mov	r0, r4
 80071b8:	f7fe ffc2 	bl	8006140 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 80071bc:	4b22      	ldr	r3, [pc, #136]	; (8007248 <setup_cyphal+0x120>)
 80071be:	601c      	str	r4, [r3, #0]
 80071c0:	f107 0318 	add.w	r3, r7, #24
 80071c4:	4618      	mov	r0, r3
 80071c6:	f7fe ff7e 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	reg_access_service = new RegisterAccessReader(interface);
 80071ca:	f107 0320 	add.w	r3, r7, #32
 80071ce:	491c      	ldr	r1, [pc, #112]	; (8007240 <setup_cyphal+0x118>)
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7fe ff68 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80071d6:	f107 0520 	add.w	r5, r7, #32
 80071da:	f44f 700e 	mov.w	r0, #568	; 0x238
 80071de:	f00b fefe 	bl	8012fde <_Znwj>
 80071e2:	4603      	mov	r3, r0
 80071e4:	461c      	mov	r4, r3
 80071e6:	4629      	mov	r1, r5
 80071e8:	4620      	mov	r0, r4
 80071ea:	f7ff f915 	bl	8006418 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 80071ee:	4b17      	ldr	r3, [pc, #92]	; (800724c <setup_cyphal+0x124>)
 80071f0:	601c      	str	r4, [r3, #0]
 80071f2:	f107 0320 	add.w	r3, r7, #32
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7fe ff65 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	nireader = new NodeInfoReader(interface);
 80071fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007200:	490f      	ldr	r1, [pc, #60]	; (8007240 <setup_cyphal+0x118>)
 8007202:	4618      	mov	r0, r3
 8007204:	f7fe ff4f 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007208:	f107 0528 	add.w	r5, r7, #40	; 0x28
 800720c:	f44f 700e 	mov.w	r0, #568	; 0x238
 8007210:	f00b fee5 	bl	8012fde <_Znwj>
 8007214:	4603      	mov	r3, r0
 8007216:	461c      	mov	r4, r3
 8007218:	4629      	mov	r1, r5
 800721a:	4620      	mov	r0, r4
 800721c:	f7fe fff4 	bl	8006208 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 8007220:	4b0b      	ldr	r3, [pc, #44]	; (8007250 <setup_cyphal+0x128>)
 8007222:	601c      	str	r4, [r3, #0]
 8007224:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007228:	4618      	mov	r0, r3
 800722a:	f7fe ff4c 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 800722e:	bf00      	nop
 8007230:	3730      	adds	r7, #48	; 0x30
 8007232:	46bd      	mov	sp, r7
 8007234:	bdb0      	pop	{r4, r5, r7, pc}
 8007236:	bf00      	nop
 8007238:	200004c8 	.word	0x200004c8
 800723c:	20000468 	.word	0x20000468
 8007240:	200004c0 	.word	0x200004c0
 8007244:	200004e8 	.word	0x200004e8
 8007248:	200004ec 	.word	0x200004ec
 800724c:	20000630 	.word	0x20000630
 8007250:	200004f0 	.word	0x200004f0

08007254 <cyphal_loop>:

void cyphal_loop() {
 8007254:	b580      	push	{r7, lr}
 8007256:	af00      	add	r7, sp, #0
    interface->loop();
 8007258:	4804      	ldr	r0, [pc, #16]	; (800726c <cyphal_loop+0x18>)
 800725a:	f000 faa9 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800725e:	4603      	mov	r3, r0
 8007260:	4618      	mov	r0, r3
 8007262:	f009 f8fb 	bl	801045c <_ZN15CyphalInterface4loopEv>
}
 8007266:	bf00      	nop
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	200004c0 	.word	0x200004c0

08007270 <cyphal_can_starter>:

void cyphal_can_starter(FDCAN_HandleTypeDef* hfdcan)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b08c      	sub	sp, #48	; 0x30
 8007274:	af02      	add	r7, sp, #8
 8007276:	6078      	str	r0, [r7, #4]

	CanardFilter cyphal_filter_for_node_id = canardMakeFilterForServices(JOINT_N);
 8007278:	f107 0320 	add.w	r3, r7, #32
 800727c:	2101      	movs	r1, #1
 800727e:	4618      	mov	r0, r3
 8007280:	f00b fe5e 	bl	8012f40 <canardMakeFilterForServices>
	CanardFilter cyphal_filter_for_JS = canardMakeFilterForSubject(JS_SUB_PORT_ID);//JS_SUB_PORT_ID //1121
 8007284:	f107 0318 	add.w	r3, r7, #24
 8007288:	f240 4161 	movw	r1, #1121	; 0x461
 800728c:	4618      	mov	r0, r3
 800728e:	f00b fe37 	bl	8012f00 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_for_HB = canardMakeFilterForSubject(7509);//JS_SUB_PORT_ID
 8007292:	f107 0310 	add.w	r3, r7, #16
 8007296:	f641 5155 	movw	r1, #7509	; 0x1d55
 800729a:	4618      	mov	r0, r3
 800729c:	f00b fe30 	bl	8012f00 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_consolidated = canardConsolidateFilters(&cyphal_filter_for_node_id, &cyphal_filter_for_JS);
 80072a0:	f107 0308 	add.w	r3, r7, #8
 80072a4:	f107 0218 	add.w	r2, r7, #24
 80072a8:	f107 0120 	add.w	r1, r7, #32
 80072ac:	4618      	mov	r0, r3
 80072ae:	f00b fe69 	bl	8012f84 <canardConsolidateFilters>

	static FDCAN_FilterTypeDef sFilterConfig;
	static FDCAN_FilterTypeDef hbFilterConfig;
	static FDCAN_FilterTypeDef niFilterConfig;

	niFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80072b2:	4b4c      	ldr	r3, [pc, #304]	; (80073e4 <cyphal_can_starter+0x174>)
 80072b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80072b8:	601a      	str	r2, [r3, #0]
	niFilterConfig.FilterIndex = 0;
 80072ba:	4b4a      	ldr	r3, [pc, #296]	; (80073e4 <cyphal_can_starter+0x174>)
 80072bc:	2200      	movs	r2, #0
 80072be:	605a      	str	r2, [r3, #4]
	niFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80072c0:	4b48      	ldr	r3, [pc, #288]	; (80073e4 <cyphal_can_starter+0x174>)
 80072c2:	2202      	movs	r2, #2
 80072c4:	609a      	str	r2, [r3, #8]
	niFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80072c6:	4b47      	ldr	r3, [pc, #284]	; (80073e4 <cyphal_can_starter+0x174>)
 80072c8:	2201      	movs	r2, #1
 80072ca:	60da      	str	r2, [r3, #12]
	niFilterConfig.FilterID1 =  cyphal_filter_for_node_id.extended_can_id;
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	4a45      	ldr	r2, [pc, #276]	; (80073e4 <cyphal_can_starter+0x174>)
 80072d0:	6113      	str	r3, [r2, #16]
	niFilterConfig.FilterID2 =  cyphal_filter_for_node_id.extended_mask;
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	4a43      	ldr	r2, [pc, #268]	; (80073e4 <cyphal_can_starter+0x174>)
 80072d6:	6153      	str	r3, [r2, #20]

	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80072d8:	4b43      	ldr	r3, [pc, #268]	; (80073e8 <cyphal_can_starter+0x178>)
 80072da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80072de:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex = 1;
 80072e0:	4b41      	ldr	r3, [pc, #260]	; (80073e8 <cyphal_can_starter+0x178>)
 80072e2:	2201      	movs	r2, #1
 80072e4:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80072e6:	4b40      	ldr	r3, [pc, #256]	; (80073e8 <cyphal_can_starter+0x178>)
 80072e8:	2202      	movs	r2, #2
 80072ea:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80072ec:	4b3e      	ldr	r3, [pc, #248]	; (80073e8 <cyphal_can_starter+0x178>)
 80072ee:	2201      	movs	r2, #1
 80072f0:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterID1 =  cyphal_filter_for_JS.extended_can_id;
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	4a3c      	ldr	r2, [pc, #240]	; (80073e8 <cyphal_can_starter+0x178>)
 80072f6:	6113      	str	r3, [r2, #16]
	sFilterConfig.FilterID2 =  cyphal_filter_for_JS.extended_mask;
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	4a3b      	ldr	r2, [pc, #236]	; (80073e8 <cyphal_can_starter+0x178>)
 80072fc:	6153      	str	r3, [r2, #20]

	hbFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80072fe:	4b3b      	ldr	r3, [pc, #236]	; (80073ec <cyphal_can_starter+0x17c>)
 8007300:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007304:	601a      	str	r2, [r3, #0]
	hbFilterConfig.FilterIndex = 2;
 8007306:	4b39      	ldr	r3, [pc, #228]	; (80073ec <cyphal_can_starter+0x17c>)
 8007308:	2202      	movs	r2, #2
 800730a:	605a      	str	r2, [r3, #4]
	hbFilterConfig.FilterType = FDCAN_FILTER_MASK;
 800730c:	4b37      	ldr	r3, [pc, #220]	; (80073ec <cyphal_can_starter+0x17c>)
 800730e:	2202      	movs	r2, #2
 8007310:	609a      	str	r2, [r3, #8]
	hbFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8007312:	4b36      	ldr	r3, [pc, #216]	; (80073ec <cyphal_can_starter+0x17c>)
 8007314:	2201      	movs	r2, #1
 8007316:	60da      	str	r2, [r3, #12]
	hbFilterConfig.FilterID1 =  cyphal_filter_for_HB.extended_can_id;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	4a34      	ldr	r2, [pc, #208]	; (80073ec <cyphal_can_starter+0x17c>)
 800731c:	6113      	str	r3, [r2, #16]
	hbFilterConfig.FilterID2 =  cyphal_filter_for_HB.extended_mask;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	4a32      	ldr	r2, [pc, #200]	; (80073ec <cyphal_can_starter+0x17c>)
 8007322:	6153      	str	r3, [r2, #20]



	if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT) != HAL_OK)
 8007324:	2302      	movs	r3, #2
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	2302      	movs	r3, #2
 800732a:	2202      	movs	r2, #2
 800732c:	2102      	movs	r1, #2
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f003 fdaa 	bl	800ae88 <HAL_FDCAN_ConfigGlobalFilter>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	bf14      	ite	ne
 800733a:	2301      	movne	r3, #1
 800733c:	2300      	moveq	r3, #0
 800733e:	b2db      	uxtb	r3, r3
 8007340:	2b00      	cmp	r3, #0
 8007342:	d001      	beq.n	8007348 <cyphal_can_starter+0xd8>
	{
	  Error_Handler();
 8007344:	f7fa fe29 	bl	8001f9a <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &niFilterConfig) != HAL_OK) {
 8007348:	4926      	ldr	r1, [pc, #152]	; (80073e4 <cyphal_can_starter+0x174>)
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f003 fd42 	bl	800add4 <HAL_FDCAN_ConfigFilter>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	bf14      	ite	ne
 8007356:	2301      	movne	r3, #1
 8007358:	2300      	moveq	r3, #0
 800735a:	b2db      	uxtb	r3, r3
 800735c:	2b00      	cmp	r3, #0
 800735e:	d001      	beq.n	8007364 <cyphal_can_starter+0xf4>
	  Error_Handler();
 8007360:	f7fa fe1b 	bl	8001f9a <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK) {
 8007364:	4920      	ldr	r1, [pc, #128]	; (80073e8 <cyphal_can_starter+0x178>)
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f003 fd34 	bl	800add4 <HAL_FDCAN_ConfigFilter>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	bf14      	ite	ne
 8007372:	2301      	movne	r3, #1
 8007374:	2300      	moveq	r3, #0
 8007376:	b2db      	uxtb	r3, r3
 8007378:	2b00      	cmp	r3, #0
 800737a:	d001      	beq.n	8007380 <cyphal_can_starter+0x110>
	  Error_Handler();
 800737c:	f7fa fe0d 	bl	8001f9a <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &hbFilterConfig) != HAL_OK) {
 8007380:	491a      	ldr	r1, [pc, #104]	; (80073ec <cyphal_can_starter+0x17c>)
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f003 fd26 	bl	800add4 <HAL_FDCAN_ConfigFilter>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	bf14      	ite	ne
 800738e:	2301      	movne	r3, #1
 8007390:	2300      	moveq	r3, #0
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <cyphal_can_starter+0x12c>
	  Error_Handler();
 8007398:	f7fa fdff 	bl	8001f9a <Error_Handler>
	}

	if (HAL_FDCAN_ConfigTxDelayCompensation(hfdcan, 5, 0) != HAL_OK) {
 800739c:	2200      	movs	r2, #0
 800739e:	2105      	movs	r1, #5
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f003 fda2 	bl	800aeea <HAL_FDCAN_ConfigTxDelayCompensation>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	bf14      	ite	ne
 80073ac:	2301      	movne	r3, #1
 80073ae:	2300      	moveq	r3, #0
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d001      	beq.n	80073ba <cyphal_can_starter+0x14a>
	  Error_Handler();
 80073b6:	f7fa fdf0 	bl	8001f9a <Error_Handler>
	}
	if (HAL_FDCAN_EnableTxDelayCompensation(hfdcan) != HAL_OK) {
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f003 fdb7 	bl	800af2e <HAL_FDCAN_EnableTxDelayCompensation>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	bf14      	ite	ne
 80073c6:	2301      	movne	r3, #1
 80073c8:	2300      	moveq	r3, #0
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <cyphal_can_starter+0x164>
	  Error_Handler();
 80073d0:	f7fa fde3 	bl	8001f9a <Error_Handler>
//	if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
//	{
//	  Error_Handler();
//	}

	HAL_FDCAN_Start(hfdcan);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f003 fdcb 	bl	800af70 <HAL_FDCAN_Start>
}
 80073da:	bf00      	nop
 80073dc:	3728      	adds	r7, #40	; 0x28
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	2000078c 	.word	0x2000078c
 80073e8:	2000075c 	.word	0x2000075c
 80073ec:	20000774 	.word	0x20000774

080073f0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b082      	sub	sp, #8
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
      { delete this; }
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d005      	beq.n	800740a <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x1a>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3304      	adds	r3, #4
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	4798      	blx	r3
 800740a:	bf00      	nop
 800740c:	3708      	adds	r7, #8
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}

08007412 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 8007412:	b480      	push	{r7}
 8007414:	b083      	sub	sp, #12
 8007416:	af00      	add	r7, sp, #0
 8007418:	6078      	str	r0, [r7, #4]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	461a      	mov	r2, r3
 800741e:	2300      	movs	r3, #0
 8007420:	6013      	str	r3, [r2, #0]
 8007422:	6053      	str	r3, [r2, #4]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	609a      	str	r2, [r3, #8]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4618      	mov	r0, r3
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <_ZNSt8functionIFyvEEC1ERKS1_>:
       *  @post `bool(*this) == bool(__x)`
       *
       *  The newly-created %function contains a copy of the target of
       *  `__x` (if it has one).
       */
      function(const function& __x)
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	461a      	mov	r2, r3
 8007446:	2300      	movs	r3, #0
 8007448:	6013      	str	r3, [r2, #0]
 800744a:	6053      	str	r3, [r2, #4]
 800744c:	6093      	str	r3, [r2, #8]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4618      	mov	r0, r3
 8007452:	f7ff ffde 	bl	8007412 <_ZNSt14_Function_baseC1Ev>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	60da      	str	r2, [r3, #12]
      {
	if (static_cast<bool>(__x))
 800745c:	6838      	ldr	r0, [r7, #0]
 800745e:	f000 fb21 	bl	8007aa4 <_ZNKSt8functionIFyvEEcvbEv>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00d      	beq.n	8007484 <_ZNSt8functionIFyvEEC1ERKS1_+0x4c>
	  {
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	6839      	ldr	r1, [r7, #0]
 8007470:	2202      	movs	r2, #2
 8007472:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	68da      	ldr	r2, [r3, #12]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	609a      	str	r2, [r3, #8]
	  }
      }
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4618      	mov	r0, r3
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 800748e:	b580      	push	{r7, lr}
 8007490:	b082      	sub	sp, #8
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
 8007496:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	461a      	mov	r2, r3
 800749c:	2300      	movs	r3, #0
 800749e:	6013      	str	r3, [r2, #0]
 80074a0:	6053      	str	r3, [r2, #4]
 80074a2:	6093      	str	r3, [r2, #8]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff ffb3 	bl	8007412 <_ZNSt14_Function_baseC1Ev>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 80074b2:	6838      	ldr	r0, [r7, #0]
 80074b4:	f000 fb06 	bl	8007ac4 <_ZNKSt8functionIFvvEEcvbEv>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00d      	beq.n	80074da <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	6839      	ldr	r1, [r7, #0]
 80074c6:	2202      	movs	r2, #2
 80074c8:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68da      	ldr	r2, [r3, #12]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	689a      	ldr	r2, [r3, #8]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	609a      	str	r2, [r3, #8]
      }
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4618      	mov	r0, r3
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>:
      const deleter_type&
      get_deleter() const noexcept
      { return _M_t._M_deleter(); }

      /// Return @c true if the stored pointer is not null.
      explicit operator bool() const noexcept
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 faf9 	bl	8007ae4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	bf14      	ite	ne
 80074f8:	2301      	movne	r3, #1
 80074fa:	2300      	moveq	r3, #0
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	4618      	mov	r0, r3
 8007500:	3708      	adds	r7, #8
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}

08007506 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 8007506:	b580      	push	{r7, lr}
 8007508:	b082      	sub	sp, #8
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
	return get();
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 fae8 	bl	8007ae4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8007514:	4603      	mov	r3, r0
      }
 8007516:	4618      	mov	r0, r3
 8007518:	3708      	adds	r7, #8
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800751e:	b580      	push	{r7, lr}
 8007520:	b082      	sub	sp, #8
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
 8007526:	6039      	str	r1, [r7, #0]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	683a      	ldr	r2, [r7, #0]
 800752c:	4611      	mov	r1, r2
 800752e:	4618      	mov	r0, r3
 8007530:	f000 fae5 	bl	8007afe <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4618      	mov	r0, r3
 8007538:	3708      	adds	r7, #8
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}

0800753e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 800753e:	b580      	push	{r7, lr}
 8007540:	b082      	sub	sp, #8
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
 8007546:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6839      	ldr	r1, [r7, #0]
 800754c:	4618      	mov	r0, r3
 800754e:	f7ff ffe6 	bl	800751e <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4618      	mov	r0, r3
 8007556:	3708      	adds	r7, #8
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 800755c:	b590      	push	{r4, r7, lr}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	4618      	mov	r0, r3
 8007568:	f000 fadd 	bl	8007b26 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 800756c:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00c      	beq.n	8007590 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 fae2 	bl	8007b40 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>
 800757c:	4604      	mov	r4, r0
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f000 faeb 	bl	8007b5a <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>
 8007584:	4603      	mov	r3, r0
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4619      	mov	r1, r3
 800758a:	4620      	mov	r0, r4
 800758c:	f000 faf0 	bl	8007b70 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>
	__ptr = pointer();
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2200      	movs	r2, #0
 8007594:	601a      	str	r2, [r3, #0]
      }
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4618      	mov	r0, r3
 800759a:	3714      	adds	r7, #20
 800759c:	46bd      	mov	sp, r7
 800759e:	bd90      	pop	{r4, r7, pc}

080075a0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~__shared_count() noexcept
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
	if (_M_pi != nullptr)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d004      	beq.n	80075ba <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1a>
	  _M_pi->_M_release();
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7fa fd10 	bl	8001fda <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>
      }
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4618      	mov	r0, r3
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>:
       */
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2774. std::function construction vs assignment
      template<typename _Functor,
	       typename _Constraints = _Requires<_Callable<_Functor>>>
	function(_Functor&& __f)
 80075c4:	b590      	push	{r4, r7, lr}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
	noexcept(_Handler<_Functor>::template _S_nothrow_init<_Functor>())
	: _Function_base()
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	461a      	mov	r2, r3
 80075d2:	2300      	movs	r3, #0
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	6053      	str	r3, [r2, #4]
 80075d8:	6093      	str	r3, [r2, #8]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4618      	mov	r0, r3
 80075de:	f7ff ff18 	bl	8007412 <_ZNSt14_Function_baseC1Ev>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2200      	movs	r2, #0
 80075e6:	60da      	str	r2, [r3, #12]
	      "std::function target must be constructible from the "
	      "constructor argument");

	  using _My_handler = _Handler<_Functor>;

	  if (_My_handler::_M_not_empty_function(__f))
 80075e8:	6838      	ldr	r0, [r7, #0]
 80075ea:	f000 fad2 	bl	8007b92 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00e      	beq.n	8007612 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x4e>
	    {
	      _My_handler::_M_init_functor(_M_functor,
 80075f4:	687c      	ldr	r4, [r7, #4]
 80075f6:	6838      	ldr	r0, [r7, #0]
 80075f8:	f000 fadb 	bl	8007bb2 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 80075fc:	4603      	mov	r3, r0
 80075fe:	4619      	mov	r1, r3
 8007600:	4620      	mov	r0, r4
 8007602:	f000 fae1 	bl	8007bc8 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
					   std::forward<_Functor>(__f));
	      _M_invoker = &_My_handler::_M_invoke;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a04      	ldr	r2, [pc, #16]	; (800761c <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x58>)
 800760a:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a04      	ldr	r2, [pc, #16]	; (8007620 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x5c>)
 8007610:	609a      	str	r2, [r3, #8]
	    }
	}
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4618      	mov	r0, r3
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	bd90      	pop	{r4, r7, pc}
 800761c:	08007bed 	.word	0x08007bed
 8007620:	08007c11 	.word	0x08007c11

08007624 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 8007624:	b590      	push	{r4, r7, lr}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
	: _Function_base()
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	461a      	mov	r2, r3
 8007632:	2300      	movs	r3, #0
 8007634:	6013      	str	r3, [r2, #0]
 8007636:	6053      	str	r3, [r2, #4]
 8007638:	6093      	str	r3, [r2, #8]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4618      	mov	r0, r3
 800763e:	f7ff fee8 	bl	8007412 <_ZNSt14_Function_baseC1Ev>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 8007648:	6838      	ldr	r0, [r7, #0]
 800764a:	f000 fb00 	bl	8007c4e <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 800764e:	4603      	mov	r3, r0
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00e      	beq.n	8007672 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 8007654:	687c      	ldr	r4, [r7, #4]
 8007656:	6838      	ldr	r0, [r7, #0]
 8007658:	f000 fb09 	bl	8007c6e <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 800765c:	4603      	mov	r3, r0
 800765e:	4619      	mov	r1, r3
 8007660:	4620      	mov	r0, r4
 8007662:	f000 fb0f 	bl	8007c84 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a04      	ldr	r2, [pc, #16]	; (800767c <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 800766a:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a04      	ldr	r2, [pc, #16]	; (8007680 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 8007670:	609a      	str	r2, [r3, #8]
	}
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4618      	mov	r0, r3
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	bd90      	pop	{r4, r7, pc}
 800767c:	08007ca9 	.word	0x08007ca9
 8007680:	08007cc7 	.word	0x08007cc7

08007684 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>:
      __shared_count(const __shared_count& __r) noexcept
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
      : _M_pi(__r._M_pi)
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	601a      	str	r2, [r3, #0]
	if (_M_pi != nullptr)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d004      	beq.n	80076a8 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_+0x24>
	  _M_pi->_M_add_ref_copy();
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fa fc8a 	bl	8001fbc <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>
      }
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4618      	mov	r0, r3
 80076ac:	3708      	adds	r7, #8
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>:
        interface->subscribe(port_id, T::extent, kind, &sub);
    }

    virtual void handler(const Type&, CanardRxTransfer*) = 0;
public:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b086      	sub	sp, #24
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	60f8      	str	r0, [r7, #12]
 80076ba:	60b9      	str	r1, [r7, #8]
 80076bc:	4613      	mov	r3, r2
 80076be:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 80076c0:	f107 0310 	add.w	r3, r7, #16
 80076c4:	68b9      	ldr	r1, [r7, #8]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f7fe fced 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80076cc:	88fa      	ldrh	r2, [r7, #6]
 80076ce:	f107 0110 	add.w	r1, r7, #16
 80076d2:	2300      	movs	r3, #0
 80076d4:	68f8      	ldr	r0, [r7, #12]
 80076d6:	f000 fb15 	bl	8007d04 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 80076da:	f107 0310 	add.w	r3, r7, #16
 80076de:	4618      	mov	r0, r3
 80076e0:	f7fe fcf1 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	4618      	mov	r0, r3
 80076e8:	3718      	adds	r7, #24
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}

080076ee <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b086      	sub	sp, #24
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	60f8      	str	r0, [r7, #12]
 80076f6:	60b9      	str	r1, [r7, #8]
 80076f8:	4613      	mov	r3, r2
 80076fa:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 80076fc:	f107 0310 	add.w	r3, r7, #16
 8007700:	68b9      	ldr	r1, [r7, #8]
 8007702:	4618      	mov	r0, r3
 8007704:	f7fe fccf 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007708:	88fa      	ldrh	r2, [r7, #6]
 800770a:	f107 0110 	add.w	r1, r7, #16
 800770e:	2300      	movs	r3, #0
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	f000 fb29 	bl	8007d68 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8007716:	f107 0310 	add.w	r3, r7, #16
 800771a:	4618      	mov	r0, r3
 800771c:	f7fe fcd3 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4618      	mov	r0, r3
 8007724:	3718      	adds	r7, #24
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
	...

0800772c <_ZN9IListenerIP16CanardRxTransferEC1Ev>:
#pragma once

template <typename T>
class IListener {
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	4a04      	ldr	r2, [pc, #16]	; (8007748 <_ZN9IListenerIP16CanardRxTransferEC1Ev+0x1c>)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	601a      	str	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4618      	mov	r0, r3
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	08018348 	.word	0x08018348

0800774c <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	4611      	mov	r1, r2
 8007758:	461a      	mov	r2, r3
 800775a:	460b      	mov	r3, r1
 800775c:	80fb      	strh	r3, [r7, #6]
 800775e:	4613      	mov	r3, r2
 8007760:	717b      	strb	r3, [r7, #5]
        InterfacePtr interface,
        CanardPortID port_id,
        CanardTransferKind kind
    ): interface(interface), kind(kind) {
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	4618      	mov	r0, r3
 8007766:	f7ff ffe1 	bl	800772c <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 800776a:	4a10      	ldr	r2, [pc, #64]	; (80077ac <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	601a      	str	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	797a      	ldrb	r2, [r7, #5]
 8007774:	711a      	strb	r2, [r3, #4]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	3308      	adds	r3, #8
 800777a:	f44f 720a 	mov.w	r2, #552	; 0x228
 800777e:	2100      	movs	r1, #0
 8007780:	4618      	mov	r0, r3
 8007782:	f00c fd16 	bl	80141b2 <memset>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800778c:	68b9      	ldr	r1, [r7, #8]
 800778e:	4618      	mov	r0, r3
 8007790:	f7fe fc89 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007794:	797a      	ldrb	r2, [r7, #5]
 8007796:	88fb      	ldrh	r3, [r7, #6]
 8007798:	4619      	mov	r1, r3
 800779a:	68f8      	ldr	r0, [r7, #12]
 800779c:	f000 fb16 	bl	8007dcc <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>
    };
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	4618      	mov	r0, r3
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	080182f8 	.word	0x080182f8

080077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>:
      operator->() const noexcept
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
	return _M_get();
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 fb25 	bl	8007e08 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>
 80077be:	4603      	mov	r3, r0
      }
 80077c0:	4618      	mov	r0, r3
 80077c2:	3708      	adds	r7, #8
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::send_response(
 80077c8:	b5b0      	push	{r4, r5, r7, lr}
 80077ca:	b08c      	sub	sp, #48	; 0x30
 80077cc:	af04      	add	r7, sp, #16
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
 80077d4:	603b      	str	r3, [r7, #0]
    CanardRxTransfer *transfer,
    CanardPortID port,
    uint64_t timeout_delta,
    CanardPriority priority
) const {
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 80077d6:	f240 1339 	movw	r3, #313	; 0x139
 80077da:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 80077dc:	f107 031c 	add.w	r3, r7, #28
 80077e0:	461a      	mov	r2, r3
 80077e2:	6879      	ldr	r1, [r7, #4]
 80077e4:	68b8      	ldr	r0, [r7, #8]
 80077e6:	f7fe fa93 	bl	8005d10 <uavcan_node_GetInfo_Response_1_0_serialize_>
 80077ea:	4603      	mov	r3, r0
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	09db      	lsrs	r3, r3, #7
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d005      	beq.n	8007802 <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	3310      	adds	r3, #16
 80077fc:	4618      	mov	r0, r3
 80077fe:	f000 fb0f 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
    }
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007802:	f107 0314 	add.w	r3, r7, #20
 8007806:	2200      	movs	r2, #0
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	809a      	strh	r2, [r3, #4]
 800780c:	2301      	movs	r3, #1
 800780e:	757b      	strb	r3, [r7, #21]
 8007810:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8007814:	753b      	strb	r3, [r7, #20]
 8007816:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007818:	82fb      	strh	r3, [r7, #22]
            .priority = priority,
            .transfer_kind = CanardTransferKindResponse,
            .port_id = port,
            .remote_node_id = transfer->metadata.remote_node_id,
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 800781e:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007824:	767b      	strb	r3, [r7, #25]
    };
    push(
        utilities.micros_64() + timeout_delta,
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	4618      	mov	r0, r3
 800782c:	f000 fb0e 	bl	8007e4c <_ZNKSt8functionIFyvEEclEv>
    push(
 8007830:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007834:	1884      	adds	r4, r0, r2
 8007836:	eb41 0503 	adc.w	r5, r1, r3
 800783a:	69fb      	ldr	r3, [r7, #28]
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	9202      	str	r2, [sp, #8]
 8007840:	9301      	str	r3, [sp, #4]
 8007842:	f107 0314 	add.w	r3, r7, #20
 8007846:	9300      	str	r3, [sp, #0]
 8007848:	4622      	mov	r2, r4
 800784a:	462b      	mov	r3, r5
 800784c:	68f8      	ldr	r0, [r7, #12]
 800784e:	f008 fd97 	bl	8010380 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
        &cyphal_transfer_metadata,
        cyphal_buf_size,
        buffer
    );
}
 8007852:	bf00      	nop
 8007854:	3720      	adds	r7, #32
 8007856:	46bd      	mov	sp, r7
 8007858:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800785c <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	4611      	mov	r1, r2
 8007868:	461a      	mov	r2, r3
 800786a:	460b      	mov	r3, r1
 800786c:	80fb      	strh	r3, [r7, #6]
 800786e:	4613      	mov	r3, r2
 8007870:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	4618      	mov	r0, r3
 8007876:	f7ff ff59 	bl	800772c <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 800787a:	4a10      	ldr	r2, [pc, #64]	; (80078bc <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	601a      	str	r2, [r3, #0]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	797a      	ldrb	r2, [r7, #5]
 8007884:	711a      	strb	r2, [r3, #4]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	3308      	adds	r3, #8
 800788a:	f44f 720a 	mov.w	r2, #552	; 0x228
 800788e:	2100      	movs	r1, #0
 8007890:	4618      	mov	r0, r3
 8007892:	f00c fc8e 	bl	80141b2 <memset>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800789c:	68b9      	ldr	r1, [r7, #8]
 800789e:	4618      	mov	r0, r3
 80078a0:	f7fe fc01 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 80078a4:	797a      	ldrb	r2, [r7, #5]
 80078a6:	88fb      	ldrh	r3, [r7, #6]
 80078a8:	4619      	mov	r1, r3
 80078aa:	68f8      	ldr	r0, [r7, #12]
 80078ac:	f000 fae7 	bl	8007e7e <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>
    };
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	4618      	mov	r0, r3
 80078b4:	3710      	adds	r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	080182d8 	.word	0x080182d8

080078c0 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
inline void CyphalInterface::send_response(
 80078c0:	b5b0      	push	{r4, r5, r7, lr}
 80078c2:	b08c      	sub	sp, #48	; 0x30
 80078c4:	af04      	add	r7, sp, #16
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	607a      	str	r2, [r7, #4]
 80078cc:	603b      	str	r3, [r7, #0]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 80078ce:	f240 130b 	movw	r3, #267	; 0x10b
 80078d2:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 80078d4:	f107 031c 	add.w	r3, r7, #28
 80078d8:	461a      	mov	r2, r3
 80078da:	6879      	ldr	r1, [r7, #4]
 80078dc:	68b8      	ldr	r0, [r7, #8]
 80078de:	f7fe f885 	bl	80059ec <uavcan_register_Access_Response_1_0_serialize_>
 80078e2:	4603      	mov	r3, r0
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	09db      	lsrs	r3, r3, #7
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d005      	beq.n	80078fa <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	3310      	adds	r3, #16
 80078f4:	4618      	mov	r0, r3
 80078f6:	f000 fa93 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 80078fa:	f107 0314 	add.w	r3, r7, #20
 80078fe:	2200      	movs	r2, #0
 8007900:	601a      	str	r2, [r3, #0]
 8007902:	809a      	strh	r2, [r3, #4]
 8007904:	2301      	movs	r3, #1
 8007906:	757b      	strb	r3, [r7, #21]
 8007908:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800790c:	753b      	strb	r3, [r7, #20]
 800790e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007910:	82fb      	strh	r3, [r7, #22]
            .remote_node_id = transfer->metadata.remote_node_id,
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007916:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 800791c:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	4618      	mov	r0, r3
 8007924:	f000 fa92 	bl	8007e4c <_ZNKSt8functionIFyvEEclEv>
    push(
 8007928:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800792c:	1884      	adds	r4, r0, r2
 800792e:	eb41 0503 	adc.w	r5, r1, r3
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	9202      	str	r2, [sp, #8]
 8007938:	9301      	str	r3, [sp, #4]
 800793a:	f107 0314 	add.w	r3, r7, #20
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	4622      	mov	r2, r4
 8007942:	462b      	mov	r3, r5
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f008 fd1b 	bl	8010380 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
}
 800794a:	bf00      	nop
 800794c:	3720      	adds	r7, #32
 800794e:	46bd      	mov	sp, r7
 8007950:	bdb0      	pop	{r4, r5, r7, pc}

08007952 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8007952:	b580      	push	{r7, lr}
 8007954:	b08a      	sub	sp, #40	; 0x28
 8007956:	af06      	add	r7, sp, #24
 8007958:	60f8      	str	r0, [r7, #12]
 800795a:	60b9      	str	r1, [r7, #8]
 800795c:	607a      	str	r2, [r7, #4]
 800795e:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 8007960:	8879      	ldrh	r1, [r7, #2]
 8007962:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007966:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800796a:	23ff      	movs	r3, #255	; 0xff
 800796c:	9303      	str	r3, [sp, #12]
 800796e:	2300      	movs	r3, #0
 8007970:	9302      	str	r3, [sp, #8]
 8007972:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007976:	9301      	str	r3, [sp, #4]
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	460b      	mov	r3, r1
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	68b9      	ldr	r1, [r7, #8]
 8007982:	68f8      	ldr	r0, [r7, #12]
 8007984:	f000 fa9a 	bl	8007ebc <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 8007988:	bf00      	nop
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8007990:	b580      	push	{r7, lr}
 8007992:	b08a      	sub	sp, #40	; 0x28
 8007994:	af06      	add	r7, sp, #24
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]
 800799c:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 800799e:	8879      	ldrh	r1, [r7, #2]
 80079a0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80079a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079a8:	23ff      	movs	r3, #255	; 0xff
 80079aa:	9303      	str	r3, [sp, #12]
 80079ac:	2300      	movs	r3, #0
 80079ae:	9302      	str	r3, [sp, #8]
 80079b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80079b4:	9301      	str	r3, [sp, #4]
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	9300      	str	r3, [sp, #0]
 80079ba:	460b      	mov	r3, r1
 80079bc:	687a      	ldr	r2, [r7, #4]
 80079be:	68b9      	ldr	r1, [r7, #8]
 80079c0:	68f8      	ldr	r0, [r7, #12]
 80079c2:	f000 fac5 	bl	8007f50 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 80079c6:	bf00      	nop
 80079c8:	3710      	adds	r7, #16
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}

080079ce <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>:
    template <typename Provider, class Allocator, class... Args> static CyphalInterface* create_bss(
 80079ce:	b590      	push	{r4, r7, lr}
 80079d0:	b08b      	sub	sp, #44	; 0x2c
 80079d2:	af02      	add	r7, sp, #8
 80079d4:	60f8      	str	r0, [r7, #12]
 80079d6:	607a      	str	r2, [r7, #4]
 80079d8:	603b      	str	r3, [r7, #0]
 80079da:	460b      	mov	r3, r1
 80079dc:	72fb      	strb	r3, [r7, #11]
        typename Provider::Handler handler,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& config
    ) {
        std::byte** inout_buffer = &buffer;
 80079de:	f107 030c 	add.w	r3, r7, #12
 80079e2:	61fb      	str	r3, [r7, #28]
        AbstractCANProvider* provider  = Provider::template create_bss<Allocator>(inout_buffer, handler, node_id, queue_len, args..., config);
 80079e4:	7afa      	ldrb	r2, [r7, #11]
 80079e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079e8:	9300      	str	r3, [sp, #0]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	6879      	ldr	r1, [r7, #4]
 80079ee:	69f8      	ldr	r0, [r7, #28]
 80079f0:	f000 faf8 	bl	8007fe4 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>
 80079f4:	61b8      	str	r0, [r7, #24]

        std::byte* interface_ptr = *inout_buffer;
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	617b      	str	r3, [r7, #20]
        auto interface = new (interface_ptr) CyphalInterface(node_id, config, provider);
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	4619      	mov	r1, r3
 8007a00:	200c      	movs	r0, #12
 8007a02:	f7fa facf 	bl	8001fa4 <_ZnwjPv>
 8007a06:	4604      	mov	r4, r0
 8007a08:	7af9      	ldrb	r1, [r7, #11]
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f7fa fbfa 	bl	8002208 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>
 8007a14:	613c      	str	r4, [r7, #16]

        return interface;
 8007a16:	693b      	ldr	r3, [r7, #16]
    }
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3724      	adds	r7, #36	; 0x24
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd90      	pop	{r4, r7, pc}

08007a20 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>:
       *  @post   use_count() == 1 && get() == __p
       *  @throw  std::bad_alloc, in which case @c delete @a __p is called.
       */
      template<typename _Yp, typename = _Constructible<_Yp*>>
	explicit
	shared_ptr(_Yp* __p) : __shared_ptr<_Tp>(__p) { }
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b082      	sub	sp, #8
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6839      	ldr	r1, [r7, #0]
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f000 fb26 	bl	8008080 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4618      	mov	r0, r3
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>:
	}
#pragma GCC diagnostic pop
#endif

      shared_ptr&
      operator=(shared_ptr&& __r) noexcept
 8007a3e:	b590      	push	{r4, r7, lr}
 8007a40:	b083      	sub	sp, #12
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
 8007a46:	6039      	str	r1, [r7, #0]
      {
	this->__shared_ptr<_Tp>::operator=(std::move(__r));
 8007a48:	687c      	ldr	r4, [r7, #4]
 8007a4a:	6838      	ldr	r0, [r7, #0]
 8007a4c:	f000 fb30 	bl	80080b0 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>
 8007a50:	4603      	mov	r3, r0
 8007a52:	4619      	mov	r1, r3
 8007a54:	4620      	mov	r0, r4
 8007a56:	f000 fb36 	bl	80080c6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>
	return *this;
 8007a5a:	687b      	ldr	r3, [r7, #4]
      }
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd90      	pop	{r4, r7, pc}

08007a64 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~_Sp_counted_base() noexcept
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
      { }
 8007a6c:	4a04      	ldr	r2, [pc, #16]	; (8007a80 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1c>)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	601a      	str	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4618      	mov	r0, r3
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr
 8007a80:	0801836c 	.word	0x0801836c

08007a84 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED0Ev>:
      ~_Sp_counted_base() noexcept
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b082      	sub	sp, #8
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
      { }
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f7ff ffe9 	bl	8007a64 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8007a92:	210c      	movs	r1, #12
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f00b faa0 	bl	8012fda <_ZdlPvj>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3708      	adds	r7, #8
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <_ZNKSt8functionIFyvEEcvbEv>:
       *  @return @c true when this %function object contains a target,
       *  or @c false when it is empty.
       *
       *  This function will not throw an %exception.
       */
      explicit operator bool() const noexcept
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b082      	sub	sp, #8
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7fa faec 	bl	800208c <_ZNKSt14_Function_base8_M_emptyEv>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	f083 0301 	eor.w	r3, r3, #1
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	4618      	mov	r0, r3
 8007abe:	3708      	adds	r7, #8
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <_ZNKSt8functionIFvvEEcvbEv>:
      explicit operator bool() const noexcept
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f7fa fadc 	bl	800208c <_ZNKSt14_Function_base8_M_emptyEv>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	f083 0301 	eor.w	r3, r3, #1
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	4618      	mov	r0, r3
 8007ade:	3708      	adds	r7, #8
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 fb08 	bl	8008104 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8007af4:	4603      	mov	r3, r0
 8007af6:	4618      	mov	r0, r3
 8007af8:	3708      	adds	r7, #8
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}

08007afe <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8007afe:	b590      	push	{r4, r7, lr}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
 8007b06:	6039      	str	r1, [r7, #0]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f000 fb08 	bl	8008120 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8007b10:	683c      	ldr	r4, [r7, #0]
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 f807 	bl	8007b26 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	601c      	str	r4, [r3, #0]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4618      	mov	r0, r3
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd90      	pop	{r4, r7, pc}

08007b26 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b082      	sub	sp, #8
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4618      	mov	r0, r3
 8007b32:	f000 fb02 	bl	800813a <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8007b36:	4603      	mov	r3, r0
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3708      	adds	r7, #8
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 fb02 	bl	8008154 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>
 8007b50:	4603      	mov	r3, r0
 8007b52:	4618      	mov	r0, r3
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8007b5a:	b480      	push	{r7}
 8007b5c:	b083      	sub	sp, #12
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4618      	mov	r0, r3
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>:
      operator()(_Tp* __ptr) const
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d004      	beq.n	8007b8a <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_+0x1a>
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	3218      	adds	r2, #24
 8007b84:	6812      	ldr	r2, [r2, #0]
 8007b86:	4618      	mov	r0, r3
 8007b88:	4790      	blx	r2
      }
 8007b8a:	bf00      	nop
 8007b8c:	3708      	adds	r7, #8
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp)
 8007b92:	b480      	push	{r7}
 8007b94:	b083      	sub	sp, #12
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	bf14      	ite	ne
 8007ba0:	2301      	movne	r3, #1
 8007ba2:	2300      	moveq	r3, #0
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	370c      	adds	r7, #12
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr

08007bb2 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007bb2:	b480      	push	{r7}
 8007bb4:	b083      	sub	sp, #12
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007bc8:	b590      	push	{r4, r7, lr}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007bd2:	6838      	ldr	r0, [r7, #0]
 8007bd4:	f7ff ffed 	bl	8007bb2 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	4622      	mov	r2, r4
 8007bdc:	4619      	mov	r1, r3
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fac5 	bl	800816e <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd90      	pop	{r4, r7, pc}

08007bec <_ZNSt17_Function_handlerIFyvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b082      	sub	sp, #8
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 fad2 	bl	800819e <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f000 fade 	bl	80081be <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
 8007c02:	4602      	mov	r2, r0
 8007c04:	460b      	mov	r3, r1
      }
 8007c06:	4610      	mov	r0, r2
 8007c08:	4619      	mov	r1, r3
 8007c0a:	3708      	adds	r7, #8
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007c10:	b590      	push	{r4, r7, lr}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007c1e:	79fb      	ldrb	r3, [r7, #7]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d109      	bne.n	8007c38 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007c24:	68b8      	ldr	r0, [r7, #8]
 8007c26:	f000 faba 	bl	800819e <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f000 fad9 	bl	80081e4 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8007c32:	4603      	mov	r3, r0
 8007c34:	601c      	str	r4, [r3, #0]
	    break;
 8007c36:	e005      	b.n	8007c44 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8007c38:	79fb      	ldrb	r3, [r7, #7]
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	68b9      	ldr	r1, [r7, #8]
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 fadc 	bl	80081fc <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8007c44:	2300      	movs	r3, #0
      }
 8007c46:	4618      	mov	r0, r3
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd90      	pop	{r4, r7, pc}

08007c4e <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp)
 8007c4e:	b480      	push	{r7}
 8007c50:	b083      	sub	sp, #12
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	bf14      	ite	ne
 8007c5c:	2301      	movne	r3, #1
 8007c5e:	2300      	moveq	r3, #0
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	4618      	mov	r0, r3
 8007c64:	370c      	adds	r7, #12
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr

08007c6e <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007c6e:	b480      	push	{r7}
 8007c70:	b083      	sub	sp, #12
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4618      	mov	r0, r3
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007c84:	b590      	push	{r4, r7, lr}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007c8e:	6838      	ldr	r0, [r7, #0]
 8007c90:	f7ff ffed 	bl	8007c6e <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007c94:	4603      	mov	r3, r0
 8007c96:	4622      	mov	r2, r4
 8007c98:	4619      	mov	r1, r3
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 fae8 	bl	8008270 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd90      	pop	{r4, r7, pc}

08007ca8 <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 faf5 	bl	80082a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f000 fb01 	bl	80082c0 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
				     std::forward<_ArgTypes>(__args)...);
 8007cbe:	bf00      	nop
      }
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007cc6:	b590      	push	{r4, r7, lr}
 8007cc8:	b085      	sub	sp, #20
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	60b9      	str	r1, [r7, #8]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007cd4:	79fb      	ldrb	r3, [r7, #7]
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d109      	bne.n	8007cee <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007cda:	68b8      	ldr	r0, [r7, #8]
 8007cdc:	f000 fae0 	bl	80082a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	f000 fafc 	bl	80082e0 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	601c      	str	r4, [r3, #0]
	    break;
 8007cec:	e005      	b.n	8007cfa <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8007cee:	79fb      	ldrb	r3, [r7, #7]
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	68b9      	ldr	r1, [r7, #8]
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f000 faff 	bl	80082f8 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8007cfa:	2300      	movs	r3, #0
      }
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3714      	adds	r7, #20
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd90      	pop	{r4, r7, pc}

08007d04 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	60b9      	str	r1, [r7, #8]
 8007d0e:	4611      	mov	r1, r2
 8007d10:	461a      	mov	r2, r3
 8007d12:	460b      	mov	r3, r1
 8007d14:	80fb      	strh	r3, [r7, #6]
 8007d16:	4613      	mov	r3, r2
 8007d18:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7ff fd05 	bl	800772c <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007d22:	4a10      	ldr	r2, [pc, #64]	; (8007d64 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	601a      	str	r2, [r3, #0]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	797a      	ldrb	r2, [r7, #5]
 8007d2c:	711a      	strb	r2, [r3, #4]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	3308      	adds	r3, #8
 8007d32:	f44f 720a 	mov.w	r2, #552	; 0x228
 8007d36:	2100      	movs	r1, #0
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f00c fa3a 	bl	80141b2 <memset>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007d44:	68b9      	ldr	r1, [r7, #8]
 8007d46:	4618      	mov	r0, r3
 8007d48:	f7fe f9ad 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007d4c:	797a      	ldrb	r2, [r7, #5]
 8007d4e:	88fb      	ldrh	r3, [r7, #6]
 8007d50:	4619      	mov	r1, r3
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f000 fb0a 	bl	800836c <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>
    };
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	bf00      	nop
 8007d64:	08018338 	.word	0x08018338

08007d68 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	4611      	mov	r1, r2
 8007d74:	461a      	mov	r2, r3
 8007d76:	460b      	mov	r3, r1
 8007d78:	80fb      	strh	r3, [r7, #6]
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7ff fcd3 	bl	800772c <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007d86:	4a10      	ldr	r2, [pc, #64]	; (8007dc8 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	601a      	str	r2, [r3, #0]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	797a      	ldrb	r2, [r7, #5]
 8007d90:	711a      	strb	r2, [r3, #4]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	3308      	adds	r3, #8
 8007d96:	f44f 720a 	mov.w	r2, #552	; 0x228
 8007d9a:	2100      	movs	r1, #0
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f00c fa08 	bl	80141b2 <memset>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007da8:	68b9      	ldr	r1, [r7, #8]
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7fe f97b 	bl	80060a6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007db0:	797a      	ldrb	r2, [r7, #5]
 8007db2:	88fb      	ldrh	r3, [r7, #6]
 8007db4:	4619      	mov	r1, r3
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f000 faf6 	bl	80083a8 <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>
    };
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	08018318 	.word	0x08018318

08007dcc <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af02      	add	r7, sp, #8
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	807b      	strh	r3, [r7, #2]
 8007dd8:	4613      	mov	r3, r2
 8007dda:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7ff fce1 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	3308      	adds	r3, #8
 8007df2:	787a      	ldrb	r2, [r7, #1]
 8007df4:	8879      	ldrh	r1, [r7, #2]
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f008 fafa 	bl	80103f4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8007e00:	bf00      	nop
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>:
      _M_get() const noexcept
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
      { return static_cast<const __shared_ptr<_Tp, _Lp>*>(this)->get(); }
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 fae7 	bl	80083e4 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>
 8007e16:	4603      	mov	r3, r0
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3708      	adds	r7, #8
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by @c this.
       */
      _Res
      operator()(_ArgTypes... __args) const
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7fa f92e 	bl	800208c <_ZNKSt14_Function_base8_M_emptyEv>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 8007e36:	f00b f8e3 	bl	8013000 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	4610      	mov	r0, r2
 8007e42:	4798      	blx	r3
 8007e44:	bf00      	nop
      }
 8007e46:	3708      	adds	r7, #8
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <_ZNKSt8functionIFyvEEclEv>:
      operator()(_ArgTypes... __args) const
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
	if (_M_empty())
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7fa f918 	bl	800208c <_ZNKSt14_Function_base8_M_emptyEv>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d001      	beq.n	8007e66 <_ZNKSt8functionIFyvEEclEv+0x1a>
	  __throw_bad_function_call();
 8007e62:	f00b f8cd 	bl	8013000 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	4610      	mov	r0, r2
 8007e6e:	4798      	blx	r3
 8007e70:	4602      	mov	r2, r0
 8007e72:	460b      	mov	r3, r1
      }
 8007e74:	4610      	mov	r0, r2
 8007e76:	4619      	mov	r1, r3
 8007e78:	3708      	adds	r7, #8
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b084      	sub	sp, #16
 8007e82:	af02      	add	r7, sp, #8
 8007e84:	6078      	str	r0, [r7, #4]
 8007e86:	460b      	mov	r3, r1
 8007e88:	807b      	strh	r3, [r7, #2]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7ff fc88 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	3308      	adds	r3, #8
 8007ea4:	787a      	ldrb	r2, [r7, #1]
 8007ea6:	8879      	ldrh	r1, [r7, #2]
 8007ea8:	9300      	str	r3, [sp, #0]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	f240 2203 	movw	r2, #515	; 0x203
 8007eb0:	f008 faa0 	bl	80103f4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8007eb4:	bf00      	nop
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 8007ebc:	b5b0      	push	{r4, r5, r7, lr}
 8007ebe:	b08c      	sub	sp, #48	; 0x30
 8007ec0:	af04      	add	r7, sp, #16
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
 8007ec8:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007eca:	230c      	movs	r3, #12
 8007ecc:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007ece:	f107 031c 	add.w	r3, r7, #28
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	6879      	ldr	r1, [r7, #4]
 8007ed6:	68b8      	ldr	r0, [r7, #8]
 8007ed8:	f7fb f900 	bl	80030dc <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>
 8007edc:	4603      	mov	r3, r0
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	09db      	lsrs	r3, r3, #7
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d005      	beq.n	8007ef4 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	3310      	adds	r3, #16
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7ff ff96 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007ef4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8007ef8:	753b      	strb	r3, [r7, #20]
 8007efa:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8007efe:	757b      	strb	r3, [r7, #21]
 8007f00:	887b      	ldrh	r3, [r7, #2]
 8007f02:	82fb      	strh	r3, [r7, #22]
 8007f04:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8007f08:	763b      	strb	r3, [r7, #24]
 8007f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	4618      	mov	r0, r3
 8007f16:	f7ff ff99 	bl	8007e4c <_ZNKSt8functionIFyvEEclEv>
    push(
 8007f1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007f1e:	1884      	adds	r4, r0, r2
 8007f20:	eb41 0503 	adc.w	r5, r1, r3
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	9202      	str	r2, [sp, #8]
 8007f2a:	9301      	str	r3, [sp, #4]
 8007f2c:	f107 0314 	add.w	r3, r7, #20
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	4622      	mov	r2, r4
 8007f34:	462b      	mov	r3, r5
 8007f36:	68f8      	ldr	r0, [r7, #12]
 8007f38:	f008 fa22 	bl	8010380 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 8007f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3e:	781b      	ldrb	r3, [r3, #0]
 8007f40:	3301      	adds	r3, #1
 8007f42:	b2da      	uxtb	r2, r3
 8007f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f46:	701a      	strb	r2, [r3, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	3720      	adds	r7, #32
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bdb0      	pop	{r4, r5, r7, pc}

08007f50 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 8007f50:	b5b0      	push	{r4, r5, r7, lr}
 8007f52:	b08c      	sub	sp, #48	; 0x30
 8007f54:	af04      	add	r7, sp, #16
 8007f56:	60f8      	str	r0, [r7, #12]
 8007f58:	60b9      	str	r1, [r7, #8]
 8007f5a:	607a      	str	r2, [r7, #4]
 8007f5c:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007f5e:	2307      	movs	r3, #7
 8007f60:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007f62:	f107 031c 	add.w	r3, r7, #28
 8007f66:	461a      	mov	r2, r3
 8007f68:	6879      	ldr	r1, [r7, #4]
 8007f6a:	68b8      	ldr	r0, [r7, #8]
 8007f6c:	f7fa fd56 	bl	8002a1c <uavcan_node_Heartbeat_1_0_serialize_>
 8007f70:	4603      	mov	r3, r0
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	09db      	lsrs	r3, r3, #7
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d005      	beq.n	8007f88 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	3310      	adds	r3, #16
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7ff ff4c 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007f88:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8007f8c:	753b      	strb	r3, [r7, #20]
 8007f8e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8007f92:	757b      	strb	r3, [r7, #21]
 8007f94:	887b      	ldrh	r3, [r7, #2]
 8007f96:	82fb      	strh	r3, [r7, #22]
 8007f98:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8007f9c:	763b      	strb	r3, [r7, #24]
 8007f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f7ff ff4f 	bl	8007e4c <_ZNKSt8functionIFyvEEclEv>
    push(
 8007fae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007fb2:	1884      	adds	r4, r0, r2
 8007fb4:	eb41 0503 	adc.w	r5, r1, r3
 8007fb8:	69fb      	ldr	r3, [r7, #28]
 8007fba:	687a      	ldr	r2, [r7, #4]
 8007fbc:	9202      	str	r2, [sp, #8]
 8007fbe:	9301      	str	r3, [sp, #4]
 8007fc0:	f107 0314 	add.w	r3, r7, #20
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	4622      	mov	r2, r4
 8007fc8:	462b      	mov	r3, r5
 8007fca:	68f8      	ldr	r0, [r7, #12]
 8007fcc:	f008 f9d8 	bl	8010380 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 8007fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fd2:	781b      	ldrb	r3, [r3, #0]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	b2da      	uxtb	r2, r3
 8007fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fda:	701a      	strb	r2, [r3, #0]
}
 8007fdc:	bf00      	nop
 8007fde:	3720      	adds	r7, #32
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bdb0      	pop	{r4, r5, r7, pc}

08007fe4 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>:
public:
    
    template <class T, class... Args> static G4CAN* create_bss(
 8007fe4:	b590      	push	{r4, r7, lr}
 8007fe6:	b089      	sub	sp, #36	; 0x24
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	603b      	str	r3, [r7, #0]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	71fb      	strb	r3, [r7, #7]
        CanardNodeID node_id,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& utilities
    ) {
        std::byte* allocator_loc = *inout_buffer;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	61fb      	str	r3, [r7, #28]
        auto allocator_ptr = new (allocator_loc) T(queue_len * sizeof(CanardTxQueueItem) * 2.5, args..., utilities);
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	2008      	movs	r0, #8
 8008000:	f7f9 ffd0 	bl	8001fa4 <_ZnwjPv>
 8008004:	4604      	mov	r4, r0
 8008006:	683a      	ldr	r2, [r7, #0]
 8008008:	4613      	mov	r3, r2
 800800a:	005b      	lsls	r3, r3, #1
 800800c:	4413      	add	r3, r2
 800800e:	011b      	lsls	r3, r3, #4
 8008010:	4618      	mov	r0, r3
 8008012:	f7f8 fa9f 	bl	8000554 <__aeabi_ui2d>
 8008016:	f04f 0200 	mov.w	r2, #0
 800801a:	4b18      	ldr	r3, [pc, #96]	; (800807c <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig+0x98>)
 800801c:	f7f8 fb14 	bl	8000648 <__aeabi_dmul>
 8008020:	4602      	mov	r2, r0
 8008022:	460b      	mov	r3, r1
 8008024:	4610      	mov	r0, r2
 8008026:	4619      	mov	r1, r3
 8008028:	f7f8 fde6 	bl	8000bf8 <__aeabi_d2uiz>
 800802c:	4603      	mov	r3, r0
 800802e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008030:	4619      	mov	r1, r3
 8008032:	4620      	mov	r0, r4
 8008034:	f7fa f91e 	bl	8002274 <_ZN15SystemAllocatorC1EjR13UtilityConfig>
 8008038:	61bc      	str	r4, [r7, #24]
    
        std::byte* provider_loc = allocator_loc + sizeof(T);
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	3308      	adds	r3, #8
 800803e:	617b      	str	r3, [r7, #20]
        auto ptr = new (provider_loc) G4CAN(handler, queue_len, utilities);
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	4619      	mov	r1, r3
 8008044:	2044      	movs	r0, #68	; 0x44
 8008046:	f7f9 ffad 	bl	8001fa4 <_ZnwjPv>
 800804a:	4604      	mov	r4, r0
 800804c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804e:	683a      	ldr	r2, [r7, #0]
 8008050:	68b9      	ldr	r1, [r7, #8]
 8008052:	4620      	mov	r0, r4
 8008054:	f7fa f8f2 	bl	800223c <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>
 8008058:	613c      	str	r4, [r7, #16]
    
        ptr->setup<T>(allocator_ptr, node_id);
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	79fa      	ldrb	r2, [r7, #7]
 800805e:	69b9      	ldr	r1, [r7, #24]
 8008060:	4618      	mov	r0, r3
 8008062:	f000 f9cb 	bl	80083fc <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>

        *inout_buffer = provider_loc + sizeof(G4CAN);
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	f103 0244 	add.w	r2, r3, #68	; 0x44
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	601a      	str	r2, [r3, #0]
        return ptr;
 8008070:	693b      	ldr	r3, [r7, #16]
    }
 8008072:	4618      	mov	r0, r3
 8008074:	3724      	adds	r7, #36	; 0x24
 8008076:	46bd      	mov	sp, r7
 8008078:	bd90      	pop	{r4, r7, pc}
 800807a:	bf00      	nop
 800807c:	40040000 	.word	0x40040000

08008080 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>:
	__shared_ptr(_Yp* __p)
 8008080:	b590      	push	{r4, r7, lr}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
	: _M_ptr(__p), _M_refcount(__p, typename is_array<_Tp>::type())
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	3304      	adds	r3, #4
 8008094:	4622      	mov	r2, r4
 8008096:	6839      	ldr	r1, [r7, #0]
 8008098:	4618      	mov	r0, r3
 800809a:	f000 f9f3 	bl	8008484 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>
	  _M_enable_shared_from_this_with(__p);
 800809e:	6839      	ldr	r1, [r7, #0]
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 f9fe 	bl	80084a2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>
	}
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4618      	mov	r0, r3
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd90      	pop	{r4, r7, pc}

080080b0 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4618      	mov	r0, r3
 80080bc:	370c      	adds	r7, #12
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr

080080c6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>:
	}
#pragma GCC diagnostic pop
#endif

      __shared_ptr&
      operator=(__shared_ptr&& __r) noexcept
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b084      	sub	sp, #16
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
 80080ce:	6039      	str	r1, [r7, #0]
      {
	__shared_ptr(std::move(__r)).swap(*this);
 80080d0:	6838      	ldr	r0, [r7, #0]
 80080d2:	f000 f9f1 	bl	80084b8 <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>
 80080d6:	4602      	mov	r2, r0
 80080d8:	f107 0308 	add.w	r3, r7, #8
 80080dc:	4611      	mov	r1, r2
 80080de:	4618      	mov	r0, r3
 80080e0:	f000 f9f5 	bl	80084ce <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>
 80080e4:	f107 0308 	add.w	r3, r7, #8
 80080e8:	6879      	ldr	r1, [r7, #4]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fa0d 	bl	800850a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>
 80080f0:	f107 0308 	add.w	r3, r7, #8
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7fd ff8d 	bl	8006014 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
	return *this;
 80080fa:	687b      	ldr	r3, [r7, #4]
      }
 80080fc:	4618      	mov	r0, r3
 80080fe:	3710      	adds	r7, #16
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 8008104:	b580      	push	{r7, lr}
 8008106:	b082      	sub	sp, #8
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4618      	mov	r0, r3
 8008110:	f000 fa12 	bl	8008538 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8008114:	4603      	mov	r3, r0
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4618      	mov	r0, r3
 800811a:	3708      	adds	r7, #8
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:

    public:
      template<bool _Dummy = true,
	       _ImplicitDefaultCtor<_Dummy, _T1, _T2> = true>
	constexpr
	tuple()
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
	noexcept(__nothrow_default_constructible())
	: _Inherited() { }
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4618      	mov	r0, r3
 800812c:	f000 fa11 	bl	8008552 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4618      	mov	r0, r3
 8008134:	3708      	adds	r7, #8
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 800813a:	b580      	push	{r7, lr}
 800813c:	b082      	sub	sp, #8
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4618      	mov	r0, r3
 8008146:	f000 fa14 	bl	8008572 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800814a:	4603      	mov	r3, r0
 800814c:	4618      	mov	r0, r3
 800814e:	3708      	adds	r7, #8
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4618      	mov	r0, r3
 8008160:	f000 fa13 	bl	800858a <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008164:	4603      	mov	r3, r0
 8008166:	4618      	mov	r0, r3
 8008168:	3708      	adds	r7, #8
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 800816e:	b590      	push	{r4, r7, lr}
 8008170:	b085      	sub	sp, #20
 8008172:	af00      	add	r7, sp, #0
 8008174:	60f8      	str	r0, [r7, #12]
 8008176:	60b9      	str	r1, [r7, #8]
 8008178:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800817a:	68b8      	ldr	r0, [r7, #8]
 800817c:	f7ff fd19 	bl	8007bb2 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8008180:	4604      	mov	r4, r0
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f7f9 ff59 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 8008188:	4603      	mov	r3, r0
 800818a:	4619      	mov	r1, r3
 800818c:	2004      	movs	r0, #4
 800818e:	f7f9 ff09 	bl	8001fa4 <_ZnwjPv>
 8008192:	4603      	mov	r3, r0
 8008194:	601c      	str	r4, [r3, #0]
	  }
 8008196:	bf00      	nop
 8008198:	3714      	adds	r7, #20
 800819a:	46bd      	mov	sp, r7
 800819c:	bd90      	pop	{r4, r7, pc}

0800819e <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 800819e:	b580      	push	{r7, lr}
 80081a0:	b084      	sub	sp, #16
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 f9fb 	bl	80085a2 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>
 80081ac:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80081ae:	68f8      	ldr	r0, [r7, #12]
 80081b0:	f000 fa03 	bl	80085ba <_ZSt11__addressofIKPFyvEEPT_RS3_>
 80081b4:	4603      	mov	r3, r0
	}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}

080081be <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:

#if __cplusplus >= 201703L
  // INVOKE<R>: Invoke a callable object and convert the result to R.
  template<typename _Res, typename _Callable, typename... _Args>
    constexpr enable_if_t<is_invocable_r_v<_Res, _Callable, _Args...>, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80081be:	b590      	push	{r4, r7, lr}
 80081c0:	b083      	sub	sp, #12
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
      using __tag = typename __result::__invoke_type;
      if constexpr (is_void_v<_Res>)
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
					std::forward<_Args>(__args)...);
      else
	return std::__invoke_impl<__type>(__tag{},
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 fa02 	bl	80085d0 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80081cc:	4603      	mov	r3, r0
 80081ce:	4619      	mov	r1, r3
 80081d0:	4620      	mov	r0, r4
 80081d2:	f000 fa08 	bl	80085e6 <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>
 80081d6:	4602      	mov	r2, r0
 80081d8:	460b      	mov	r3, r1
					  std::forward<_Callable>(__fn),
					  std::forward<_Args>(__args)...);
    }
 80081da:	4610      	mov	r0, r2
 80081dc:	4619      	mov	r1, r3
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd90      	pop	{r4, r7, pc}

080081e4 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>:
      _M_access()
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f7f9 ff24 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 80081f2:	4603      	mov	r3, r0
 80081f4:	4618      	mov	r0, r3
 80081f6:	3708      	adds	r7, #8
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 80081fc:	b590      	push	{r4, r7, lr}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	4613      	mov	r3, r2
 8008208:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800820a:	79fb      	ldrb	r3, [r7, #7]
 800820c:	2b03      	cmp	r3, #3
 800820e:	d82a      	bhi.n	8008266 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8008210:	a201      	add	r2, pc, #4	; (adr r2, 8008218 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8008212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008216:	bf00      	nop
 8008218:	08008229 	.word	0x08008229
 800821c:	08008237 	.word	0x08008237
 8008220:	0800824b 	.word	0x0800824b
 8008224:	0800825d 	.word	0x0800825d
	      __dest._M_access<const type_info*>() = nullptr;
 8008228:	68f8      	ldr	r0, [r7, #12]
 800822a:	f000 f9ee 	bl	800860a <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 800822e:	4603      	mov	r3, r0
 8008230:	2200      	movs	r2, #0
 8008232:	601a      	str	r2, [r3, #0]
	      break;
 8008234:	e017      	b.n	8008266 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8008236:	68b8      	ldr	r0, [r7, #8]
 8008238:	f7ff ffb1 	bl	800819e <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 800823c:	4604      	mov	r4, r0
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f7ff ffd0 	bl	80081e4 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8008244:	4603      	mov	r3, r0
 8008246:	601c      	str	r4, [r3, #0]
	      break;
 8008248:	e00d      	b.n	8008266 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 800824a:	68b8      	ldr	r0, [r7, #8]
 800824c:	f7ff ffa7 	bl	800819e <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8008250:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8008252:	4619      	mov	r1, r3
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f000 f9e4 	bl	8008622 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800825a:	e004      	b.n	8008266 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 800825c:	4621      	mov	r1, r4
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f000 f9f1 	bl	8008646 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8008264:	bf00      	nop
	  return false;
 8008266:	2300      	movs	r3, #0
	}
 8008268:	4618      	mov	r0, r3
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	bd90      	pop	{r4, r7, pc}

08008270 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008270:	b590      	push	{r4, r7, lr}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800827c:	68b8      	ldr	r0, [r7, #8]
 800827e:	f7ff fcf6 	bl	8007c6e <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8008282:	4604      	mov	r4, r0
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f7f9 fed8 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 800828a:	4603      	mov	r3, r0
 800828c:	4619      	mov	r1, r3
 800828e:	2004      	movs	r0, #4
 8008290:	f7f9 fe88 	bl	8001fa4 <_ZnwjPv>
 8008294:	4603      	mov	r3, r0
 8008296:	601c      	str	r4, [r3, #0]
	  }
 8008298:	bf00      	nop
 800829a:	3714      	adds	r7, #20
 800829c:	46bd      	mov	sp, r7
 800829e:	bd90      	pop	{r4, r7, pc}

080082a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 f9d8 	bl	800865e <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 80082ae:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f000 f9e0 	bl	8008676 <_ZSt11__addressofIKPFvvEEPT_RS3_>
 80082b6:	4603      	mov	r3, r0
	}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3710      	adds	r7, #16
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}

080082c0 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80082c0:	b590      	push	{r4, r7, lr}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f9df 	bl	800868c <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80082ce:	4603      	mov	r3, r0
 80082d0:	4619      	mov	r1, r3
 80082d2:	4620      	mov	r0, r4
 80082d4:	f000 f9e5 	bl	80086a2 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
    }
 80082d8:	bf00      	nop
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd90      	pop	{r4, r7, pc}

080082e0 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access()
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f7f9 fea6 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 80082ee:	4603      	mov	r3, r0
 80082f0:	4618      	mov	r0, r3
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 80082f8:	b590      	push	{r4, r7, lr}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	4613      	mov	r3, r2
 8008304:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 8008306:	79fb      	ldrb	r3, [r7, #7]
 8008308:	2b03      	cmp	r3, #3
 800830a:	d82a      	bhi.n	8008362 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 800830c:	a201      	add	r2, pc, #4	; (adr r2, 8008314 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 800830e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008312:	bf00      	nop
 8008314:	08008325 	.word	0x08008325
 8008318:	08008333 	.word	0x08008333
 800831c:	08008347 	.word	0x08008347
 8008320:	08008359 	.word	0x08008359
	      __dest._M_access<const type_info*>() = nullptr;
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f000 f970 	bl	800860a <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 800832a:	4603      	mov	r3, r0
 800832c:	2200      	movs	r2, #0
 800832e:	601a      	str	r2, [r3, #0]
	      break;
 8008330:	e017      	b.n	8008362 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8008332:	68b8      	ldr	r0, [r7, #8]
 8008334:	f7ff ffb4 	bl	80082a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8008338:	4604      	mov	r4, r0
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	f7ff ffd0 	bl	80082e0 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8008340:	4603      	mov	r3, r0
 8008342:	601c      	str	r4, [r3, #0]
	      break;
 8008344:	e00d      	b.n	8008362 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 8008346:	68b8      	ldr	r0, [r7, #8]
 8008348:	f7ff ffaa 	bl	80082a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 800834c:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 800834e:	4619      	mov	r1, r3
 8008350:	68f8      	ldr	r0, [r7, #12]
 8008352:	f000 f9b5 	bl	80086c0 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 8008356:	e004      	b.n	8008362 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 8008358:	4621      	mov	r1, r4
 800835a:	68f8      	ldr	r0, [r7, #12]
 800835c:	f000 f9c2 	bl	80086e4 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8008360:	bf00      	nop
	  return false;
 8008362:	2300      	movs	r3, #0
	}
 8008364:	4618      	mov	r0, r3
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	bd90      	pop	{r4, r7, pc}

0800836c <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af02      	add	r7, sp, #8
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	460b      	mov	r3, r1
 8008376:	807b      	strh	r3, [r7, #2]
 8008378:	4613      	mov	r3, r2
 800837a:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8008388:	4618      	mov	r0, r3
 800838a:	f7ff fa11 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	3308      	adds	r3, #8
 8008392:	787a      	ldrb	r2, [r7, #1]
 8008394:	8879      	ldrh	r1, [r7, #2]
 8008396:	9300      	str	r3, [sp, #0]
 8008398:	4613      	mov	r3, r2
 800839a:	220c      	movs	r2, #12
 800839c:	f008 f82a 	bl	80103f4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 80083a0:	bf00      	nop
 80083a2:	3708      	adds	r7, #8
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af02      	add	r7, sp, #8
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	460b      	mov	r3, r1
 80083b2:	807b      	strh	r3, [r7, #2]
 80083b4:	4613      	mov	r3, r2
 80083b6:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7ff f9f3 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	3308      	adds	r3, #8
 80083ce:	787a      	ldrb	r2, [r7, #1]
 80083d0:	8879      	ldrh	r1, [r7, #2]
 80083d2:	9300      	str	r3, [sp, #0]
 80083d4:	4613      	mov	r3, r2
 80083d6:	220c      	movs	r2, #12
 80083d8:	f008 f80c 	bl	80103f4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 80083dc:	bf00      	nop
 80083de:	3708      	adds	r7, #8
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>:
	reset(_Yp* __p, _Deleter __d, _Alloc __a)
        { __shared_ptr(__p, std::move(__d), std::move(__a)).swap(*this); }

      /// Return the stored pointer.
      element_type*
      get() const noexcept
 80083e4:	b480      	push	{r7}
 80083e6:	b083      	sub	sp, #12
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
      { return _M_ptr; }
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4618      	mov	r0, r3
 80083f2:	370c      	adds	r7, #12
 80083f4:	46bd      	mov	sp, r7
 80083f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fa:	4770      	bx	lr

080083fc <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>:

    template <class T>
    void setup(T* ptr, CanardNodeID node_id) {
 80083fc:	b5b0      	push	{r4, r5, r7, lr}
 80083fe:	b08e      	sub	sp, #56	; 0x38
 8008400:	af00      	add	r7, sp, #0
 8008402:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008404:	62b9      	str	r1, [r7, #40]	; 0x28
 8008406:	4613      	mov	r3, r2
 8008408:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        using namespace std::placeholders;

        if (_alloc_ptr) {
 800840c:	481a      	ldr	r0, [pc, #104]	; (8008478 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 800840e:	f7ff f869 	bl	80074e4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d005      	beq.n	8008424 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x28>
#ifdef __linux__
            std::cerr << "Tried to call setup in provider twice!" << std::endl;
#endif
            utilities.error_handler();
 8008418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800841a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800841c:	3310      	adds	r3, #16
 800841e:	4618      	mov	r0, r3
 8008420:	f7ff fcfe 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
        }
        _alloc_ptr = std::unique_ptr<T>(ptr);
 8008424:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008428:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800842a:	4618      	mov	r0, r3
 800842c:	f000 f976 	bl	800871c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8008430:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008434:	4619      	mov	r1, r3
 8008436:	4810      	ldr	r0, [pc, #64]	; (8008478 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 8008438:	f000 f9a1 	bl	800877e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>
 800843c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008440:	4618      	mov	r0, r3
 8008442:	f000 f97a 	bl	800873a <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>

        canard = canardInit(alloc_f, free_f);
 8008446:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8008448:	463b      	mov	r3, r7
 800844a:	4a0c      	ldr	r2, [pc, #48]	; (800847c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x80>)
 800844c:	490c      	ldr	r1, [pc, #48]	; (8008480 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x84>)
 800844e:	4618      	mov	r0, r3
 8008450:	f00a fac0 	bl	80129d4 <canardInit>
 8008454:	3420      	adds	r4, #32
 8008456:	463d      	mov	r5, r7
 8008458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800845a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800845c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008460:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        canard.node_id = node_id;
 8008464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008466:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800846a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
 800846e:	bf00      	nop
 8008470:	3738      	adds	r7, #56	; 0x38
 8008472:	46bd      	mov	sp, r7
 8008474:	bdb0      	pop	{r4, r5, r7, pc}
 8008476:	bf00      	nop
 8008478:	20000994 	.word	0x20000994
 800847c:	08002181 	.word	0x08002181
 8008480:	0800213d 	.word	0x0800213d

08008484 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>:
	__shared_count(_Ptr __p, /* is_array = */ false_type)
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	713a      	strb	r2, [r7, #4]
	: __shared_count(__p)
 8008490:	68b9      	ldr	r1, [r7, #8]
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f000 f9a4 	bl	80087e0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>
	{ }
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>:
	    __base->_M_weak_assign(const_cast<_Yp2*>(__p), _M_refcount);
	}

      template<typename _Yp, typename _Yp2 = typename remove_cv<_Yp>::type>
	typename enable_if<!__has_esft_base<_Yp2>::value>::type
	_M_enable_shared_from_this_with(_Yp*) noexcept
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	6039      	str	r1, [r7, #0]
	{ }
 80084ac:	bf00      	nop
 80084ae:	370c      	adds	r7, #12
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	4618      	mov	r0, r3
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr

080084ce <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>:
      __shared_ptr(__shared_ptr&& __r) noexcept
 80084ce:	b580      	push	{r7, lr}
 80084d0:	b082      	sub	sp, #8
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	6039      	str	r1, [r7, #0]
      : _M_ptr(__r._M_ptr), _M_refcount()
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	601a      	str	r2, [r3, #0]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	3304      	adds	r3, #4
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7fd fda3 	bl	8006030 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
	_M_refcount._M_swap(__r._M_refcount);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	1d1a      	adds	r2, r3, #4
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	3304      	adds	r3, #4
 80084f2:	4619      	mov	r1, r3
 80084f4:	4610      	mov	r0, r2
 80084f6:	f000 f98b 	bl	8008810 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
	__r._M_ptr = nullptr;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2200      	movs	r2, #0
 80084fe:	601a      	str	r2, [r3, #0]
      }
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4618      	mov	r0, r3
 8008504:	3708      	adds	r7, #8
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}

0800850a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>:
      swap(__shared_ptr<_Tp, _Lp>& __other) noexcept
 800850a:	b580      	push	{r7, lr}
 800850c:	b082      	sub	sp, #8
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
 8008512:	6039      	str	r1, [r7, #0]
	std::swap(_M_ptr, __other._M_ptr);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	4611      	mov	r1, r2
 800851a:	4618      	mov	r0, r3
 800851c:	f000 f998 	bl	8008850 <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>
	_M_refcount._M_swap(__other._M_refcount);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	1d1a      	adds	r2, r3, #4
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	3304      	adds	r3, #4
 8008528:	4619      	mov	r1, r3
 800852a:	4610      	mov	r0, r2
 800852c:	f000 f970 	bl	8008810 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
      }
 8008530:	bf00      	nop
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4618      	mov	r0, r3
 8008544:	f000 f9a3 	bl	800888e <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008548:	4603      	mov	r3, r0
 800854a:	4618      	mov	r0, r3
 800854c:	3708      	adds	r7, #8
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8008552:	b580      	push	{r7, lr}
 8008554:	b082      	sub	sp, #8
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 f9a3 	bl	80088a6 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4618      	mov	r0, r3
 8008564:	f000 f9ab 	bl	80088be <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4618      	mov	r0, r3
 800856c:	3708      	adds	r7, #8
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008572:	b580      	push	{r7, lr}
 8008574:	b082      	sub	sp, #8
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f9ad 	bl	80088da <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>
 8008580:	4603      	mov	r3, r0
 8008582:	4618      	mov	r0, r3
 8008584:	3708      	adds	r7, #8
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800858a:	b580      	push	{r7, lr}
 800858c:	b082      	sub	sp, #8
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 f9ae 	bl	80088f4 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8008598:	4603      	mov	r3, r0
 800859a:	4618      	mov	r0, r3
 800859c:	3708      	adds	r7, #8
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>:
      _M_access() const
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b082      	sub	sp, #8
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7f9 fd50 	bl	8002050 <_ZNKSt9_Any_data9_M_accessEv>
 80085b0:	4603      	mov	r3, r0
 80085b2:	4618      	mov	r0, r3
 80085b4:	3708      	adds	r7, #8
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <_ZSt11__addressofIKPFyvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80085ba:	b480      	push	{r7}
 80085bc:	b083      	sub	sp, #12
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4618      	mov	r0, r3
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	4618      	mov	r0, r3
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr

080085e6 <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b082      	sub	sp, #8
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	7138      	strb	r0, [r7, #4]
 80085ee:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 80085f0:	6838      	ldr	r0, [r7, #0]
 80085f2:	f7ff ffed 	bl	80085d0 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80085f6:	4603      	mov	r3, r0
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4798      	blx	r3
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	4610      	mov	r0, r2
 8008602:	4619      	mov	r1, r3
 8008604:	3708      	adds	r7, #8
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}

0800860a <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access()
 800860a:	b580      	push	{r7, lr}
 800860c:	b082      	sub	sp, #8
 800860e:	af00      	add	r7, sp, #0
 8008610:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7f9 fd11 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 8008618:	4603      	mov	r3, r0
 800861a:	4618      	mov	r0, r3
 800861c:	3708      	adds	r7, #8
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}

08008622 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8008622:	b590      	push	{r4, r7, lr}
 8008624:	b083      	sub	sp, #12
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
 800862a:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 800862c:	6838      	ldr	r0, [r7, #0]
 800862e:	f000 f96d 	bl	800890c <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008632:	4603      	mov	r3, r0
 8008634:	4622      	mov	r2, r4
 8008636:	4619      	mov	r1, r3
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 f972 	bl	8008922 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 800863e:	bf00      	nop
 8008640:	370c      	adds	r7, #12
 8008642:	46bd      	mov	sp, r7
 8008644:	bd90      	pop	{r4, r7, pc}

08008646 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8008646:	b580      	push	{r7, lr}
 8008648:	b082      	sub	sp, #8
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
 800864e:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f97f 	bl	8008954 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>
	}
 8008656:	bf00      	nop
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const
 800865e:	b580      	push	{r7, lr}
 8008660:	b082      	sub	sp, #8
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f7f9 fcf2 	bl	8002050 <_ZNKSt9_Any_data9_M_accessEv>
 800866c:	4603      	mov	r3, r0
 800866e:	4618      	mov	r0, r3
 8008670:	3708      	adds	r7, #8
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8008676:	b480      	push	{r7}
 8008678:	b083      	sub	sp, #12
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4618      	mov	r0, r3
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800868c:	b480      	push	{r7}
 800868e:	b083      	sub	sp, #12
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	4618      	mov	r0, r3
 8008698:	370c      	adds	r7, #12
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr

080086a2 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 80086a2:	b580      	push	{r7, lr}
 80086a4:	b082      	sub	sp, #8
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	7138      	strb	r0, [r7, #4]
 80086aa:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 80086ac:	6838      	ldr	r0, [r7, #0]
 80086ae:	f7ff ffed 	bl	800868c <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80086b2:	4603      	mov	r3, r0
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4798      	blx	r3
 80086b8:	bf00      	nop
 80086ba:	3708      	adds	r7, #8
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 80086c0:	b590      	push	{r4, r7, lr}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 80086ca:	6838      	ldr	r0, [r7, #0]
 80086cc:	f000 f94e 	bl	800896c <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 80086d0:	4603      	mov	r3, r0
 80086d2:	4622      	mov	r2, r4
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 f953 	bl	8008982 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 80086dc:	bf00      	nop
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd90      	pop	{r4, r7, pc}

080086e4 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 f960 	bl	80089b4 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 80086f4:	bf00      	nop
 80086f6:	3708      	adds	r7, #8
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	683a      	ldr	r2, [r7, #0]
 800870a:	4611      	mov	r1, r2
 800870c:	4618      	mov	r0, r3
 800870e:	f000 f95d 	bl	80089cc <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4618      	mov	r0, r3
 8008716:	3708      	adds	r7, #8
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6839      	ldr	r1, [r7, #0]
 800872a:	4618      	mov	r0, r3
 800872c:	f7ff ffe6 	bl	80086fc <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4618      	mov	r0, r3
 8008734:	3708      	adds	r7, #8
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 800873a:	b590      	push	{r4, r7, lr}
 800873c:	b085      	sub	sp, #20
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4618      	mov	r0, r3
 8008746:	f000 f955 	bl	80089f4 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 800874a:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00c      	beq.n	800876e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 f95a 	bl	8008a0e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 800875a:	4604      	mov	r4, r0
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	f000 f963 	bl	8008a28 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8008762:	4603      	mov	r3, r0
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4619      	mov	r1, r3
 8008768:	4620      	mov	r0, r4
 800876a:	f000 f968 	bl	8008a3e <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>
	__ptr = pointer();
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	601a      	str	r2, [r3, #0]
      }
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4618      	mov	r0, r3
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	bd90      	pop	{r4, r7, pc}

0800877e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>:
	operator=(unique_ptr<_Up, _Ep>&& __u) noexcept
 800877e:	b580      	push	{r7, lr}
 8008780:	b084      	sub	sp, #16
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
 8008786:	6039      	str	r1, [r7, #0]
	  reset(__u.release());
 8008788:	6838      	ldr	r0, [r7, #0]
 800878a:	f000 f97d 	bl	8008a88 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 800878e:	4603      	mov	r3, r0
 8008790:	4619      	mov	r1, r3
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 f964 	bl	8008a60 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
	  get_deleter() = std::forward<_Ep>(__u.get_deleter());
 8008798:	6838      	ldr	r0, [r7, #0]
 800879a:	f000 f938 	bl	8008a0e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 800879e:	4603      	mov	r3, r0
 80087a0:	4618      	mov	r0, r3
 80087a2:	f000 f98b 	bl	8008abc <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>
 80087a6:	4602      	mov	r2, r0
 80087a8:	f107 030c 	add.w	r3, r7, #12
 80087ac:	4611      	mov	r1, r2
 80087ae:	4618      	mov	r0, r3
 80087b0:	f000 f98f 	bl	8008ad2 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 f974 	bl	8008aa2 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
	  return *this;
 80087ba:	687b      	ldr	r3, [r7, #4]
	}
 80087bc:	4618      	mov	r0, r3
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <_ZN15CyphalInterfaceD1Ev>:
class CyphalInterface {
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	3308      	adds	r3, #8
 80087d0:	4618      	mov	r0, r3
 80087d2:	f7fe fec3 	bl	800755c <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4618      	mov	r0, r3
 80087da:	3708      	adds	r7, #8
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>:
	__shared_count(_Ptr __p) : _M_pi(0)
 80087e0:	b590      	push	{r4, r7, lr}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	601a      	str	r2, [r3, #0]
	      _M_pi = new _Sp_counted_ptr<_Ptr, _Lp>(__p);
 80087f0:	2010      	movs	r0, #16
 80087f2:	f00a fbf4 	bl	8012fde <_Znwj>
 80087f6:	4603      	mov	r3, r0
 80087f8:	461c      	mov	r4, r3
 80087fa:	6839      	ldr	r1, [r7, #0]
 80087fc:	4620      	mov	r0, r4
 80087fe:	f000 f975 	bl	8008aec <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	601c      	str	r4, [r3, #0]
	}
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4618      	mov	r0, r3
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	bd90      	pop	{r4, r7, pc}

08008810 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>:
      _M_swap(__shared_count& __r) noexcept
 8008810:	b480      	push	{r7}
 8008812:	b085      	sub	sp, #20
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
	_Sp_counted_base<_Lp>* __tmp = __r._M_pi;
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	60fb      	str	r3, [r7, #12]
	__r._M_pi = _M_pi;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	601a      	str	r2, [r3, #0]
	_M_pi = __tmp;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	601a      	str	r2, [r3, #0]
      }
 800882e:	bf00      	nop
 8008830:	3714      	adds	r7, #20
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr

0800883a <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800883a:	b480      	push	{r7}
 800883c:	b083      	sub	sp, #12
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4618      	mov	r0, r3
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f7ff ffed 	bl	800883a <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008860:	4603      	mov	r3, r0
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8008866:	6838      	ldr	r0, [r7, #0]
 8008868:	f7ff ffe7 	bl	800883a <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 800886c:	4603      	mov	r3, r0
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8008874:	f107 030c 	add.w	r3, r7, #12
 8008878:	4618      	mov	r0, r3
 800887a:	f7ff ffde 	bl	800883a <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 800887e:	4603      	mov	r3, r0
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	601a      	str	r2, [r3, #0]
    }
 8008886:	bf00      	nop
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800888e:	b580      	push	{r7, lr}
 8008890:	b082      	sub	sp, #8
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f93e 	bl	8008b18 <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>
 800889c:	4603      	mov	r3, r0
 800889e:	4618      	mov	r0, r3
 80088a0:	3708      	adds	r7, #8
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>:
      _Tuple_impl()
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b082      	sub	sp, #8
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
      : _Base() { }
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f93f 	bl	8008b32 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4618      	mov	r0, r3
 80088b8:	3708      	adds	r7, #8
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>:
      constexpr _Head_base()
 80088be:	b480      	push	{r7}
 80088c0:	b083      	sub	sp, #12
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	601a      	str	r2, [r3, #0]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4618      	mov	r0, r3
 80088d0:	370c      	adds	r7, #12
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr

080088da <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80088da:	b580      	push	{r7, lr}
 80088dc:	b082      	sub	sp, #8
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4618      	mov	r0, r3
 80088e6:	f000 f92f 	bl	8008b48 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>
 80088ea:	4603      	mov	r3, r0
 80088ec:	4618      	mov	r0, r3
 80088ee:	3708      	adds	r7, #8
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 f92e 	bl	8008b5e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>
 8008902:	4603      	mov	r3, r0
 8008904:	4618      	mov	r0, r3
 8008906:	3708      	adds	r7, #8
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4618      	mov	r0, r3
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr

08008922 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008922:	b590      	push	{r4, r7, lr}
 8008924:	b085      	sub	sp, #20
 8008926:	af00      	add	r7, sp, #0
 8008928:	60f8      	str	r0, [r7, #12]
 800892a:	60b9      	str	r1, [r7, #8]
 800892c:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800892e:	68b8      	ldr	r0, [r7, #8]
 8008930:	f7ff ffec 	bl	800890c <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008934:	4603      	mov	r3, r0
 8008936:	681c      	ldr	r4, [r3, #0]
 8008938:	68f8      	ldr	r0, [r7, #12]
 800893a:	f7f9 fb7e 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 800893e:	4603      	mov	r3, r0
 8008940:	4619      	mov	r1, r3
 8008942:	2004      	movs	r0, #4
 8008944:	f7f9 fb2e 	bl	8001fa4 <_ZnwjPv>
 8008948:	4603      	mov	r3, r0
 800894a:	601c      	str	r4, [r3, #0]
	  }
 800894c:	bf00      	nop
 800894e:	3714      	adds	r7, #20
 8008950:	46bd      	mov	sp, r7
 8008952:	bd90      	pop	{r4, r7, pc}

08008954 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>:
      _M_access()
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f7f9 fb6c 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 8008962:	4603      	mov	r3, r0
 8008964:	4618      	mov	r0, r3
 8008966:	3708      	adds	r7, #8
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4618      	mov	r0, r3
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008982:	b590      	push	{r4, r7, lr}
 8008984:	b085      	sub	sp, #20
 8008986:	af00      	add	r7, sp, #0
 8008988:	60f8      	str	r0, [r7, #12]
 800898a:	60b9      	str	r1, [r7, #8]
 800898c:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800898e:	68b8      	ldr	r0, [r7, #8]
 8008990:	f7ff ffec 	bl	800896c <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008994:	4603      	mov	r3, r0
 8008996:	681c      	ldr	r4, [r3, #0]
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f7f9 fb4e 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 800899e:	4603      	mov	r3, r0
 80089a0:	4619      	mov	r1, r3
 80089a2:	2004      	movs	r0, #4
 80089a4:	f7f9 fafe 	bl	8001fa4 <_ZnwjPv>
 80089a8:	4603      	mov	r3, r0
 80089aa:	601c      	str	r4, [r3, #0]
	  }
 80089ac:	bf00      	nop
 80089ae:	3714      	adds	r7, #20
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd90      	pop	{r4, r7, pc}

080089b4 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access()
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f7f9 fb3c 	bl	800203a <_ZNSt9_Any_data9_M_accessEv>
 80089c2:	4603      	mov	r3, r0
 80089c4:	4618      	mov	r0, r3
 80089c6:	3708      	adds	r7, #8
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 80089cc:	b590      	push	{r4, r7, lr}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	4618      	mov	r0, r3
 80089da:	f000 f8cc 	bl	8008b76 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 80089de:	683c      	ldr	r4, [r7, #0]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 f807 	bl	80089f4 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80089e6:	4603      	mov	r3, r0
 80089e8:	601c      	str	r4, [r3, #0]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4618      	mov	r0, r3
 80089ee:	370c      	adds	r7, #12
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd90      	pop	{r4, r7, pc}

080089f4 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4618      	mov	r0, r3
 8008a00:	f000 f8c6 	bl	8008b90 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008a04:	4603      	mov	r3, r0
 8008a06:	4618      	mov	r0, r3
 8008a08:	3708      	adds	r7, #8
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008a0e:	b580      	push	{r7, lr}
 8008a10:	b082      	sub	sp, #8
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f000 f8c6 	bl	8008baa <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	4618      	mov	r0, r3
 8008a22:	3708      	adds	r7, #8
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4618      	mov	r0, r3
 8008a34:	370c      	adds	r7, #12
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8008a3e:	b580      	push	{r7, lr}
 8008a40:	b082      	sub	sp, #8
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
 8008a46:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d004      	beq.n	8008a58 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_+0x1a>
 8008a4e:	681a      	ldr	r2, [r3, #0]
 8008a50:	320c      	adds	r2, #12
 8008a52:	6812      	ldr	r2, [r2, #0]
 8008a54:	4618      	mov	r0, r3
 8008a56:	4790      	blx	r2
      }
 8008a58:	bf00      	nop
 8008a5a:	3708      	adds	r7, #8
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
       * @param __p  The new pointer to store.
       *
       * The deleter will be invoked if a pointer is already owned.
       */
      void
      reset(pointer __p = pointer()) noexcept
 8008a60:	b590      	push	{r4, r7, lr}
 8008a62:	b083      	sub	sp, #12
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	_M_t.reset(std::move(__p));
 8008a6a:	687c      	ldr	r4, [r7, #4]
 8008a6c:	463b      	mov	r3, r7
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f000 f8a8 	bl	8008bc4 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8008a74:	4603      	mov	r3, r0
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4619      	mov	r1, r3
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	f000 f8ad 	bl	8008bda <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
      }
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd90      	pop	{r4, r7, pc}

08008a88 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      release() noexcept
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4618      	mov	r0, r3
 8008a94:	f000 f8c1 	bl	8008c1a <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3708      	adds	r7, #8
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b082      	sub	sp, #8
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4618      	mov	r0, r3
 8008aae:	f000 f8c9 	bl	8008c44 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3708      	adds	r7, #8
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	370c      	adds	r7, #12
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr

08008ad2 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>:
        default_delete(const default_delete<_Up>&) noexcept { }
 8008ad2:	b480      	push	{r7}
 8008ad4:	b083      	sub	sp, #12
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6078      	str	r0, [r7, #4]
 8008ada:	6039      	str	r1, [r7, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	4618      	mov	r0, r3
 8008ae0:	370c      	adds	r7, #12
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr
	...

08008aec <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>:
      _Sp_counted_ptr(_Ptr __p) noexcept
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b082      	sub	sp, #8
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
      : _M_ptr(__p) { }
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	4618      	mov	r0, r3
 8008afa:	f000 f8b1 	bl	8008c60 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
 8008afe:	4a05      	ldr	r2, [pc, #20]	; (8008b14 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_+0x28>)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	601a      	str	r2, [r3, #0]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	683a      	ldr	r2, [r7, #0]
 8008b08:	60da      	str	r2, [r3, #12]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3708      	adds	r7, #8
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}
 8008b14:	080182ac 	.word	0x080182ac

08008b18 <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b082      	sub	sp, #8
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f000 f8b2 	bl	8008c8c <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3708      	adds	r7, #8
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}

08008b32 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>:
      constexpr _Head_base()
 8008b32:	b480      	push	{r7}
 8008b34:	b083      	sub	sp, #12
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4618      	mov	r0, r3
 8008b54:	370c      	adds	r7, #12
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr

08008b5e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b082      	sub	sp, #8
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f89b 	bl	8008ca2 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3708      	adds	r7, #8
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b082      	sub	sp, #8
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	4618      	mov	r0, r3
 8008b82:	f000 f899 	bl	8008cb8 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f000 f89c 	bl	8008cd8 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b082      	sub	sp, #8
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f000 f89b 	bl	8008cf0 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3708      	adds	r7, #8
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	4618      	mov	r0, r3
 8008bd0:	370c      	adds	r7, #12
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr

08008bda <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
      void reset(pointer __p) noexcept
 8008bda:	b590      	push	{r4, r7, lr}
 8008bdc:	b085      	sub	sp, #20
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]
	const pointer __old_p = _M_ptr();
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 f88f 	bl	8008d08 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008bea:	4603      	mov	r3, r0
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	60fb      	str	r3, [r7, #12]
	_M_ptr() = __p;
 8008bf0:	683c      	ldr	r4, [r7, #0]
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f888 	bl	8008d08 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	601c      	str	r4, [r3, #0]
	if (__old_p)
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d007      	beq.n	8008c12 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_+0x38>
	  _M_deleter()(__old_p);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 f81e 	bl	8008c44 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	68f9      	ldr	r1, [r7, #12]
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f000 f888 	bl	8008d22 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
      }
 8008c12:	bf00      	nop
 8008c14:	3714      	adds	r7, #20
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd90      	pop	{r4, r7, pc}

08008c1a <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      pointer release() noexcept
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b084      	sub	sp, #16
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f7ff fee6 	bl	80089f4 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f7ff fee0 	bl	80089f4 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2200      	movs	r2, #0
 8008c38:	601a      	str	r2, [r3, #0]
	return __p;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
      }
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b082      	sub	sp, #8
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f000 f878 	bl	8008d44 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008c54:	4603      	mov	r3, r0
 8008c56:	4618      	mov	r0, r3
 8008c58:	3708      	adds	r7, #8
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
	...

08008c60 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      _Sp_counted_base() noexcept
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
      : _M_use_count(1), _M_weak_count(1) { }
 8008c68:	4a07      	ldr	r2, [pc, #28]	; (8008c88 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev+0x28>)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	601a      	str	r2, [r3, #0]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2201      	movs	r2, #1
 8008c72:	605a      	str	r2, [r3, #4]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	609a      	str	r2, [r3, #8]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr
 8008c88:	0801836c 	.word	0x0801836c

08008c8c <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4618      	mov	r0, r3
 8008c98:	370c      	adds	r7, #12
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008ca2:	b480      	push	{r7}
 8008ca4:	b083      	sub	sp, #12
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4618      	mov	r0, r3
 8008cae:	370c      	adds	r7, #12
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr

08008cb8 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 f84b 	bl	8008d5c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f000 f853 	bl	8008d74 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3708      	adds	r7, #8
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f855 	bl	8008d90 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3708      	adds	r7, #8
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b082      	sub	sp, #8
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 f856 	bl	8008daa <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	4618      	mov	r0, r3
 8008d02:	3708      	adds	r7, #8
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b082      	sub	sp, #8
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 f855 	bl	8008dc2 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3708      	adds	r7, #8
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b082      	sub	sp, #8
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d004      	beq.n	8008d3c <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_+0x1a>
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	320c      	adds	r2, #12
 8008d36:	6812      	ldr	r2, [r2, #0]
 8008d38:	4618      	mov	r0, r3
 8008d3a:	4790      	blx	r2
      }
 8008d3c:	bf00      	nop
 8008d3e:	3708      	adds	r7, #8
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b082      	sub	sp, #8
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 f845 	bl	8008ddc <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8008d52:	4603      	mov	r3, r0
 8008d54:	4618      	mov	r0, r3
 8008d56:	3708      	adds	r7, #8
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>:
      _Tuple_impl()
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 f845 	bl	8008df4 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3708      	adds	r7, #8
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>:
      constexpr _Head_base()
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	601a      	str	r2, [r3, #0]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4618      	mov	r0, r3
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f000 f835 	bl	8008e0a <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>
 8008da0:	4603      	mov	r3, r0
 8008da2:	4618      	mov	r0, r3
 8008da4:	3708      	adds	r7, #8
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b082      	sub	sp, #8
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 f834 	bl	8008e20 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>
 8008db8:	4603      	mov	r3, r0
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3708      	adds	r7, #8
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}

08008dc2 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008dc2:	b580      	push	{r7, lr}
 8008dc4:	b082      	sub	sp, #8
 8008dc6:	af00      	add	r7, sp, #0
 8008dc8:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f000 f833 	bl	8008e38 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3708      	adds	r7, #8
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b082      	sub	sp, #8
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 f833 	bl	8008e50 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>
 8008dea:	4603      	mov	r3, r0
 8008dec:	4618      	mov	r0, r3
 8008dee:	3708      	adds	r7, #8
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>:
      constexpr _Head_base()
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4618      	mov	r0, r3
 8008e00:	370c      	adds	r7, #12
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008e0a:	b480      	push	{r7}
 8008e0c:	b083      	sub	sp, #12
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	4618      	mov	r0, r3
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b082      	sub	sp, #8
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 f81d 	bl	8008e68 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	4618      	mov	r0, r3
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 f81c 	bl	8008e7e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8008e46:	4603      	mov	r3, r0
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3708      	adds	r7, #8
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 f81d 	bl	8008e98 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	4618      	mov	r0, r3
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	4618      	mov	r0, r3
 8008e74:	370c      	adds	r7, #12
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr

08008e7e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b082      	sub	sp, #8
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f000 f810 	bl	8008eae <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	4618      	mov	r0, r3
 8008e92:	3708      	adds	r7, #8
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	370c      	adds	r7, #12
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr

08008eae <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008eae:	b480      	push	{r7}
 8008eb0:	b083      	sub	sp, #12
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4618      	mov	r0, r3
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
    class _Sp_counted_ptr final : public _Sp_counted_base<_Lp>
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	4a05      	ldr	r2, [pc, #20]	; (8008ee4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev+0x20>)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	601a      	str	r2, [r3, #0]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f7fe fdc5 	bl	8007a64 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4618      	mov	r0, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	080182ac 	.word	0x080182ac

08008ee8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>:
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b082      	sub	sp, #8
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f7ff ffe7 	bl	8008ec4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8008ef6:	2110      	movs	r1, #16
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f00a f86e 	bl	8012fda <_ZdlPvj>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4618      	mov	r0, r3
 8008f02:	3708      	adds	r7, #8
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <_ZN13UtilityConfigD1Ev>:
struct UtilityConfig {
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b082      	sub	sp, #8
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	3310      	adds	r3, #16
 8008f14:	4618      	mov	r0, r3
 8008f16:	f7f9 f8d7 	bl	80020c8 <_ZNSt8functionIFvvEED1Ev>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7f9 f8c6 	bl	80020ae <_ZNSt8functionIFyvEED1Ev>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4618      	mov	r0, r3
 8008f26:	3708      	adds	r7, #8
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <_Z41__static_initialization_and_destruction_0ii>:




}
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b08a      	sub	sp, #40	; 0x28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d122      	bne.n	8008f82 <_Z41__static_initialization_and_destruction_0ii+0x56>
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d11d      	bne.n	8008f82 <_Z41__static_initialization_and_destruction_0ii+0x56>
UtilityConfig utilities(micros_64, error_handler);
 8008f46:	f107 0308 	add.w	r3, r7, #8
 8008f4a:	4917      	ldr	r1, [pc, #92]	; (8008fa8 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7fe fb39 	bl	80075c4 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>
 8008f52:	f107 0318 	add.w	r3, r7, #24
 8008f56:	4915      	ldr	r1, [pc, #84]	; (8008fac <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7fe fb63 	bl	8007624 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 8008f5e:	f107 0218 	add.w	r2, r7, #24
 8008f62:	f107 0308 	add.w	r3, r7, #8
 8008f66:	4619      	mov	r1, r3
 8008f68:	4811      	ldr	r0, [pc, #68]	; (8008fb0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8008f6a:	f7f9 f8ba 	bl	80020e2 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>
 8008f6e:	f107 0318 	add.w	r3, r7, #24
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7f9 f8a8 	bl	80020c8 <_ZNSt8functionIFvvEED1Ev>
 8008f78:	f107 0308 	add.w	r3, r7, #8
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7f9 f896 	bl	80020ae <_ZNSt8functionIFyvEED1Ev>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d10a      	bne.n	8008f9e <_Z41__static_initialization_and_destruction_0ii+0x72>
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d105      	bne.n	8008f9e <_Z41__static_initialization_and_destruction_0ii+0x72>
 8008f92:	4807      	ldr	r0, [pc, #28]	; (8008fb0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8008f94:	f7ff ffb8 	bl	8008f08 <_ZN13UtilityConfigD1Ev>
std::shared_ptr<CyphalInterface> interface;
 8008f98:	4806      	ldr	r0, [pc, #24]	; (8008fb4 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8008f9a:	f7fd f894 	bl	80060c6 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 8008f9e:	bf00      	nop
 8008fa0:	3728      	adds	r7, #40	; 0x28
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	08006059 	.word	0x08006059
 8008fac:	0800604d 	.word	0x0800604d
 8008fb0:	200004c8 	.word	0x200004c8
 8008fb4:	200004c0 	.word	0x200004c0

08008fb8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv>:
      _M_dispose() noexcept
 8008fb8:	b590      	push	{r4, r7, lr}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
      { delete _M_ptr; }
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	68dc      	ldr	r4, [r3, #12]
 8008fc4:	2c00      	cmp	r4, #0
 8008fc6:	d006      	beq.n	8008fd6 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv+0x1e>
 8008fc8:	4620      	mov	r0, r4
 8008fca:	f7ff fbfb 	bl	80087c4 <_ZN15CyphalInterfaceD1Ev>
 8008fce:	210c      	movs	r1, #12
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	f00a f802 	bl	8012fda <_ZdlPvj>
 8008fd6:	bf00      	nop
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd90      	pop	{r4, r7, pc}

08008fde <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b082      	sub	sp, #8
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
      { delete this; }
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d002      	beq.n	8008ff2 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x14>
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7ff ff7b 	bl	8008ee8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>
 8008ff2:	bf00      	nop
 8008ff4:	3708      	adds	r7, #8
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE14_M_get_deleterERKSt9type_info>:
      _M_get_deleter(const std::type_info&) noexcept
 8008ffa:	b480      	push	{r7}
 8008ffc:	b083      	sub	sp, #12
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
 8009002:	6039      	str	r1, [r7, #0]
      { return nullptr; }
 8009004:	2300      	movs	r3, #0
 8009006:	4618      	mov	r0, r3
 8009008:	370c      	adds	r7, #12
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr

08009012 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE6acceptEP16CanardRxTransfer>:
                break;
        }

        return out;
    }
    void accept(CanardRxTransfer* transfer) {
 8009012:	b580      	push	{r7, lr}
 8009014:	f5ad 7d48 	sub.w	sp, sp, #800	; 0x320
 8009018:	af00      	add	r7, sp, #0
 800901a:	f507 7348 	add.w	r3, r7, #800	; 0x320
 800901e:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8009022:	6018      	str	r0, [r3, #0]
 8009024:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8009028:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 800902c:	6019      	str	r1, [r3, #0]
        Type object;
        interface->deserialize_transfer<T>(&object, transfer);
 800902e:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8009032:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800903c:	4618      	mov	r0, r3
 800903e:	f7fe fbb7 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8009042:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8009046:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 800904a:	f107 0108 	add.w	r1, r7, #8
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	f000 f874 	bl	800913c <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8009054:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8009058:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	3304      	adds	r3, #4
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f507 7248 	add.w	r2, r7, #800	; 0x320
 8009068:	f5a2 7248 	sub.w	r2, r2, #800	; 0x320
 800906c:	f107 0108 	add.w	r1, r7, #8
 8009070:	f507 7048 	add.w	r0, r7, #800	; 0x320
 8009074:	f5a0 7047 	sub.w	r0, r0, #796	; 0x31c
 8009078:	6812      	ldr	r2, [r2, #0]
 800907a:	6800      	ldr	r0, [r0, #0]
 800907c:	4798      	blx	r3
    }
 800907e:	bf00      	nop
 8009080:	f507 7748 	add.w	r7, r7, #800	; 0x320
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <_ZN20AbstractSubscriptionI15NodeInfoRequestE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8009098:	4618      	mov	r0, r3
 800909a:	f7fe fb89 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800909e:	f107 030c 	add.w	r3, r7, #12
 80090a2:	683a      	ldr	r2, [r7, #0]
 80090a4:	4619      	mov	r1, r3
 80090a6:	f000 f86a 	bl	800917e <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3304      	adds	r3, #4
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f107 010c 	add.w	r1, r7, #12
 80090b6:	683a      	ldr	r2, [r7, #0]
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	4798      	blx	r3
    }
 80090bc:	bf00      	nop
 80090be:	3710      	adds	r7, #16
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <_ZN20AbstractSubscriptionI6JS_msgE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b086      	sub	sp, #24
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80090d4:	4618      	mov	r0, r3
 80090d6:	f7fe fb6b 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80090da:	f107 030c 	add.w	r3, r7, #12
 80090de:	683a      	ldr	r2, [r7, #0]
 80090e0:	4619      	mov	r1, r3
 80090e2:	f000 f86c 	bl	80091be <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	3304      	adds	r3, #4
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f107 010c 	add.w	r1, r7, #12
 80090f2:	683a      	ldr	r2, [r7, #0]
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	4798      	blx	r3
    }
 80090f8:	bf00      	nop
 80090fa:	3718      	adds	r7, #24
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <_ZN20AbstractSubscriptionI5HBeatE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8009110:	4618      	mov	r0, r3
 8009112:	f7fe fb4d 	bl	80077b0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8009116:	f107 0308 	add.w	r3, r7, #8
 800911a:	683a      	ldr	r2, [r7, #0]
 800911c:	4619      	mov	r1, r3
 800911e:	f000 f86e 	bl	80091fe <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	3304      	adds	r3, #4
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f107 0108 	add.w	r1, r7, #8
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	4798      	blx	r3
    }
 8009134:	bf00      	nop
 8009136:	3710      	adds	r7, #16
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::deserialize_transfer(
 800913c:	b580      	push	{r7, lr}
 800913e:	b086      	sub	sp, #24
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	607a      	str	r2, [r7, #4]
    typename TypeAlias::Type *obj,
    CanardRxTransfer* transfer
) const {
    size_t inout_buf_size = TypeAlias::extent;
 8009148:	f240 2303 	movw	r3, #515	; 0x203
 800914c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	695b      	ldr	r3, [r3, #20]
 8009152:	f107 0214 	add.w	r2, r7, #20
 8009156:	4619      	mov	r1, r3
 8009158:	68b8      	ldr	r0, [r7, #8]
 800915a:	f7fc fbc5 	bl	80058e8 <uavcan_register_Access_Request_1_0_deserialize_>
 800915e:	4603      	mov	r3, r0
 8009160:	b2db      	uxtb	r3, r3
 8009162:	09db      	lsrs	r3, r3, #7
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b00      	cmp	r3, #0
 8009168:	d005      	beq.n	8009176 <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer+0x3a>
        utilities.error_handler();
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	3310      	adds	r3, #16
 8009170:	4618      	mov	r0, r3
 8009172:	f7fe fe55 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8009176:	bf00      	nop
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}

0800917e <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 800917e:	b580      	push	{r7, lr}
 8009180:	b086      	sub	sp, #24
 8009182:	af00      	add	r7, sp, #0
 8009184:	60f8      	str	r0, [r7, #12]
 8009186:	60b9      	str	r1, [r7, #8]
 8009188:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800918a:	2300      	movs	r3, #0
 800918c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	695b      	ldr	r3, [r3, #20]
 8009192:	f107 0214 	add.w	r2, r7, #20
 8009196:	4619      	mov	r1, r3
 8009198:	68b8      	ldr	r0, [r7, #8]
 800919a:	f7fc fd91 	bl	8005cc0 <uavcan_node_GetInfo_Request_1_0_deserialize_>
 800919e:	4603      	mov	r3, r0
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	09db      	lsrs	r3, r3, #7
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d005      	beq.n	80091b6 <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	3310      	adds	r3, #16
 80091b0:	4618      	mov	r0, r3
 80091b2:	f7fe fe35 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
}
 80091b6:	bf00      	nop
 80091b8:	3718      	adds	r7, #24
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 80091be:	b580      	push	{r7, lr}
 80091c0:	b086      	sub	sp, #24
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	60f8      	str	r0, [r7, #12]
 80091c6:	60b9      	str	r1, [r7, #8]
 80091c8:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 80091ca:	230c      	movs	r3, #12
 80091cc:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	695b      	ldr	r3, [r3, #20]
 80091d2:	f107 0214 	add.w	r2, r7, #20
 80091d6:	4619      	mov	r1, r3
 80091d8:	68b8      	ldr	r0, [r7, #8]
 80091da:	f7fa f87b 	bl	80032d4 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>
 80091de:	4603      	mov	r3, r0
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	09db      	lsrs	r3, r3, #7
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d005      	beq.n	80091f6 <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	3310      	adds	r3, #16
 80091f0:	4618      	mov	r0, r3
 80091f2:	f7fe fe15 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
}
 80091f6:	bf00      	nop
 80091f8:	3718      	adds	r7, #24
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 80091fe:	b580      	push	{r7, lr}
 8009200:	b086      	sub	sp, #24
 8009202:	af00      	add	r7, sp, #0
 8009204:	60f8      	str	r0, [r7, #12]
 8009206:	60b9      	str	r1, [r7, #8]
 8009208:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800920a:	230c      	movs	r3, #12
 800920c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	695b      	ldr	r3, [r3, #20]
 8009212:	f107 0214 	add.w	r2, r7, #20
 8009216:	4619      	mov	r1, r3
 8009218:	68b8      	ldr	r0, [r7, #8]
 800921a:	f7f9 fce5 	bl	8002be8 <uavcan_node_Heartbeat_1_0_deserialize_>
 800921e:	4603      	mov	r3, r0
 8009220:	b2db      	uxtb	r3, r3
 8009222:	09db      	lsrs	r3, r3, #7
 8009224:	b2db      	uxtb	r3, r3
 8009226:	2b00      	cmp	r3, #0
 8009228:	d005      	beq.n	8009236 <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	3310      	adds	r3, #16
 8009230:	4618      	mov	r0, r3
 8009232:	f7fe fdf5 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
}
 8009236:	bf00      	nop
 8009238:	3718      	adds	r7, #24
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <_GLOBAL__sub_I_buffer>:
 800923e:	b580      	push	{r7, lr}
 8009240:	af00      	add	r7, sp, #0
 8009242:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009246:	2001      	movs	r0, #1
 8009248:	f7ff fe70 	bl	8008f2c <_Z41__static_initialization_and_destruction_0ii>
 800924c:	bd80      	pop	{r7, pc}

0800924e <_GLOBAL__sub_D_buffer>:
 800924e:	b580      	push	{r7, lr}
 8009250:	af00      	add	r7, sp, #0
 8009252:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009256:	2000      	movs	r0, #0
 8009258:	f7ff fe68 	bl	8008f2c <_Z41__static_initialization_and_destruction_0ii>
 800925c:	bd80      	pop	{r7, pc}
	...

08009260 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8009264:	4b1b      	ldr	r3, [pc, #108]	; (80092d4 <MX_SPI1_Init+0x74>)
 8009266:	4a1c      	ldr	r2, [pc, #112]	; (80092d8 <MX_SPI1_Init+0x78>)
 8009268:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800926a:	4b1a      	ldr	r3, [pc, #104]	; (80092d4 <MX_SPI1_Init+0x74>)
 800926c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009270:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009272:	4b18      	ldr	r3, [pc, #96]	; (80092d4 <MX_SPI1_Init+0x74>)
 8009274:	2200      	movs	r2, #0
 8009276:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009278:	4b16      	ldr	r3, [pc, #88]	; (80092d4 <MX_SPI1_Init+0x74>)
 800927a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800927e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009280:	4b14      	ldr	r3, [pc, #80]	; (80092d4 <MX_SPI1_Init+0x74>)
 8009282:	2202      	movs	r2, #2
 8009284:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009286:	4b13      	ldr	r3, [pc, #76]	; (80092d4 <MX_SPI1_Init+0x74>)
 8009288:	2201      	movs	r2, #1
 800928a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800928c:	4b11      	ldr	r3, [pc, #68]	; (80092d4 <MX_SPI1_Init+0x74>)
 800928e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009292:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8009294:	4b0f      	ldr	r3, [pc, #60]	; (80092d4 <MX_SPI1_Init+0x74>)
 8009296:	2220      	movs	r2, #32
 8009298:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800929a:	4b0e      	ldr	r3, [pc, #56]	; (80092d4 <MX_SPI1_Init+0x74>)
 800929c:	2200      	movs	r2, #0
 800929e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80092a0:	4b0c      	ldr	r3, [pc, #48]	; (80092d4 <MX_SPI1_Init+0x74>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80092a6:	4b0b      	ldr	r3, [pc, #44]	; (80092d4 <MX_SPI1_Init+0x74>)
 80092a8:	2200      	movs	r2, #0
 80092aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80092ac:	4b09      	ldr	r3, [pc, #36]	; (80092d4 <MX_SPI1_Init+0x74>)
 80092ae:	2207      	movs	r2, #7
 80092b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80092b2:	4b08      	ldr	r3, [pc, #32]	; (80092d4 <MX_SPI1_Init+0x74>)
 80092b4:	2200      	movs	r2, #0
 80092b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80092b8:	4b06      	ldr	r3, [pc, #24]	; (80092d4 <MX_SPI1_Init+0x74>)
 80092ba:	2200      	movs	r2, #0
 80092bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80092be:	4805      	ldr	r0, [pc, #20]	; (80092d4 <MX_SPI1_Init+0x74>)
 80092c0:	f004 fd3a 	bl	800dd38 <HAL_SPI_Init>
 80092c4:	4603      	mov	r3, r0
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d001      	beq.n	80092ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80092ca:	f7f8 fe66 	bl	8001f9a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80092ce:	bf00      	nop
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	200007a4 	.word	0x200007a4
 80092d8:	40013000 	.word	0x40013000

080092dc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80092e0:	4b1b      	ldr	r3, [pc, #108]	; (8009350 <MX_SPI3_Init+0x74>)
 80092e2:	4a1c      	ldr	r2, [pc, #112]	; (8009354 <MX_SPI3_Init+0x78>)
 80092e4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80092e6:	4b1a      	ldr	r3, [pc, #104]	; (8009350 <MX_SPI3_Init+0x74>)
 80092e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80092ec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80092ee:	4b18      	ldr	r3, [pc, #96]	; (8009350 <MX_SPI3_Init+0x74>)
 80092f0:	2200      	movs	r2, #0
 80092f2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80092f4:	4b16      	ldr	r3, [pc, #88]	; (8009350 <MX_SPI3_Init+0x74>)
 80092f6:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80092fa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80092fc:	4b14      	ldr	r3, [pc, #80]	; (8009350 <MX_SPI3_Init+0x74>)
 80092fe:	2200      	movs	r2, #0
 8009300:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009302:	4b13      	ldr	r3, [pc, #76]	; (8009350 <MX_SPI3_Init+0x74>)
 8009304:	2201      	movs	r2, #1
 8009306:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009308:	4b11      	ldr	r3, [pc, #68]	; (8009350 <MX_SPI3_Init+0x74>)
 800930a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800930e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009310:	4b0f      	ldr	r3, [pc, #60]	; (8009350 <MX_SPI3_Init+0x74>)
 8009312:	2218      	movs	r2, #24
 8009314:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009316:	4b0e      	ldr	r3, [pc, #56]	; (8009350 <MX_SPI3_Init+0x74>)
 8009318:	2200      	movs	r2, #0
 800931a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800931c:	4b0c      	ldr	r3, [pc, #48]	; (8009350 <MX_SPI3_Init+0x74>)
 800931e:	2200      	movs	r2, #0
 8009320:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009322:	4b0b      	ldr	r3, [pc, #44]	; (8009350 <MX_SPI3_Init+0x74>)
 8009324:	2200      	movs	r2, #0
 8009326:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8009328:	4b09      	ldr	r3, [pc, #36]	; (8009350 <MX_SPI3_Init+0x74>)
 800932a:	2207      	movs	r2, #7
 800932c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800932e:	4b08      	ldr	r3, [pc, #32]	; (8009350 <MX_SPI3_Init+0x74>)
 8009330:	2200      	movs	r2, #0
 8009332:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8009334:	4b06      	ldr	r3, [pc, #24]	; (8009350 <MX_SPI3_Init+0x74>)
 8009336:	2200      	movs	r2, #0
 8009338:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800933a:	4805      	ldr	r0, [pc, #20]	; (8009350 <MX_SPI3_Init+0x74>)
 800933c:	f004 fcfc 	bl	800dd38 <HAL_SPI_Init>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d001      	beq.n	800934a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8009346:	f7f8 fe28 	bl	8001f9a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800934a:	bf00      	nop
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	20000808 	.word	0x20000808
 8009354:	40003c00 	.word	0x40003c00

08009358 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b08c      	sub	sp, #48	; 0x30
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009360:	f107 031c 	add.w	r3, r7, #28
 8009364:	2200      	movs	r2, #0
 8009366:	601a      	str	r2, [r3, #0]
 8009368:	605a      	str	r2, [r3, #4]
 800936a:	609a      	str	r2, [r3, #8]
 800936c:	60da      	str	r2, [r3, #12]
 800936e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a33      	ldr	r2, [pc, #204]	; (8009444 <HAL_SPI_MspInit+0xec>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d131      	bne.n	80093de <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800937a:	4b33      	ldr	r3, [pc, #204]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 800937c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800937e:	4a32      	ldr	r2, [pc, #200]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 8009380:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009384:	6613      	str	r3, [r2, #96]	; 0x60
 8009386:	4b30      	ldr	r3, [pc, #192]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 8009388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800938a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800938e:	61bb      	str	r3, [r7, #24]
 8009390:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009392:	4b2d      	ldr	r3, [pc, #180]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 8009394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009396:	4a2c      	ldr	r2, [pc, #176]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 8009398:	f043 0301 	orr.w	r3, r3, #1
 800939c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800939e:	4b2a      	ldr	r3, [pc, #168]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 80093a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093a2:	f003 0301 	and.w	r3, r3, #1
 80093a6:	617b      	str	r3, [r7, #20]
 80093a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80093aa:	23e0      	movs	r3, #224	; 0xe0
 80093ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093ae:	2302      	movs	r3, #2
 80093b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093b2:	2300      	movs	r3, #0
 80093b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093b6:	2300      	movs	r3, #0
 80093b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80093ba:	2305      	movs	r3, #5
 80093bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093be:	f107 031c 	add.w	r3, r7, #28
 80093c2:	4619      	mov	r1, r3
 80093c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80093c8:	f002 f830 	bl	800b42c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80093cc:	2200      	movs	r2, #0
 80093ce:	2100      	movs	r1, #0
 80093d0:	2023      	movs	r0, #35	; 0x23
 80093d2:	f001 f8e8 	bl	800a5a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80093d6:	2023      	movs	r0, #35	; 0x23
 80093d8:	f001 f8ff 	bl	800a5da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80093dc:	e02d      	b.n	800943a <HAL_SPI_MspInit+0xe2>
  else if(spiHandle->Instance==SPI3)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a1a      	ldr	r2, [pc, #104]	; (800944c <HAL_SPI_MspInit+0xf4>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d128      	bne.n	800943a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80093e8:	4b17      	ldr	r3, [pc, #92]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 80093ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093ec:	4a16      	ldr	r2, [pc, #88]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 80093ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093f2:	6593      	str	r3, [r2, #88]	; 0x58
 80093f4:	4b14      	ldr	r3, [pc, #80]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 80093f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093fc:	613b      	str	r3, [r7, #16]
 80093fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009400:	4b11      	ldr	r3, [pc, #68]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 8009402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009404:	4a10      	ldr	r2, [pc, #64]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 8009406:	f043 0304 	orr.w	r3, r3, #4
 800940a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800940c:	4b0e      	ldr	r3, [pc, #56]	; (8009448 <HAL_SPI_MspInit+0xf0>)
 800940e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009410:	f003 0304 	and.w	r3, r3, #4
 8009414:	60fb      	str	r3, [r7, #12]
 8009416:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8009418:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800941c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800941e:	2302      	movs	r3, #2
 8009420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009422:	2300      	movs	r3, #0
 8009424:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009426:	2300      	movs	r3, #0
 8009428:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800942a:	2306      	movs	r3, #6
 800942c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800942e:	f107 031c 	add.w	r3, r7, #28
 8009432:	4619      	mov	r1, r3
 8009434:	4806      	ldr	r0, [pc, #24]	; (8009450 <HAL_SPI_MspInit+0xf8>)
 8009436:	f001 fff9 	bl	800b42c <HAL_GPIO_Init>
}
 800943a:	bf00      	nop
 800943c:	3730      	adds	r7, #48	; 0x30
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	40013000 	.word	0x40013000
 8009448:	40021000 	.word	0x40021000
 800944c:	40003c00 	.word	0x40003c00
 8009450:	48000800 	.word	0x48000800

08009454 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b082      	sub	sp, #8
 8009458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800945a:	4b0f      	ldr	r3, [pc, #60]	; (8009498 <HAL_MspInit+0x44>)
 800945c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800945e:	4a0e      	ldr	r2, [pc, #56]	; (8009498 <HAL_MspInit+0x44>)
 8009460:	f043 0301 	orr.w	r3, r3, #1
 8009464:	6613      	str	r3, [r2, #96]	; 0x60
 8009466:	4b0c      	ldr	r3, [pc, #48]	; (8009498 <HAL_MspInit+0x44>)
 8009468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800946a:	f003 0301 	and.w	r3, r3, #1
 800946e:	607b      	str	r3, [r7, #4]
 8009470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009472:	4b09      	ldr	r3, [pc, #36]	; (8009498 <HAL_MspInit+0x44>)
 8009474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009476:	4a08      	ldr	r2, [pc, #32]	; (8009498 <HAL_MspInit+0x44>)
 8009478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800947c:	6593      	str	r3, [r2, #88]	; 0x58
 800947e:	4b06      	ldr	r3, [pc, #24]	; (8009498 <HAL_MspInit+0x44>)
 8009480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009486:	603b      	str	r3, [r7, #0]
 8009488:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800948a:	f003 fcc9 	bl	800ce20 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800948e:	bf00      	nop
 8009490:	3708      	adds	r7, #8
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}
 8009496:	bf00      	nop
 8009498:	40021000 	.word	0x40021000

0800949c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800949c:	b480      	push	{r7}
 800949e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80094a0:	e7fe      	b.n	80094a0 <NMI_Handler+0x4>

080094a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80094a2:	b480      	push	{r7}
 80094a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80094a6:	e7fe      	b.n	80094a6 <HardFault_Handler+0x4>

080094a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80094a8:	b480      	push	{r7}
 80094aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80094ac:	e7fe      	b.n	80094ac <MemManage_Handler+0x4>

080094ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80094ae:	b480      	push	{r7}
 80094b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80094b2:	e7fe      	b.n	80094b2 <BusFault_Handler+0x4>

080094b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80094b4:	b480      	push	{r7}
 80094b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80094b8:	e7fe      	b.n	80094b8 <UsageFault_Handler+0x4>

080094ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80094ba:	b480      	push	{r7}
 80094bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80094be:	bf00      	nop
 80094c0:	46bd      	mov	sp, r7
 80094c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c6:	4770      	bx	lr

080094c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80094c8:	b480      	push	{r7}
 80094ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80094cc:	bf00      	nop
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr

080094d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80094d6:	b480      	push	{r7}
 80094d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80094da:	bf00      	nop
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr

080094e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80094e8:	f000 ff42 	bl	800a370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80094ec:	bf00      	nop
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 80094f4:	4802      	ldr	r0, [pc, #8]	; (8009500 <DMA1_Channel1_IRQHandler+0x10>)
 80094f6:	f001 f9f3 	bl	800a8e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80094fa:	bf00      	nop
 80094fc:	bd80      	pop	{r7, pc}
 80094fe:	bf00      	nop
 8009500:	20000368 	.word	0x20000368

08009504 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8009508:	4802      	ldr	r0, [pc, #8]	; (8009514 <DMA1_Channel2_IRQHandler+0x10>)
 800950a:	f001 f9e9 	bl	800a8e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800950e:	bf00      	nop
 8009510:	bd80      	pop	{r7, pc}
 8009512:	bf00      	nop
 8009514:	200003c8 	.word	0x200003c8

08009518 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800951c:	4802      	ldr	r0, [pc, #8]	; (8009528 <SPI1_IRQHandler+0x10>)
 800951e:	f005 f84d 	bl	800e5bc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8009522:	bf00      	nop
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	200007a4 	.word	0x200007a4

0800952c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8009530:	4802      	ldr	r0, [pc, #8]	; (800953c <USART2_IRQHandler+0x10>)
 8009532:	f005 fcfb 	bl	800ef2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8009536:	bf00      	nop
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	200008bc 	.word	0x200008bc

08009540 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8009544:	4802      	ldr	r0, [pc, #8]	; (8009550 <I2C4_EV_IRQHandler+0x10>)
 8009546:	f002 fadb 	bl	800bb00 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 800954a:	bf00      	nop
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	20000314 	.word	0x20000314

08009554 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8009558:	4802      	ldr	r0, [pc, #8]	; (8009564 <I2C4_ER_IRQHandler+0x10>)
 800955a:	f002 faeb 	bl	800bb34 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800955e:	bf00      	nop
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	20000314 	.word	0x20000314

08009568 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009568:	b480      	push	{r7}
 800956a:	af00      	add	r7, sp, #0
  return 1;
 800956c:	2301      	movs	r3, #1
}
 800956e:	4618      	mov	r0, r3
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <_kill>:

int _kill(int pid, int sig)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8009582:	f00a fecf 	bl	8014324 <__errno>
 8009586:	4603      	mov	r3, r0
 8009588:	2216      	movs	r2, #22
 800958a:	601a      	str	r2, [r3, #0]
  return -1;
 800958c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009590:	4618      	mov	r0, r3
 8009592:	3708      	adds	r7, #8
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <_exit>:

void _exit (int status)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80095a0:	f04f 31ff 	mov.w	r1, #4294967295
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f7ff ffe7 	bl	8009578 <_kill>
  while (1) {}    /* Make sure we hang here */
 80095aa:	e7fe      	b.n	80095aa <_exit+0x12>

080095ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b086      	sub	sp, #24
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	60f8      	str	r0, [r7, #12]
 80095b4:	60b9      	str	r1, [r7, #8]
 80095b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80095b8:	2300      	movs	r3, #0
 80095ba:	617b      	str	r3, [r7, #20]
 80095bc:	e00a      	b.n	80095d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80095be:	f3af 8000 	nop.w
 80095c2:	4601      	mov	r1, r0
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	1c5a      	adds	r2, r3, #1
 80095c8:	60ba      	str	r2, [r7, #8]
 80095ca:	b2ca      	uxtb	r2, r1
 80095cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	3301      	adds	r3, #1
 80095d2:	617b      	str	r3, [r7, #20]
 80095d4:	697a      	ldr	r2, [r7, #20]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	429a      	cmp	r2, r3
 80095da:	dbf0      	blt.n	80095be <_read+0x12>
  }

  return len;
 80095dc:	687b      	ldr	r3, [r7, #4]
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3718      	adds	r7, #24
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}

080095e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80095e6:	b580      	push	{r7, lr}
 80095e8:	b086      	sub	sp, #24
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	60b9      	str	r1, [r7, #8]
 80095f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80095f2:	2300      	movs	r3, #0
 80095f4:	617b      	str	r3, [r7, #20]
 80095f6:	e009      	b.n	800960c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	60ba      	str	r2, [r7, #8]
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	4618      	mov	r0, r3
 8009602:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	3301      	adds	r3, #1
 800960a:	617b      	str	r3, [r7, #20]
 800960c:	697a      	ldr	r2, [r7, #20]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	429a      	cmp	r2, r3
 8009612:	dbf1      	blt.n	80095f8 <_write+0x12>
  }
  return len;
 8009614:	687b      	ldr	r3, [r7, #4]
}
 8009616:	4618      	mov	r0, r3
 8009618:	3718      	adds	r7, #24
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <_close>:

int _close(int file)
{
 800961e:	b480      	push	{r7}
 8009620:	b083      	sub	sp, #12
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8009626:	f04f 33ff 	mov.w	r3, #4294967295
}
 800962a:	4618      	mov	r0, r3
 800962c:	370c      	adds	r7, #12
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr

08009636 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009636:	b480      	push	{r7}
 8009638:	b083      	sub	sp, #12
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
 800963e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009646:	605a      	str	r2, [r3, #4]
  return 0;
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	370c      	adds	r7, #12
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr

08009656 <_isatty>:

int _isatty(int file)
{
 8009656:	b480      	push	{r7}
 8009658:	b083      	sub	sp, #12
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800965e:	2301      	movs	r3, #1
}
 8009660:	4618      	mov	r0, r3
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr

0800966c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800966c:	b480      	push	{r7}
 800966e:	b085      	sub	sp, #20
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8009678:	2300      	movs	r3, #0
}
 800967a:	4618      	mov	r0, r3
 800967c:	3714      	adds	r7, #20
 800967e:	46bd      	mov	sp, r7
 8009680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009684:	4770      	bx	lr
	...

08009688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b086      	sub	sp, #24
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009690:	4a14      	ldr	r2, [pc, #80]	; (80096e4 <_sbrk+0x5c>)
 8009692:	4b15      	ldr	r3, [pc, #84]	; (80096e8 <_sbrk+0x60>)
 8009694:	1ad3      	subs	r3, r2, r3
 8009696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800969c:	4b13      	ldr	r3, [pc, #76]	; (80096ec <_sbrk+0x64>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d102      	bne.n	80096aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80096a4:	4b11      	ldr	r3, [pc, #68]	; (80096ec <_sbrk+0x64>)
 80096a6:	4a12      	ldr	r2, [pc, #72]	; (80096f0 <_sbrk+0x68>)
 80096a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80096aa:	4b10      	ldr	r3, [pc, #64]	; (80096ec <_sbrk+0x64>)
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4413      	add	r3, r2
 80096b2:	693a      	ldr	r2, [r7, #16]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d207      	bcs.n	80096c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80096b8:	f00a fe34 	bl	8014324 <__errno>
 80096bc:	4603      	mov	r3, r0
 80096be:	220c      	movs	r2, #12
 80096c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80096c2:	f04f 33ff 	mov.w	r3, #4294967295
 80096c6:	e009      	b.n	80096dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80096c8:	4b08      	ldr	r3, [pc, #32]	; (80096ec <_sbrk+0x64>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80096ce:	4b07      	ldr	r3, [pc, #28]	; (80096ec <_sbrk+0x64>)
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	4413      	add	r3, r2
 80096d6:	4a05      	ldr	r2, [pc, #20]	; (80096ec <_sbrk+0x64>)
 80096d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80096da:	68fb      	ldr	r3, [r7, #12]
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3718      	adds	r7, #24
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}
 80096e4:	20020000 	.word	0x20020000
 80096e8:	00000400 	.word	0x00000400
 80096ec:	2000086c 	.word	0x2000086c
 80096f0:	20000ae8 	.word	0x20000ae8

080096f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80096f4:	b480      	push	{r7}
 80096f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80096f8:	4b06      	ldr	r3, [pc, #24]	; (8009714 <SystemInit+0x20>)
 80096fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096fe:	4a05      	ldr	r2, [pc, #20]	; (8009714 <SystemInit+0x20>)
 8009700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009704:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009708:	bf00      	nop
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr
 8009712:	bf00      	nop
 8009714:	e000ed00 	.word	0xe000ed00

08009718 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b08c      	sub	sp, #48	; 0x30
 800971c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800971e:	f107 030c 	add.w	r3, r7, #12
 8009722:	2224      	movs	r2, #36	; 0x24
 8009724:	2100      	movs	r1, #0
 8009726:	4618      	mov	r0, r3
 8009728:	f00a fd43 	bl	80141b2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800972c:	463b      	mov	r3, r7
 800972e:	2200      	movs	r2, #0
 8009730:	601a      	str	r2, [r3, #0]
 8009732:	605a      	str	r2, [r3, #4]
 8009734:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009736:	4b23      	ldr	r3, [pc, #140]	; (80097c4 <MX_TIM8_Init+0xac>)
 8009738:	4a23      	ldr	r2, [pc, #140]	; (80097c8 <MX_TIM8_Init+0xb0>)
 800973a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800973c:	4b21      	ldr	r3, [pc, #132]	; (80097c4 <MX_TIM8_Init+0xac>)
 800973e:	2200      	movs	r2, #0
 8009740:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009742:	4b20      	ldr	r3, [pc, #128]	; (80097c4 <MX_TIM8_Init+0xac>)
 8009744:	2200      	movs	r2, #0
 8009746:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8009748:	4b1e      	ldr	r3, [pc, #120]	; (80097c4 <MX_TIM8_Init+0xac>)
 800974a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800974e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009750:	4b1c      	ldr	r3, [pc, #112]	; (80097c4 <MX_TIM8_Init+0xac>)
 8009752:	2200      	movs	r2, #0
 8009754:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009756:	4b1b      	ldr	r3, [pc, #108]	; (80097c4 <MX_TIM8_Init+0xac>)
 8009758:	2200      	movs	r2, #0
 800975a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800975c:	4b19      	ldr	r3, [pc, #100]	; (80097c4 <MX_TIM8_Init+0xac>)
 800975e:	2200      	movs	r2, #0
 8009760:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8009762:	2301      	movs	r3, #1
 8009764:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009766:	2300      	movs	r3, #0
 8009768:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800976a:	2301      	movs	r3, #1
 800976c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800976e:	2300      	movs	r3, #0
 8009770:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009772:	2300      	movs	r3, #0
 8009774:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009776:	2300      	movs	r3, #0
 8009778:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800977a:	2301      	movs	r3, #1
 800977c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800977e:	2300      	movs	r3, #0
 8009780:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009782:	2300      	movs	r3, #0
 8009784:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8009786:	f107 030c 	add.w	r3, r7, #12
 800978a:	4619      	mov	r1, r3
 800978c:	480d      	ldr	r0, [pc, #52]	; (80097c4 <MX_TIM8_Init+0xac>)
 800978e:	f005 f98d 	bl	800eaac <HAL_TIM_Encoder_Init>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d001      	beq.n	800979c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8009798:	f7f8 fbff 	bl	8001f9a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800979c:	2300      	movs	r3, #0
 800979e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80097a0:	2300      	movs	r3, #0
 80097a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80097a4:	2300      	movs	r3, #0
 80097a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80097a8:	463b      	mov	r3, r7
 80097aa:	4619      	mov	r1, r3
 80097ac:	4805      	ldr	r0, [pc, #20]	; (80097c4 <MX_TIM8_Init+0xac>)
 80097ae:	f005 fad7 	bl	800ed60 <HAL_TIMEx_MasterConfigSynchronization>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d001      	beq.n	80097bc <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80097b8:	f7f8 fbef 	bl	8001f9a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80097bc:	bf00      	nop
 80097be:	3730      	adds	r7, #48	; 0x30
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	20000870 	.word	0x20000870
 80097c8:	40013400 	.word	0x40013400

080097cc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b08a      	sub	sp, #40	; 0x28
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097d4:	f107 0314 	add.w	r3, r7, #20
 80097d8:	2200      	movs	r2, #0
 80097da:	601a      	str	r2, [r3, #0]
 80097dc:	605a      	str	r2, [r3, #4]
 80097de:	609a      	str	r2, [r3, #8]
 80097e0:	60da      	str	r2, [r3, #12]
 80097e2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM8)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a25      	ldr	r2, [pc, #148]	; (8009880 <HAL_TIM_Encoder_MspInit+0xb4>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d143      	bne.n	8009876 <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80097ee:	4b25      	ldr	r3, [pc, #148]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 80097f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097f2:	4a24      	ldr	r2, [pc, #144]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 80097f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80097f8:	6613      	str	r3, [r2, #96]	; 0x60
 80097fa:	4b22      	ldr	r3, [pc, #136]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 80097fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009802:	613b      	str	r3, [r7, #16]
 8009804:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009806:	4b1f      	ldr	r3, [pc, #124]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800980a:	4a1e      	ldr	r2, [pc, #120]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 800980c:	f043 0304 	orr.w	r3, r3, #4
 8009810:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009812:	4b1c      	ldr	r3, [pc, #112]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009816:	f003 0304 	and.w	r3, r3, #4
 800981a:	60fb      	str	r3, [r7, #12]
 800981c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800981e:	4b19      	ldr	r3, [pc, #100]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009822:	4a18      	ldr	r2, [pc, #96]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009824:	f043 0302 	orr.w	r3, r3, #2
 8009828:	64d3      	str	r3, [r2, #76]	; 0x4c
 800982a:	4b16      	ldr	r3, [pc, #88]	; (8009884 <HAL_TIM_Encoder_MspInit+0xb8>)
 800982c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800982e:	f003 0302 	and.w	r3, r3, #2
 8009832:	60bb      	str	r3, [r7, #8]
 8009834:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    PB6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009836:	2380      	movs	r3, #128	; 0x80
 8009838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800983a:	2302      	movs	r3, #2
 800983c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800983e:	2300      	movs	r3, #0
 8009840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009842:	2300      	movs	r3, #0
 8009844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8009846:	2304      	movs	r3, #4
 8009848:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800984a:	f107 0314 	add.w	r3, r7, #20
 800984e:	4619      	mov	r1, r3
 8009850:	480d      	ldr	r0, [pc, #52]	; (8009888 <HAL_TIM_Encoder_MspInit+0xbc>)
 8009852:	f001 fdeb 	bl	800b42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8009856:	2340      	movs	r3, #64	; 0x40
 8009858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800985a:	2302      	movs	r3, #2
 800985c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800985e:	2300      	movs	r3, #0
 8009860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009862:	2300      	movs	r3, #0
 8009864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 8009866:	2305      	movs	r3, #5
 8009868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800986a:	f107 0314 	add.w	r3, r7, #20
 800986e:	4619      	mov	r1, r3
 8009870:	4806      	ldr	r0, [pc, #24]	; (800988c <HAL_TIM_Encoder_MspInit+0xc0>)
 8009872:	f001 fddb 	bl	800b42c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8009876:	bf00      	nop
 8009878:	3728      	adds	r7, #40	; 0x28
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	40013400 	.word	0x40013400
 8009884:	40021000 	.word	0x40021000
 8009888:	48000800 	.word	0x48000800
 800988c:	48000400 	.word	0x48000400

08009890 <tmc5160_position>:
#endif

extern motor_config mc;

void tmc5160_position(int32_t position)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
	uint8_t WData[5] = {0};
 8009898:	2300      	movs	r3, #0
 800989a:	60bb      	str	r3, [r7, #8]
 800989c:	2300      	movs	r3, #0
 800989e:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 1 (position move)
 80098a0:	23a0      	movs	r3, #160	; 0xa0
 80098a2:	723b      	strb	r3, [r7, #8]
 80098a4:	2300      	movs	r3, #0
 80098a6:	727b      	strb	r3, [r7, #9]
 80098a8:	2300      	movs	r3, #0
 80098aa:	72bb      	strb	r3, [r7, #10]
 80098ac:	2300      	movs	r3, #0
 80098ae:	72fb      	strb	r3, [r7, #11]
 80098b0:	2300      	movs	r3, #0
 80098b2:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 80098b4:	f107 0308 	add.w	r3, r7, #8
 80098b8:	4618      	mov	r0, r3
 80098ba:	f000 f949 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xAD; //moving register
 80098be:	23ad      	movs	r3, #173	; 0xad
 80098c0:	723b      	strb	r3, [r7, #8]
	WData[1] = (position & 0xFF000000) >> 24; //position in steps
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	0e1b      	lsrs	r3, r3, #24
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	727b      	strb	r3, [r7, #9]
	WData[2] = (position & 0x00FF0000) >> 16;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	141b      	asrs	r3, r3, #16
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	72bb      	strb	r3, [r7, #10]
	WData[3] = (position & 0x0000FF00) >> 8;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	121b      	asrs	r3, r3, #8
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	72fb      	strb	r3, [r7, #11]
	WData[4] = (position & 0x000000FF);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 80098e0:	f107 0308 	add.w	r3, r7, #8
 80098e4:	4618      	mov	r0, r3
 80098e6:	f000 f933 	bl	8009b50 <tmc5160_write>
}
 80098ea:	bf00      	nop
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	0000      	movs	r0, r0
 80098f4:	0000      	movs	r0, r0
	...

080098f8 <tmc5160_move>:

void tmc5160_move(int32_t vel)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b086      	sub	sp, #24
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
	vel *= 1.3981013; //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f7f6 fe37 	bl	8000574 <__aeabi_i2d>
 8009906:	a336      	add	r3, pc, #216	; (adr r3, 80099e0 <tmc5160_move+0xe8>)
 8009908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990c:	f7f6 fe9c 	bl	8000648 <__aeabi_dmul>
 8009910:	4602      	mov	r2, r0
 8009912:	460b      	mov	r3, r1
 8009914:	4610      	mov	r0, r2
 8009916:	4619      	mov	r1, r3
 8009918:	f7f7 f946 	bl	8000ba8 <__aeabi_d2iz>
 800991c:	4603      	mov	r3, r0
 800991e:	607b      	str	r3, [r7, #4]
	int32_t v1;
	uint8_t WData[5] = {0};
 8009920:	2300      	movs	r3, #0
 8009922:	60fb      	str	r3, [r7, #12]
 8009924:	2300      	movs	r3, #0
 8009926:	743b      	strb	r3, [r7, #16]

	v1 = vel >> 1; // >> 1 (to divide by 2)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	105b      	asrs	r3, r3, #1
 800992c:	617b      	str	r3, [r7, #20]

	if (vel < 0) //select positive or negative mode depending on vel sign
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2b00      	cmp	r3, #0
 8009932:	da0f      	bge.n	8009954 <tmc5160_move+0x5c>
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x02; //SPI send: 0xA000000001; // RAMPMODE = 1 (positive velocity move)
 8009934:	23a0      	movs	r3, #160	; 0xa0
 8009936:	733b      	strb	r3, [r7, #12]
 8009938:	2300      	movs	r3, #0
 800993a:	737b      	strb	r3, [r7, #13]
 800993c:	2300      	movs	r3, #0
 800993e:	73bb      	strb	r3, [r7, #14]
 8009940:	2300      	movs	r3, #0
 8009942:	73fb      	strb	r3, [r7, #15]
 8009944:	2302      	movs	r3, #2
 8009946:	743b      	strb	r3, [r7, #16]
		  tmc5160_write(WData);
 8009948:	f107 030c 	add.w	r3, r7, #12
 800994c:	4618      	mov	r0, r3
 800994e:	f000 f8ff 	bl	8009b50 <tmc5160_write>
 8009952:	e00e      	b.n	8009972 <tmc5160_move+0x7a>
	}
	else
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x01; //SPI send: 0xA000000001; // RAMPMODE = 2 (negative velocity move)
 8009954:	23a0      	movs	r3, #160	; 0xa0
 8009956:	733b      	strb	r3, [r7, #12]
 8009958:	2300      	movs	r3, #0
 800995a:	737b      	strb	r3, [r7, #13]
 800995c:	2300      	movs	r3, #0
 800995e:	73bb      	strb	r3, [r7, #14]
 8009960:	2300      	movs	r3, #0
 8009962:	73fb      	strb	r3, [r7, #15]
 8009964:	2301      	movs	r3, #1
 8009966:	743b      	strb	r3, [r7, #16]
		  tmc5160_write(WData);
 8009968:	f107 030c 	add.w	r3, r7, #12
 800996c:	4618      	mov	r0, r3
 800996e:	f000 f8ef 	bl	8009b50 <tmc5160_write>
	}

	//Acceleration threshold velocity V1
	WData[0] = 0xA5; //V1 speed register
 8009972:	23a5      	movs	r3, #165	; 0xa5
 8009974:	733b      	strb	r3, [r7, #12]
	WData[1] = (v1 & 0xFF000000) >> 24;
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	0e1b      	lsrs	r3, r3, #24
 800997a:	b2db      	uxtb	r3, r3
 800997c:	737b      	strb	r3, [r7, #13]
	WData[2] = (v1 & 0x00FF0000) >> 16;
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	141b      	asrs	r3, r3, #16
 8009982:	b2db      	uxtb	r3, r3
 8009984:	73bb      	strb	r3, [r7, #14]
	WData[3] = (v1 & 0x0000FF00) >> 8;
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	121b      	asrs	r3, r3, #8
 800998a:	b2db      	uxtb	r3, r3
 800998c:	73fb      	strb	r3, [r7, #15]
	WData[4] = (v1 & 0x000000FF);
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 8009994:	f107 030c 	add.w	r3, r7, #12
 8009998:	4618      	mov	r0, r3
 800999a:	f000 f8d9 	bl	8009b50 <tmc5160_write>

	vel = abs(vel);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	bfb8      	it	lt
 80099a4:	425b      	neglt	r3, r3
 80099a6:	607b      	str	r3, [r7, #4]
	//sending VMAX
	WData[0] = 0xA7; //VMAX speed register
 80099a8:	23a7      	movs	r3, #167	; 0xa7
 80099aa:	733b      	strb	r3, [r7, #12]
	WData[1] = (vel & 0xFF000000) >> 24;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	0e1b      	lsrs	r3, r3, #24
 80099b0:	b2db      	uxtb	r3, r3
 80099b2:	737b      	strb	r3, [r7, #13]
	WData[2] = (vel & 0x00FF0000) >> 16;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	141b      	asrs	r3, r3, #16
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	73bb      	strb	r3, [r7, #14]
	WData[3] = (vel & 0x0000FF00) >> 8;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	121b      	asrs	r3, r3, #8
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	73fb      	strb	r3, [r7, #15]
	WData[4] = (vel & 0x000000FF);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 80099ca:	f107 030c 	add.w	r3, r7, #12
 80099ce:	4618      	mov	r0, r3
 80099d0:	f000 f8be 	bl	8009b50 <tmc5160_write>
}
 80099d4:	bf00      	nop
 80099d6:	3718      	adds	r7, #24
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}
 80099dc:	f3af 8000 	nop.w
 80099e0:	77ffebde 	.word	0x77ffebde
 80099e4:	3ff65e9f 	.word	0x3ff65e9f

080099e8 <tmc5160_set_default_vel>:

void tmc5160_set_default_vel()
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b082      	sub	sp, #8
 80099ec:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 80099ee:	2300      	movs	r3, #0
 80099f0:	603b      	str	r3, [r7, #0]
 80099f2:	2300      	movs	r3, #0
 80099f4:	713b      	strb	r3, [r7, #4]

	tmc5160_velocity(1000000); //initial vel config
 80099f6:	482d      	ldr	r0, [pc, #180]	; (8009aac <tmc5160_set_default_vel+0xc4>)
 80099f8:	f000 f85a 	bl	8009ab0 <tmc5160_velocity>

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // Start acceleration = 10 (Near start)
 80099fc:	23a3      	movs	r3, #163	; 0xa3
 80099fe:	703b      	strb	r3, [r7, #0]
 8009a00:	2300      	movs	r3, #0
 8009a02:	707b      	strb	r3, [r7, #1]
 8009a04:	2300      	movs	r3, #0
 8009a06:	70bb      	strb	r3, [r7, #2]
 8009a08:	2300      	movs	r3, #0
 8009a0a:	70fb      	strb	r3, [r7, #3]
 8009a0c:	230a      	movs	r3, #10
 8009a0e:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009a10:	463b      	mov	r3, r7
 8009a12:	4618      	mov	r0, r3
 8009a14:	f000 f89c 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x6e; WData[4] = 0x20; // A1 = 10 000 First acceleration
 8009a18:	23a4      	movs	r3, #164	; 0xa4
 8009a1a:	703b      	strb	r3, [r7, #0]
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	707b      	strb	r3, [r7, #1]
 8009a20:	2300      	movs	r3, #0
 8009a22:	70bb      	strb	r3, [r7, #2]
 8009a24:	236e      	movs	r3, #110	; 0x6e
 8009a26:	70fb      	strb	r3, [r7, #3]
 8009a28:	2320      	movs	r3, #32
 8009a2a:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009a2c:	463b      	mov	r3, r7
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f000 f88e 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x23; WData[4] = 0x88; // AMAX = 5 000 Acceleration above V1
 8009a34:	23a6      	movs	r3, #166	; 0xa6
 8009a36:	703b      	strb	r3, [r7, #0]
 8009a38:	2300      	movs	r3, #0
 8009a3a:	707b      	strb	r3, [r7, #1]
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	70bb      	strb	r3, [r7, #2]
 8009a40:	2323      	movs	r3, #35	; 0x23
 8009a42:	70fb      	strb	r3, [r7, #3]
 8009a44:	2388      	movs	r3, #136	; 0x88
 8009a46:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009a48:	463b      	mov	r3, r7
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f000 f880 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x23; WData[4] = 0x88; // DMAX = 5 000 Deceleration above V1
 8009a50:	23a8      	movs	r3, #168	; 0xa8
 8009a52:	703b      	strb	r3, [r7, #0]
 8009a54:	2300      	movs	r3, #0
 8009a56:	707b      	strb	r3, [r7, #1]
 8009a58:	2300      	movs	r3, #0
 8009a5a:	70bb      	strb	r3, [r7, #2]
 8009a5c:	2323      	movs	r3, #35	; 0x23
 8009a5e:	70fb      	strb	r3, [r7, #3]
 8009a60:	2388      	movs	r3, #136	; 0x88
 8009a62:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009a64:	463b      	mov	r3, r7
 8009a66:	4618      	mov	r0, r3
 8009a68:	f000 f872 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x6e; WData[4] = 0x20; // D1 = 10 000 Deceleration below V1
 8009a6c:	23aa      	movs	r3, #170	; 0xaa
 8009a6e:	703b      	strb	r3, [r7, #0]
 8009a70:	2300      	movs	r3, #0
 8009a72:	707b      	strb	r3, [r7, #1]
 8009a74:	2300      	movs	r3, #0
 8009a76:	70bb      	strb	r3, [r7, #2]
 8009a78:	236e      	movs	r3, #110	; 0x6e
 8009a7a:	70fb      	strb	r3, [r7, #3]
 8009a7c:	2320      	movs	r3, #32
 8009a7e:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009a80:	463b      	mov	r3, r7
 8009a82:	4618      	mov	r0, r3
 8009a84:	f000 f864 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // VSTOP = 10 Stop velocity (Near to zero)
 8009a88:	23ab      	movs	r3, #171	; 0xab
 8009a8a:	703b      	strb	r3, [r7, #0]
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	707b      	strb	r3, [r7, #1]
 8009a90:	2300      	movs	r3, #0
 8009a92:	70bb      	strb	r3, [r7, #2]
 8009a94:	2300      	movs	r3, #0
 8009a96:	70fb      	strb	r3, [r7, #3]
 8009a98:	230a      	movs	r3, #10
 8009a9a:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009a9c:	463b      	mov	r3, r7
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	f000 f856 	bl	8009b50 <tmc5160_write>
}
 8009aa4:	bf00      	nop
 8009aa6:	3708      	adds	r7, #8
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}
 8009aac:	000f4240 	.word	0x000f4240

08009ab0 <tmc5160_velocity>:

void tmc5160_velocity(uint32_t vel)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b086      	sub	sp, #24
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
	vel *= 1.3981013; //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f7f6 fd4b 	bl	8000554 <__aeabi_ui2d>
 8009abe:	a322      	add	r3, pc, #136	; (adr r3, 8009b48 <tmc5160_velocity+0x98>)
 8009ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac4:	f7f6 fdc0 	bl	8000648 <__aeabi_dmul>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	460b      	mov	r3, r1
 8009acc:	4610      	mov	r0, r2
 8009ace:	4619      	mov	r1, r3
 8009ad0:	f7f7 f892 	bl	8000bf8 <__aeabi_d2uiz>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	607b      	str	r3, [r7, #4]
	uint32_t v1;
	uint8_t WData[5] = {0};
 8009ad8:	2300      	movs	r3, #0
 8009ada:	60fb      	str	r3, [r7, #12]
 8009adc:	2300      	movs	r3, #0
 8009ade:	743b      	strb	r3, [r7, #16]

	v1 = vel >> 1; // >> 1 (to divide by 2)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	085b      	lsrs	r3, r3, #1
 8009ae4:	617b      	str	r3, [r7, #20]

	//Acceleration threshold velocity V1
	WData[0] = 0xA5; //V1 speed register
 8009ae6:	23a5      	movs	r3, #165	; 0xa5
 8009ae8:	733b      	strb	r3, [r7, #12]
	WData[1] = (v1 & 0xFF000000) >> 24;
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	0e1b      	lsrs	r3, r3, #24
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	737b      	strb	r3, [r7, #13]
	WData[2] = (v1 & 0x00FF0000) >> 16;
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	0c1b      	lsrs	r3, r3, #16
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	73bb      	strb	r3, [r7, #14]
	WData[3] = (v1 & 0x0000FF00) >> 8;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	0a1b      	lsrs	r3, r3, #8
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	73fb      	strb	r3, [r7, #15]
	WData[4] = (v1 & 0x000000FF);
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 8009b08:	f107 030c 	add.w	r3, r7, #12
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f000 f81f 	bl	8009b50 <tmc5160_write>

	//VMAX
	WData[0] = 0xA7; //VMAX speed register
 8009b12:	23a7      	movs	r3, #167	; 0xa7
 8009b14:	733b      	strb	r3, [r7, #12]
	WData[1] = (vel & 0xFF000000) >> 24;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	0e1b      	lsrs	r3, r3, #24
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	737b      	strb	r3, [r7, #13]
	WData[2] = (vel & 0x00FF0000) >> 16;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	0c1b      	lsrs	r3, r3, #16
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	73bb      	strb	r3, [r7, #14]
	WData[3] = (vel & 0x0000FF00) >> 8;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	0a1b      	lsrs	r3, r3, #8
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	73fb      	strb	r3, [r7, #15]
	WData[4] = (vel & 0x000000FF);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 8009b34:	f107 030c 	add.w	r3, r7, #12
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f000 f809 	bl	8009b50 <tmc5160_write>

}
 8009b3e:	bf00      	nop
 8009b40:	3718      	adds	r7, #24
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
 8009b46:	bf00      	nop
 8009b48:	77ffebde 	.word	0x77ffebde
 8009b4c:	3ff65e9f 	.word	0x3ff65e9f

08009b50 <tmc5160_write>:
	tmc5160_write(WData);
}


void tmc5160_write(uint8_t* data)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b082      	sub	sp, #8
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_RESET); //CS LOW
 8009b58:	2200      	movs	r2, #0
 8009b5a:	2110      	movs	r1, #16
 8009b5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b60:	f001 fde6 	bl	800b730 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&_STEPPER_MOTOR_DRIVER_SPI, data, 5, HAL_MAX_DELAY);
 8009b64:	f04f 33ff 	mov.w	r3, #4294967295
 8009b68:	2205      	movs	r2, #5
 8009b6a:	6879      	ldr	r1, [r7, #4]
 8009b6c:	4806      	ldr	r0, [pc, #24]	; (8009b88 <tmc5160_write+0x38>)
 8009b6e:	f004 f98e 	bl	800de8e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_SET); //CS HIGH
 8009b72:	2201      	movs	r2, #1
 8009b74:	2110      	movs	r1, #16
 8009b76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b7a:	f001 fdd9 	bl	800b730 <HAL_GPIO_WritePin>
}
 8009b7e:	bf00      	nop
 8009b80:	3708      	adds	r7, #8
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	200007a4 	.word	0x200007a4

08009b8c <tmc5160_read>:


void tmc5160_read(uint8_t* WData, uint8_t* RData)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af02      	add	r7, sp, #8
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8009b96:	2200      	movs	r2, #0
 8009b98:	2110      	movs	r1, #16
 8009b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b9e:	f001 fdc7 	bl	800b730 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 8009ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	2305      	movs	r3, #5
 8009baa:	683a      	ldr	r2, [r7, #0]
 8009bac:	6879      	ldr	r1, [r7, #4]
 8009bae:	4812      	ldr	r0, [pc, #72]	; (8009bf8 <tmc5160_read+0x6c>)
 8009bb0:	f004 fae2 	bl	800e178 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	2110      	movs	r1, #16
 8009bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009bbc:	f001 fdb8 	bl	800b730 <HAL_GPIO_WritePin>
	nop();
 8009bc0:	bf00      	nop
	nop();
 8009bc2:	bf00      	nop
	nop();
 8009bc4:	bf00      	nop
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	2110      	movs	r1, #16
 8009bca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009bce:	f001 fdaf 	bl	800b730 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 8009bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8009bd6:	9300      	str	r3, [sp, #0]
 8009bd8:	2305      	movs	r3, #5
 8009bda:	683a      	ldr	r2, [r7, #0]
 8009bdc:	6879      	ldr	r1, [r7, #4]
 8009bde:	4806      	ldr	r0, [pc, #24]	; (8009bf8 <tmc5160_read+0x6c>)
 8009be0:	f004 faca 	bl	800e178 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009be4:	2201      	movs	r2, #1
 8009be6:	2110      	movs	r1, #16
 8009be8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009bec:	f001 fda0 	bl	800b730 <HAL_GPIO_WritePin>
}
 8009bf0:	bf00      	nop
 8009bf2:	3708      	adds	r7, #8
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	200007a4 	.word	0x200007a4

08009bfc <tmc5160_position_read>:


int32_t tmc5160_position_read()
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b086      	sub	sp, #24
 8009c00:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009c02:	2300      	movs	r3, #0
 8009c04:	60fb      	str	r3, [r7, #12]
 8009c06:	2300      	movs	r3, #0
 8009c08:	743b      	strb	r3, [r7, #16]
	uint8_t RData[5] = {0};
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	607b      	str	r3, [r7, #4]
 8009c0e:	2300      	movs	r3, #0
 8009c10:	723b      	strb	r3, [r7, #8]
	WData[0] = 0x21; //XACTUAL register address
 8009c12:	2321      	movs	r3, #33	; 0x21
 8009c14:	733b      	strb	r3, [r7, #12]
	tmc5160_read(WData, RData);
 8009c16:	1d3a      	adds	r2, r7, #4
 8009c18:	f107 030c 	add.w	r3, r7, #12
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7ff ffb4 	bl	8009b8c <tmc5160_read>

	int32_t response = 0;
 8009c24:	2300      	movs	r3, #0
 8009c26:	617b      	str	r3, [r7, #20]

    response |= (RData[1]);
 8009c28:	797b      	ldrb	r3, [r7, #5]
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	021b      	lsls	r3, r3, #8
 8009c36:	617b      	str	r3, [r7, #20]
    response |= (RData[2]);
 8009c38:	79bb      	ldrb	r3, [r7, #6]
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	021b      	lsls	r3, r3, #8
 8009c46:	617b      	str	r3, [r7, #20]
    response |= (RData[3]);
 8009c48:	79fb      	ldrb	r3, [r7, #7]
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	021b      	lsls	r3, r3, #8
 8009c56:	617b      	str	r3, [r7, #20]
    response |= (RData[4]);
 8009c58:	7a3b      	ldrb	r3, [r7, #8]
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	697b      	ldr	r3, [r7, #20]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	617b      	str	r3, [r7, #20]

	return response;
 8009c62:	697b      	ldr	r3, [r7, #20]
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3718      	adds	r7, #24
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	0000      	movs	r0, r0
	...

08009c70 <tmc5160_velocity_read>:

int32_t tmc5160_velocity_read()
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b086      	sub	sp, #24
 8009c74:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009c76:	2300      	movs	r3, #0
 8009c78:	60bb      	str	r3, [r7, #8]
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	733b      	strb	r3, [r7, #12]
	uint8_t RData[5] = {0};
 8009c7e:	2300      	movs	r3, #0
 8009c80:	603b      	str	r3, [r7, #0]
 8009c82:	2300      	movs	r3, #0
 8009c84:	713b      	strb	r3, [r7, #4]
	WData[0] = 0x22; //VACTUAL register address
 8009c86:	2322      	movs	r3, #34	; 0x22
 8009c88:	723b      	strb	r3, [r7, #8]
	tmc5160_read(WData, RData);
 8009c8a:	463a      	mov	r2, r7
 8009c8c:	f107 0308 	add.w	r3, r7, #8
 8009c90:	4611      	mov	r1, r2
 8009c92:	4618      	mov	r0, r3
 8009c94:	f7ff ff7a 	bl	8009b8c <tmc5160_read>

	int32_t response = 0;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	617b      	str	r3, [r7, #20]

    response |= (RData[1] & 0xFF);
 8009c9c:	787b      	ldrb	r3, [r7, #1]
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	697b      	ldr	r3, [r7, #20]
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	021b      	lsls	r3, r3, #8
 8009caa:	617b      	str	r3, [r7, #20]
    response |= (RData[2] & 0xFF);
 8009cac:	78bb      	ldrb	r3, [r7, #2]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	021b      	lsls	r3, r3, #8
 8009cba:	617b      	str	r3, [r7, #20]
    response |= (RData[3] & 0xFF);
 8009cbc:	78fb      	ldrb	r3, [r7, #3]
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	697b      	ldr	r3, [r7, #20]
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	021b      	lsls	r3, r3, #8
 8009cca:	617b      	str	r3, [r7, #20]
    response |= (RData[4] & 0xFF);
 8009ccc:	793b      	ldrb	r3, [r7, #4]
 8009cce:	461a      	mov	r2, r3
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	617b      	str	r3, [r7, #20]

    int32_t rv = 0;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	613b      	str	r3, [r7, #16]
    rv = sign_extend_bits_to_32(response, 24);
 8009cda:	2118      	movs	r1, #24
 8009cdc:	6978      	ldr	r0, [r7, #20]
 8009cde:	f000 fa3b 	bl	800a158 <sign_extend_bits_to_32>
 8009ce2:	6138      	str	r0, [r7, #16]

	return (rv / 1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009ce4:	6938      	ldr	r0, [r7, #16]
 8009ce6:	f7f6 fc45 	bl	8000574 <__aeabi_i2d>
 8009cea:	a309      	add	r3, pc, #36	; (adr r3, 8009d10 <tmc5160_velocity_read+0xa0>)
 8009cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf0:	f7f6 fdd4 	bl	800089c <__aeabi_ddiv>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	4610      	mov	r0, r2
 8009cfa:	4619      	mov	r1, r3
 8009cfc:	f7f6 ff54 	bl	8000ba8 <__aeabi_d2iz>
 8009d00:	4603      	mov	r3, r0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3718      	adds	r7, #24
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	f3af 8000 	nop.w
 8009d10:	77ffebde 	.word	0x77ffebde
 8009d14:	3ff65e9f 	.word	0x3ff65e9f

08009d18 <tmc5160_init>:

void tmc5160_init(motor_config * mc)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 8009d20:	2200      	movs	r2, #0
 8009d22:	2120      	movs	r1, #32
 8009d24:	487a      	ldr	r0, [pc, #488]	; (8009f10 <tmc5160_init+0x1f8>)
 8009d26:	f001 fd03 	bl	800b730 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); //SPI_MODE ON
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d34:	f001 fcfc 	bl	800b730 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); //SD_MODE OFF INTERNAL RAMP GENERATOR ON
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009d3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d42:	f001 fcf5 	bl	800b730 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009d46:	2201      	movs	r2, #1
 8009d48:	2110      	movs	r1, #16
 8009d4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d4e:	f001 fcef 	bl	800b730 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //DIR
 8009d52:	2200      	movs	r2, #0
 8009d54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009d58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d5c:	f001 fce8 	bl	800b730 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //STEP
 8009d60:	2200      	movs	r2, #0
 8009d62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009d66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d6a:	f001 fce1 	bl	800b730 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8009d6e:	2064      	movs	r0, #100	; 0x64
 8009d70:	f000 fb1c 	bl	800a3ac <HAL_Delay>

	uint8_t WData[5] = {0};
 8009d74:	2300      	movs	r3, #0
 8009d76:	60bb      	str	r3, [r7, #8]
 8009d78:	2300      	movs	r3, #0
 8009d7a:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xEC; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC3; // CHOPCONF: TOFF=3, HSTRT=4, HEND=1, TBL=2, CHM=0 (SpreadCycle)
 8009d7c:	23ec      	movs	r3, #236	; 0xec
 8009d7e:	723b      	strb	r3, [r7, #8]
 8009d80:	2300      	movs	r3, #0
 8009d82:	727b      	strb	r3, [r7, #9]
 8009d84:	2300      	movs	r3, #0
 8009d86:	72bb      	strb	r3, [r7, #10]
 8009d88:	2300      	movs	r3, #0
 8009d8a:	72fb      	strb	r3, [r7, #11]
 8009d8c:	23c3      	movs	r3, #195	; 0xc3
 8009d8e:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009d90:	f107 0308 	add.w	r3, r7, #8
 8009d94:	4618      	mov	r0, r3
 8009d96:	f7ff fedb 	bl	8009b50 <tmc5160_write>

	WData[0] = 0x90; WData[1] = 0x00; WData[2] = 0x00; WData[3] = mc->init_irun; WData[4] = mc->init_irun; //  IHOLDDELAY=0,  IRUN=10/31,  IHOLD=02/31
 8009d9a:	2390      	movs	r3, #144	; 0x90
 8009d9c:	723b      	strb	r3, [r7, #8]
 8009d9e:	2300      	movs	r3, #0
 8009da0:	727b      	strb	r3, [r7, #9]
 8009da2:	2300      	movs	r3, #0
 8009da4:	72bb      	strb	r3, [r7, #10]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	72fb      	strb	r3, [r7, #11]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8009db6:	b2db      	uxtb	r3, r3
 8009db8:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009dba:	f107 0308 	add.w	r3, r7, #8
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7ff fec6 	bl	8009b50 <tmc5160_write>

	WData[0] = 0x91; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // TPOWERDOWN=10: Delay before power down in stand still
 8009dc4:	2391      	movs	r3, #145	; 0x91
 8009dc6:	723b      	strb	r3, [r7, #8]
 8009dc8:	2300      	movs	r3, #0
 8009dca:	727b      	strb	r3, [r7, #9]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	72bb      	strb	r3, [r7, #10]
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	72fb      	strb	r3, [r7, #11]
 8009dd4:	230a      	movs	r3, #10
 8009dd6:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009dd8:	f107 0308 	add.w	r3, r7, #8
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7ff feb7 	bl	8009b50 <tmc5160_write>

	//WData[0] = 0xF0; WData[1] = 0x04; WData[2] = 0x0d; WData[3] = 0x00; WData[4] = 0x30; // PWM_CONF PWM_FREQ 35kHz TODO
	//tmc5160_write(WData);

	WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 8009de2:	2380      	movs	r3, #128	; 0x80
 8009de4:	723b      	strb	r3, [r7, #8]
 8009de6:	2300      	movs	r3, #0
 8009de8:	727b      	strb	r3, [r7, #9]
 8009dea:	2300      	movs	r3, #0
 8009dec:	72bb      	strb	r3, [r7, #10]
 8009dee:	2300      	movs	r3, #0
 8009df0:	72fb      	strb	r3, [r7, #11]
 8009df2:	2304      	movs	r3, #4
 8009df4:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009df6:	f107 0308 	add.w	r3, r7, #8
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f7ff fea8 	bl	8009b50 <tmc5160_write>

	tmc5160_velocity(1000000); //initial vel config
 8009e00:	4844      	ldr	r0, [pc, #272]	; (8009f14 <tmc5160_init+0x1fc>)
 8009e02:	f7ff fe55 	bl	8009ab0 <tmc5160_velocity>

	WData[0] = 0x93; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC8; // TPWM_THRS=200 yields a switching velocity about 35000 = ca. 30RPM
 8009e06:	2393      	movs	r3, #147	; 0x93
 8009e08:	723b      	strb	r3, [r7, #8]
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	727b      	strb	r3, [r7, #9]
 8009e0e:	2300      	movs	r3, #0
 8009e10:	72bb      	strb	r3, [r7, #10]
 8009e12:	2300      	movs	r3, #0
 8009e14:	72fb      	strb	r3, [r7, #11]
 8009e16:	23c8      	movs	r3, #200	; 0xc8
 8009e18:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e1a:	f107 0308 	add.w	r3, r7, #8
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7ff fe96 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 0 (Target position move)
 8009e24:	23a0      	movs	r3, #160	; 0xa0
 8009e26:	723b      	strb	r3, [r7, #8]
 8009e28:	2300      	movs	r3, #0
 8009e2a:	727b      	strb	r3, [r7, #9]
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	72bb      	strb	r3, [r7, #10]
 8009e30:	2300      	movs	r3, #0
 8009e32:	72fb      	strb	r3, [r7, #11]
 8009e34:	2300      	movs	r3, #0
 8009e36:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e38:	f107 0308 	add.w	r3, r7, #8
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f7ff fe87 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // Start acceleration = 10 (Near start)
 8009e42:	23a3      	movs	r3, #163	; 0xa3
 8009e44:	723b      	strb	r3, [r7, #8]
 8009e46:	2300      	movs	r3, #0
 8009e48:	727b      	strb	r3, [r7, #9]
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	72bb      	strb	r3, [r7, #10]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	72fb      	strb	r3, [r7, #11]
 8009e52:	230a      	movs	r3, #10
 8009e54:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e56:	f107 0308 	add.w	r3, r7, #8
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f7ff fe78 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x6e; WData[4] = 0x20; // A1 = 10 000 First acceleration
 8009e60:	23a4      	movs	r3, #164	; 0xa4
 8009e62:	723b      	strb	r3, [r7, #8]
 8009e64:	2300      	movs	r3, #0
 8009e66:	727b      	strb	r3, [r7, #9]
 8009e68:	2300      	movs	r3, #0
 8009e6a:	72bb      	strb	r3, [r7, #10]
 8009e6c:	236e      	movs	r3, #110	; 0x6e
 8009e6e:	72fb      	strb	r3, [r7, #11]
 8009e70:	2320      	movs	r3, #32
 8009e72:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e74:	f107 0308 	add.w	r3, r7, #8
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7ff fe69 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x23; WData[4] = 0x88; // AMAX = 5 000 Acceleration above V1
 8009e7e:	23a6      	movs	r3, #166	; 0xa6
 8009e80:	723b      	strb	r3, [r7, #8]
 8009e82:	2300      	movs	r3, #0
 8009e84:	727b      	strb	r3, [r7, #9]
 8009e86:	2300      	movs	r3, #0
 8009e88:	72bb      	strb	r3, [r7, #10]
 8009e8a:	2323      	movs	r3, #35	; 0x23
 8009e8c:	72fb      	strb	r3, [r7, #11]
 8009e8e:	2388      	movs	r3, #136	; 0x88
 8009e90:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e92:	f107 0308 	add.w	r3, r7, #8
 8009e96:	4618      	mov	r0, r3
 8009e98:	f7ff fe5a 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x23; WData[4] = 0x88; // DMAX = 5 000 Deceleration above V1
 8009e9c:	23a8      	movs	r3, #168	; 0xa8
 8009e9e:	723b      	strb	r3, [r7, #8]
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	727b      	strb	r3, [r7, #9]
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	72bb      	strb	r3, [r7, #10]
 8009ea8:	2323      	movs	r3, #35	; 0x23
 8009eaa:	72fb      	strb	r3, [r7, #11]
 8009eac:	2388      	movs	r3, #136	; 0x88
 8009eae:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009eb0:	f107 0308 	add.w	r3, r7, #8
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7ff fe4b 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x6e; WData[4] = 0x20; // D1 = 10 000 Deceleration below V1
 8009eba:	23aa      	movs	r3, #170	; 0xaa
 8009ebc:	723b      	strb	r3, [r7, #8]
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	727b      	strb	r3, [r7, #9]
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	72bb      	strb	r3, [r7, #10]
 8009ec6:	236e      	movs	r3, #110	; 0x6e
 8009ec8:	72fb      	strb	r3, [r7, #11]
 8009eca:	2320      	movs	r3, #32
 8009ecc:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009ece:	f107 0308 	add.w	r3, r7, #8
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7ff fe3c 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // VSTOP = 10 Stop velocity (Near to zero)
 8009ed8:	23ab      	movs	r3, #171	; 0xab
 8009eda:	723b      	strb	r3, [r7, #8]
 8009edc:	2300      	movs	r3, #0
 8009ede:	727b      	strb	r3, [r7, #9]
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	72bb      	strb	r3, [r7, #10]
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	72fb      	strb	r3, [r7, #11]
 8009ee8:	230a      	movs	r3, #10
 8009eea:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009eec:	f107 0308 	add.w	r3, r7, #8
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f7ff fe2d 	bl	8009b50 <tmc5160_write>

	tmc5160_set_motor_direction(mc->direction);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8009efc:	4618      	mov	r0, r3
 8009efe:	f000 f80b 	bl	8009f18 <tmc5160_set_motor_direction>

	HAL_Delay(100);
 8009f02:	2064      	movs	r0, #100	; 0x64
 8009f04:	f000 fa52 	bl	800a3ac <HAL_Delay>
}
 8009f08:	bf00      	nop
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	48000800 	.word	0x48000800
 8009f14:	000f4240 	.word	0x000f4240

08009f18 <tmc5160_set_motor_direction>:


void tmc5160_set_motor_direction(int8_t dir)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b086      	sub	sp, #24
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	4603      	mov	r3, r0
 8009f20:	71fb      	strb	r3, [r7, #7]
	if(dir <= 0)
 8009f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	dc13      	bgt.n	8009f52 <tmc5160_set_motor_direction+0x3a>
	{
	  uint8_t WData[5] = {0};
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	613b      	str	r3, [r7, #16]
 8009f2e:	2300      	movs	r3, #0
 8009f30:	753b      	strb	r3, [r7, #20]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x14; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 8009f32:	2380      	movs	r3, #128	; 0x80
 8009f34:	743b      	strb	r3, [r7, #16]
 8009f36:	2300      	movs	r3, #0
 8009f38:	747b      	strb	r3, [r7, #17]
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	74bb      	strb	r3, [r7, #18]
 8009f3e:	2300      	movs	r3, #0
 8009f40:	74fb      	strb	r3, [r7, #19]
 8009f42:	2314      	movs	r3, #20
 8009f44:	753b      	strb	r3, [r7, #20]
	  tmc5160_write(WData);
 8009f46:	f107 0310 	add.w	r3, r7, #16
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f7ff fe00 	bl	8009b50 <tmc5160_write>
	{
	  uint8_t WData[5] = {0};
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
	  tmc5160_write(WData);
	}
}
 8009f50:	e012      	b.n	8009f78 <tmc5160_set_motor_direction+0x60>
	  uint8_t WData[5] = {0};
 8009f52:	2300      	movs	r3, #0
 8009f54:	60bb      	str	r3, [r7, #8]
 8009f56:	2300      	movs	r3, #0
 8009f58:	733b      	strb	r3, [r7, #12]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 8009f5a:	2380      	movs	r3, #128	; 0x80
 8009f5c:	723b      	strb	r3, [r7, #8]
 8009f5e:	2300      	movs	r3, #0
 8009f60:	727b      	strb	r3, [r7, #9]
 8009f62:	2300      	movs	r3, #0
 8009f64:	72bb      	strb	r3, [r7, #10]
 8009f66:	2300      	movs	r3, #0
 8009f68:	72fb      	strb	r3, [r7, #11]
 8009f6a:	2304      	movs	r3, #4
 8009f6c:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 8009f6e:	f107 0308 	add.w	r3, r7, #8
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7ff fdec 	bl	8009b50 <tmc5160_write>
}
 8009f78:	bf00      	nop
 8009f7a:	3718      	adds	r7, #24
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <tmc5160_set_zero>:

void tmc5160_set_zero()
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b082      	sub	sp, #8
 8009f84:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009f86:	2300      	movs	r3, #0
 8009f88:	603b      	str	r3, [r7, #0]
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	713b      	strb	r3, [r7, #4]
	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x03; // RAMPMODE = 3 (HOLD mode)
 8009f8e:	23a0      	movs	r3, #160	; 0xa0
 8009f90:	703b      	strb	r3, [r7, #0]
 8009f92:	2300      	movs	r3, #0
 8009f94:	707b      	strb	r3, [r7, #1]
 8009f96:	2300      	movs	r3, #0
 8009f98:	70bb      	strb	r3, [r7, #2]
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	70fb      	strb	r3, [r7, #3]
 8009f9e:	2303      	movs	r3, #3
 8009fa0:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009fa2:	463b      	mov	r3, r7
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f7ff fdd3 	bl	8009b50 <tmc5160_write>

	WData[0] = 0xA1; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; // Set zero
 8009faa:	23a1      	movs	r3, #161	; 0xa1
 8009fac:	703b      	strb	r3, [r7, #0]
 8009fae:	2300      	movs	r3, #0
 8009fb0:	707b      	strb	r3, [r7, #1]
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	70bb      	strb	r3, [r7, #2]
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	70fb      	strb	r3, [r7, #3]
 8009fba:	2300      	movs	r3, #0
 8009fbc:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009fbe:	463b      	mov	r3, r7
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7ff fdc5 	bl	8009b50 <tmc5160_write>
}
 8009fc6:	bf00      	nop
 8009fc8:	3708      	adds	r7, #8
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
	...

08009fd0 <tmc5160_disarm>:

void tmc5160_disarm()
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET); //DRV SLEEP 0 for power on, 1 for power off
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	2120      	movs	r1, #32
 8009fd8:	4802      	ldr	r0, [pc, #8]	; (8009fe4 <tmc5160_disarm+0x14>)
 8009fda:	f001 fba9 	bl	800b730 <HAL_GPIO_WritePin>
}
 8009fde:	bf00      	nop
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	48000800 	.word	0x48000800

08009fe8 <tmc5160_arm>:

void tmc5160_arm()
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 8009fec:	2200      	movs	r2, #0
 8009fee:	2120      	movs	r1, #32
 8009ff0:	4802      	ldr	r0, [pc, #8]	; (8009ffc <tmc5160_arm+0x14>)
 8009ff2:	f001 fb9d 	bl	800b730 <HAL_GPIO_WritePin>
}
 8009ff6:	bf00      	nop
 8009ff8:	bd80      	pop	{r7, pc}
 8009ffa:	bf00      	nop
 8009ffc:	48000800 	.word	0x48000800

0800a000 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a004:	4b22      	ldr	r3, [pc, #136]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a006:	4a23      	ldr	r2, [pc, #140]	; (800a094 <MX_USART2_UART_Init+0x94>)
 800a008:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a00a:	4b21      	ldr	r3, [pc, #132]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a00c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a010:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a012:	4b1f      	ldr	r3, [pc, #124]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a014:	2200      	movs	r2, #0
 800a016:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a018:	4b1d      	ldr	r3, [pc, #116]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a01a:	2200      	movs	r2, #0
 800a01c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a01e:	4b1c      	ldr	r3, [pc, #112]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a020:	2200      	movs	r2, #0
 800a022:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a024:	4b1a      	ldr	r3, [pc, #104]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a026:	220c      	movs	r2, #12
 800a028:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a02a:	4b19      	ldr	r3, [pc, #100]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a02c:	2200      	movs	r2, #0
 800a02e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a030:	4b17      	ldr	r3, [pc, #92]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a032:	2200      	movs	r2, #0
 800a034:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a036:	4b16      	ldr	r3, [pc, #88]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a038:	2200      	movs	r2, #0
 800a03a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a03c:	4b14      	ldr	r3, [pc, #80]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a03e:	2200      	movs	r2, #0
 800a040:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a042:	4b13      	ldr	r3, [pc, #76]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a044:	2200      	movs	r2, #0
 800a046:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a048:	4811      	ldr	r0, [pc, #68]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a04a:	f004 ff1f 	bl	800ee8c <HAL_UART_Init>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800a054:	f7f7 ffa1 	bl	8001f9a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a058:	2100      	movs	r1, #0
 800a05a:	480d      	ldr	r0, [pc, #52]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a05c:	f006 f85d 	bl	801011a <HAL_UARTEx_SetTxFifoThreshold>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d001      	beq.n	800a06a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800a066:	f7f7 ff98 	bl	8001f9a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a06a:	2100      	movs	r1, #0
 800a06c:	4808      	ldr	r0, [pc, #32]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a06e:	f006 f892 	bl	8010196 <HAL_UARTEx_SetRxFifoThreshold>
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d001      	beq.n	800a07c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800a078:	f7f7 ff8f 	bl	8001f9a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800a07c:	4804      	ldr	r0, [pc, #16]	; (800a090 <MX_USART2_UART_Init+0x90>)
 800a07e:	f006 f813 	bl	80100a8 <HAL_UARTEx_DisableFifoMode>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	d001      	beq.n	800a08c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800a088:	f7f7 ff87 	bl	8001f9a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a08c:	bf00      	nop
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	200008bc 	.word	0x200008bc
 800a094:	40004400 	.word	0x40004400

0800a098 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b09e      	sub	sp, #120	; 0x78
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0a0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	601a      	str	r2, [r3, #0]
 800a0a8:	605a      	str	r2, [r3, #4]
 800a0aa:	609a      	str	r2, [r3, #8]
 800a0ac:	60da      	str	r2, [r3, #12]
 800a0ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a0b0:	f107 0310 	add.w	r3, r7, #16
 800a0b4:	2254      	movs	r2, #84	; 0x54
 800a0b6:	2100      	movs	r1, #0
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f00a f87a 	bl	80141b2 <memset>
  if(uartHandle->Instance==USART2)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a23      	ldr	r2, [pc, #140]	; (800a150 <HAL_UART_MspInit+0xb8>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d13e      	bne.n	800a146 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800a0c8:	2302      	movs	r3, #2
 800a0ca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a0d0:	f107 0310 	add.w	r3, r7, #16
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f003 fbe1 	bl	800d89c <HAL_RCCEx_PeriphCLKConfig>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d001      	beq.n	800a0e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a0e0:	f7f7 ff5b 	bl	8001f9a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800a0e4:	4b1b      	ldr	r3, [pc, #108]	; (800a154 <HAL_UART_MspInit+0xbc>)
 800a0e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0e8:	4a1a      	ldr	r2, [pc, #104]	; (800a154 <HAL_UART_MspInit+0xbc>)
 800a0ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a0ee:	6593      	str	r3, [r2, #88]	; 0x58
 800a0f0:	4b18      	ldr	r3, [pc, #96]	; (800a154 <HAL_UART_MspInit+0xbc>)
 800a0f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0f8:	60fb      	str	r3, [r7, #12]
 800a0fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a0fc:	4b15      	ldr	r3, [pc, #84]	; (800a154 <HAL_UART_MspInit+0xbc>)
 800a0fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a100:	4a14      	ldr	r2, [pc, #80]	; (800a154 <HAL_UART_MspInit+0xbc>)
 800a102:	f043 0301 	orr.w	r3, r3, #1
 800a106:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a108:	4b12      	ldr	r3, [pc, #72]	; (800a154 <HAL_UART_MspInit+0xbc>)
 800a10a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a10c:	f003 0301 	and.w	r3, r3, #1
 800a110:	60bb      	str	r3, [r7, #8]
 800a112:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800a114:	230c      	movs	r3, #12
 800a116:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a118:	2302      	movs	r3, #2
 800a11a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a11c:	2300      	movs	r3, #0
 800a11e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a120:	2300      	movs	r3, #0
 800a122:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a124:	2307      	movs	r3, #7
 800a126:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a128:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800a12c:	4619      	mov	r1, r3
 800a12e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a132:	f001 f97b 	bl	800b42c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a136:	2200      	movs	r2, #0
 800a138:	2100      	movs	r1, #0
 800a13a:	2026      	movs	r0, #38	; 0x26
 800a13c:	f000 fa33 	bl	800a5a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a140:	2026      	movs	r0, #38	; 0x26
 800a142:	f000 fa4a 	bl	800a5da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800a146:	bf00      	nop
 800a148:	3778      	adds	r7, #120	; 0x78
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	bf00      	nop
 800a150:	40004400 	.word	0x40004400
 800a154:	40021000 	.word	0x40021000

0800a158 <sign_extend_bits_to_32>:

#include "utility.h"


//TODO make sure that is works for less than 24 bit values
int32_t sign_extend_bits_to_32(int32_t x, uint8_t bits) {
 800a158:	b480      	push	{r7}
 800a15a:	b087      	sub	sp, #28
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
 800a160:	460b      	mov	r3, r1
 800a162:	70fb      	strb	r3, [r7, #3]

	uint32_t sign_mask = 0;
 800a164:	2300      	movs	r3, #0
 800a166:	617b      	str	r3, [r7, #20]
	//getting value of sign bit
	sign_mask = 1u << (bits - 1);
 800a168:	78fb      	ldrb	r3, [r7, #3]
 800a16a:	3b01      	subs	r3, #1
 800a16c:	2201      	movs	r2, #1
 800a16e:	fa02 f303 	lsl.w	r3, r2, r3
 800a172:	617b      	str	r3, [r7, #20]
	uint32_t sign_bit = 0;
 800a174:	2300      	movs	r3, #0
 800a176:	613b      	str	r3, [r7, #16]
	sign_bit = x & sign_mask;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	697a      	ldr	r2, [r7, #20]
 800a17c:	4013      	ands	r3, r2
 800a17e:	613b      	str	r3, [r7, #16]
	if(sign_bit) //if value < 0 therefore sign_bit == 1, fill first 8 bits with 1
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d010      	beq.n	800a1a8 <sign_extend_bits_to_32+0x50>
	{
		int32_t res = 0;
 800a186:	2300      	movs	r3, #0
 800a188:	60fb      	str	r3, [r7, #12]
		int32_t mask = 0b11111111;
 800a18a:	23ff      	movs	r3, #255	; 0xff
 800a18c:	60bb      	str	r3, [r7, #8]
		res |= x;
 800a18e:	68fa      	ldr	r2, [r7, #12]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4313      	orrs	r3, r2
 800a194:	60fb      	str	r3, [r7, #12]
		res |= (mask << (bits));
 800a196:	78fb      	ldrb	r3, [r7, #3]
 800a198:	68ba      	ldr	r2, [r7, #8]
 800a19a:	fa02 f303 	lsl.w	r3, r2, r3
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	60fb      	str	r3, [r7, #12]
		return res;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	e000      	b.n	800a1aa <sign_extend_bits_to_32+0x52>
	}
    return x; //else return value itself
 800a1a8:	687b      	ldr	r3, [r7, #4]
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	371c      	adds	r7, #28
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b4:	4770      	bx	lr
	...

0800a1b8 <steps_to_rads>:
	*value = (((*min_value < *value)? *value : *min_value) > *max_value)? *max_value: *value;
}


float steps_to_rads(int32_t steps, int32_t full_steps)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
	float rads = 0;
 800a1c2:	f04f 0300 	mov.w	r3, #0
 800a1c6:	60fb      	str	r3, [r7, #12]
	rads = ((float)steps /(float)full_steps) * (M_PI * 2);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	ee07 3a90 	vmov	s15, r3
 800a1ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	ee07 3a90 	vmov	s15, r3
 800a1d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a1dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a1e0:	ee16 0a90 	vmov	r0, s13
 800a1e4:	f7f6 f9d8 	bl	8000598 <__aeabi_f2d>
 800a1e8:	a30b      	add	r3, pc, #44	; (adr r3, 800a218 <steps_to_rads+0x60>)
 800a1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ee:	f7f6 fa2b 	bl	8000648 <__aeabi_dmul>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	4610      	mov	r0, r2
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	f7f6 fd1d 	bl	8000c38 <__aeabi_d2f>
 800a1fe:	4603      	mov	r3, r0
 800a200:	60fb      	str	r3, [r7, #12]
	return rads;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	ee07 3a90 	vmov	s15, r3
}
 800a208:	eeb0 0a67 	vmov.f32	s0, s15
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	f3af 8000 	nop.w
 800a218:	54442d18 	.word	0x54442d18
 800a21c:	401921fb 	.word	0x401921fb

0800a220 <rad_to_steps>:

int32_t rad_to_steps(float rads, int32_t full_steps)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	ed87 0a01 	vstr	s0, [r7, #4]
 800a22a:	6038      	str	r0, [r7, #0]
	int32_t steps = 0;
 800a22c:	2300      	movs	r3, #0
 800a22e:	60fb      	str	r3, [r7, #12]
	steps = (int32_t)((full_steps * rads)/(M_PI * 2));
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	ee07 3a90 	vmov	s15, r3
 800a236:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a23a:	edd7 7a01 	vldr	s15, [r7, #4]
 800a23e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a242:	ee17 0a90 	vmov	r0, s15
 800a246:	f7f6 f9a7 	bl	8000598 <__aeabi_f2d>
 800a24a:	a309      	add	r3, pc, #36	; (adr r3, 800a270 <rad_to_steps+0x50>)
 800a24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a250:	f7f6 fb24 	bl	800089c <__aeabi_ddiv>
 800a254:	4602      	mov	r2, r0
 800a256:	460b      	mov	r3, r1
 800a258:	4610      	mov	r0, r2
 800a25a:	4619      	mov	r1, r3
 800a25c:	f7f6 fca4 	bl	8000ba8 <__aeabi_d2iz>
 800a260:	4603      	mov	r3, r0
 800a262:	60fb      	str	r3, [r7, #12]
	return steps;
 800a264:	68fb      	ldr	r3, [r7, #12]
}
 800a266:	4618      	mov	r0, r3
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop
 800a270:	54442d18 	.word	0x54442d18
 800a274:	401921fb 	.word	0x401921fb

0800a278 <Reset_Handler>:
 800a278:	480d      	ldr	r0, [pc, #52]	; (800a2b0 <LoopForever+0x2>)
 800a27a:	4685      	mov	sp, r0
 800a27c:	f7ff fa3a 	bl	80096f4 <SystemInit>
 800a280:	480c      	ldr	r0, [pc, #48]	; (800a2b4 <LoopForever+0x6>)
 800a282:	490d      	ldr	r1, [pc, #52]	; (800a2b8 <LoopForever+0xa>)
 800a284:	4a0d      	ldr	r2, [pc, #52]	; (800a2bc <LoopForever+0xe>)
 800a286:	2300      	movs	r3, #0
 800a288:	e002      	b.n	800a290 <LoopCopyDataInit>

0800a28a <CopyDataInit>:
 800a28a:	58d4      	ldr	r4, [r2, r3]
 800a28c:	50c4      	str	r4, [r0, r3]
 800a28e:	3304      	adds	r3, #4

0800a290 <LoopCopyDataInit>:
 800a290:	18c4      	adds	r4, r0, r3
 800a292:	428c      	cmp	r4, r1
 800a294:	d3f9      	bcc.n	800a28a <CopyDataInit>
 800a296:	4a0a      	ldr	r2, [pc, #40]	; (800a2c0 <LoopForever+0x12>)
 800a298:	4c0a      	ldr	r4, [pc, #40]	; (800a2c4 <LoopForever+0x16>)
 800a29a:	2300      	movs	r3, #0
 800a29c:	e001      	b.n	800a2a2 <LoopFillZerobss>

0800a29e <FillZerobss>:
 800a29e:	6013      	str	r3, [r2, #0]
 800a2a0:	3204      	adds	r2, #4

0800a2a2 <LoopFillZerobss>:
 800a2a2:	42a2      	cmp	r2, r4
 800a2a4:	d3fb      	bcc.n	800a29e <FillZerobss>
 800a2a6:	f00a f843 	bl	8014330 <__libc_init_array>
 800a2aa:	f7f7 fdb9 	bl	8001e20 <main>

0800a2ae <LoopForever>:
 800a2ae:	e7fe      	b.n	800a2ae <LoopForever>
 800a2b0:	20020000 	.word	0x20020000
 800a2b4:	20000000 	.word	0x20000000
 800a2b8:	20000248 	.word	0x20000248
 800a2bc:	08018e34 	.word	0x08018e34
 800a2c0:	20000248 	.word	0x20000248
 800a2c4:	20000ae8 	.word	0x20000ae8

0800a2c8 <ADC1_2_IRQHandler>:
 800a2c8:	e7fe      	b.n	800a2c8 <ADC1_2_IRQHandler>

0800a2ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b082      	sub	sp, #8
 800a2ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a2d4:	2003      	movs	r0, #3
 800a2d6:	f000 f95b 	bl	800a590 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a2da:	200f      	movs	r0, #15
 800a2dc:	f000 f80e 	bl	800a2fc <HAL_InitTick>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d002      	beq.n	800a2ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	71fb      	strb	r3, [r7, #7]
 800a2ea:	e001      	b.n	800a2f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a2ec:	f7ff f8b2 	bl	8009454 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a2f0:	79fb      	ldrb	r3, [r7, #7]

}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3708      	adds	r7, #8
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}
	...

0800a2fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b084      	sub	sp, #16
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a304:	2300      	movs	r3, #0
 800a306:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800a308:	4b16      	ldr	r3, [pc, #88]	; (800a364 <HAL_InitTick+0x68>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d022      	beq.n	800a356 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800a310:	4b15      	ldr	r3, [pc, #84]	; (800a368 <HAL_InitTick+0x6c>)
 800a312:	681a      	ldr	r2, [r3, #0]
 800a314:	4b13      	ldr	r3, [pc, #76]	; (800a364 <HAL_InitTick+0x68>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a31c:	fbb1 f3f3 	udiv	r3, r1, r3
 800a320:	fbb2 f3f3 	udiv	r3, r2, r3
 800a324:	4618      	mov	r0, r3
 800a326:	f000 f966 	bl	800a5f6 <HAL_SYSTICK_Config>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d10f      	bne.n	800a350 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2b0f      	cmp	r3, #15
 800a334:	d809      	bhi.n	800a34a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a336:	2200      	movs	r2, #0
 800a338:	6879      	ldr	r1, [r7, #4]
 800a33a:	f04f 30ff 	mov.w	r0, #4294967295
 800a33e:	f000 f932 	bl	800a5a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a342:	4a0a      	ldr	r2, [pc, #40]	; (800a36c <HAL_InitTick+0x70>)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6013      	str	r3, [r2, #0]
 800a348:	e007      	b.n	800a35a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	73fb      	strb	r3, [r7, #15]
 800a34e:	e004      	b.n	800a35a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a350:	2301      	movs	r3, #1
 800a352:	73fb      	strb	r3, [r7, #15]
 800a354:	e001      	b.n	800a35a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a356:	2301      	movs	r3, #1
 800a358:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a35a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3710      	adds	r7, #16
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	2000007c 	.word	0x2000007c
 800a368:	20000074 	.word	0x20000074
 800a36c:	20000078 	.word	0x20000078

0800a370 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a370:	b480      	push	{r7}
 800a372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a374:	4b05      	ldr	r3, [pc, #20]	; (800a38c <HAL_IncTick+0x1c>)
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	4b05      	ldr	r3, [pc, #20]	; (800a390 <HAL_IncTick+0x20>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4413      	add	r3, r2
 800a37e:	4a03      	ldr	r2, [pc, #12]	; (800a38c <HAL_IncTick+0x1c>)
 800a380:	6013      	str	r3, [r2, #0]
}
 800a382:	bf00      	nop
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr
 800a38c:	20000950 	.word	0x20000950
 800a390:	2000007c 	.word	0x2000007c

0800a394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a394:	b480      	push	{r7}
 800a396:	af00      	add	r7, sp, #0
  return uwTick;
 800a398:	4b03      	ldr	r3, [pc, #12]	; (800a3a8 <HAL_GetTick+0x14>)
 800a39a:	681b      	ldr	r3, [r3, #0]
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	20000950 	.word	0x20000950

0800a3ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a3b4:	f7ff ffee 	bl	800a394 <HAL_GetTick>
 800a3b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3c4:	d004      	beq.n	800a3d0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800a3c6:	4b09      	ldr	r3, [pc, #36]	; (800a3ec <HAL_Delay+0x40>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	68fa      	ldr	r2, [r7, #12]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a3d0:	bf00      	nop
 800a3d2:	f7ff ffdf 	bl	800a394 <HAL_GetTick>
 800a3d6:	4602      	mov	r2, r0
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	1ad3      	subs	r3, r2, r3
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d8f7      	bhi.n	800a3d2 <HAL_Delay+0x26>
  {
  }
}
 800a3e2:	bf00      	nop
 800a3e4:	bf00      	nop
 800a3e6:	3710      	adds	r7, #16
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	2000007c 	.word	0x2000007c

0800a3f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b085      	sub	sp, #20
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f003 0307 	and.w	r3, r3, #7
 800a3fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a400:	4b0c      	ldr	r3, [pc, #48]	; (800a434 <__NVIC_SetPriorityGrouping+0x44>)
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a406:	68ba      	ldr	r2, [r7, #8]
 800a408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a40c:	4013      	ands	r3, r2
 800a40e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a41c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a422:	4a04      	ldr	r2, [pc, #16]	; (800a434 <__NVIC_SetPriorityGrouping+0x44>)
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	60d3      	str	r3, [r2, #12]
}
 800a428:	bf00      	nop
 800a42a:	3714      	adds	r7, #20
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr
 800a434:	e000ed00 	.word	0xe000ed00

0800a438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a438:	b480      	push	{r7}
 800a43a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a43c:	4b04      	ldr	r3, [pc, #16]	; (800a450 <__NVIC_GetPriorityGrouping+0x18>)
 800a43e:	68db      	ldr	r3, [r3, #12]
 800a440:	0a1b      	lsrs	r3, r3, #8
 800a442:	f003 0307 	and.w	r3, r3, #7
}
 800a446:	4618      	mov	r0, r3
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr
 800a450:	e000ed00 	.word	0xe000ed00

0800a454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a454:	b480      	push	{r7}
 800a456:	b083      	sub	sp, #12
 800a458:	af00      	add	r7, sp, #0
 800a45a:	4603      	mov	r3, r0
 800a45c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a45e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a462:	2b00      	cmp	r3, #0
 800a464:	db0b      	blt.n	800a47e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a466:	79fb      	ldrb	r3, [r7, #7]
 800a468:	f003 021f 	and.w	r2, r3, #31
 800a46c:	4907      	ldr	r1, [pc, #28]	; (800a48c <__NVIC_EnableIRQ+0x38>)
 800a46e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a472:	095b      	lsrs	r3, r3, #5
 800a474:	2001      	movs	r0, #1
 800a476:	fa00 f202 	lsl.w	r2, r0, r2
 800a47a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a47e:	bf00      	nop
 800a480:	370c      	adds	r7, #12
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr
 800a48a:	bf00      	nop
 800a48c:	e000e100 	.word	0xe000e100

0800a490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a490:	b480      	push	{r7}
 800a492:	b083      	sub	sp, #12
 800a494:	af00      	add	r7, sp, #0
 800a496:	4603      	mov	r3, r0
 800a498:	6039      	str	r1, [r7, #0]
 800a49a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a49c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	db0a      	blt.n	800a4ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	b2da      	uxtb	r2, r3
 800a4a8:	490c      	ldr	r1, [pc, #48]	; (800a4dc <__NVIC_SetPriority+0x4c>)
 800a4aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4ae:	0112      	lsls	r2, r2, #4
 800a4b0:	b2d2      	uxtb	r2, r2
 800a4b2:	440b      	add	r3, r1
 800a4b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a4b8:	e00a      	b.n	800a4d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	b2da      	uxtb	r2, r3
 800a4be:	4908      	ldr	r1, [pc, #32]	; (800a4e0 <__NVIC_SetPriority+0x50>)
 800a4c0:	79fb      	ldrb	r3, [r7, #7]
 800a4c2:	f003 030f 	and.w	r3, r3, #15
 800a4c6:	3b04      	subs	r3, #4
 800a4c8:	0112      	lsls	r2, r2, #4
 800a4ca:	b2d2      	uxtb	r2, r2
 800a4cc:	440b      	add	r3, r1
 800a4ce:	761a      	strb	r2, [r3, #24]
}
 800a4d0:	bf00      	nop
 800a4d2:	370c      	adds	r7, #12
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr
 800a4dc:	e000e100 	.word	0xe000e100
 800a4e0:	e000ed00 	.word	0xe000ed00

0800a4e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b089      	sub	sp, #36	; 0x24
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	60f8      	str	r0, [r7, #12]
 800a4ec:	60b9      	str	r1, [r7, #8]
 800a4ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f003 0307 	and.w	r3, r3, #7
 800a4f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a4f8:	69fb      	ldr	r3, [r7, #28]
 800a4fa:	f1c3 0307 	rsb	r3, r3, #7
 800a4fe:	2b04      	cmp	r3, #4
 800a500:	bf28      	it	cs
 800a502:	2304      	movcs	r3, #4
 800a504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a506:	69fb      	ldr	r3, [r7, #28]
 800a508:	3304      	adds	r3, #4
 800a50a:	2b06      	cmp	r3, #6
 800a50c:	d902      	bls.n	800a514 <NVIC_EncodePriority+0x30>
 800a50e:	69fb      	ldr	r3, [r7, #28]
 800a510:	3b03      	subs	r3, #3
 800a512:	e000      	b.n	800a516 <NVIC_EncodePriority+0x32>
 800a514:	2300      	movs	r3, #0
 800a516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a518:	f04f 32ff 	mov.w	r2, #4294967295
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	fa02 f303 	lsl.w	r3, r2, r3
 800a522:	43da      	mvns	r2, r3
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	401a      	ands	r2, r3
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a52c:	f04f 31ff 	mov.w	r1, #4294967295
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	fa01 f303 	lsl.w	r3, r1, r3
 800a536:	43d9      	mvns	r1, r3
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a53c:	4313      	orrs	r3, r2
         );
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3724      	adds	r7, #36	; 0x24
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr
	...

0800a54c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b082      	sub	sp, #8
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	3b01      	subs	r3, #1
 800a558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a55c:	d301      	bcc.n	800a562 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a55e:	2301      	movs	r3, #1
 800a560:	e00f      	b.n	800a582 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a562:	4a0a      	ldr	r2, [pc, #40]	; (800a58c <SysTick_Config+0x40>)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	3b01      	subs	r3, #1
 800a568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a56a:	210f      	movs	r1, #15
 800a56c:	f04f 30ff 	mov.w	r0, #4294967295
 800a570:	f7ff ff8e 	bl	800a490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a574:	4b05      	ldr	r3, [pc, #20]	; (800a58c <SysTick_Config+0x40>)
 800a576:	2200      	movs	r2, #0
 800a578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a57a:	4b04      	ldr	r3, [pc, #16]	; (800a58c <SysTick_Config+0x40>)
 800a57c:	2207      	movs	r2, #7
 800a57e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a580:	2300      	movs	r3, #0
}
 800a582:	4618      	mov	r0, r3
 800a584:	3708      	adds	r7, #8
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	e000e010 	.word	0xe000e010

0800a590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f7ff ff29 	bl	800a3f0 <__NVIC_SetPriorityGrouping>
}
 800a59e:	bf00      	nop
 800a5a0:	3708      	adds	r7, #8
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}

0800a5a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b086      	sub	sp, #24
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	60b9      	str	r1, [r7, #8]
 800a5b0:	607a      	str	r2, [r7, #4]
 800a5b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a5b4:	f7ff ff40 	bl	800a438 <__NVIC_GetPriorityGrouping>
 800a5b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	68b9      	ldr	r1, [r7, #8]
 800a5be:	6978      	ldr	r0, [r7, #20]
 800a5c0:	f7ff ff90 	bl	800a4e4 <NVIC_EncodePriority>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5ca:	4611      	mov	r1, r2
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7ff ff5f 	bl	800a490 <__NVIC_SetPriority>
}
 800a5d2:	bf00      	nop
 800a5d4:	3718      	adds	r7, #24
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}

0800a5da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a5da:	b580      	push	{r7, lr}
 800a5dc:	b082      	sub	sp, #8
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a5e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f7ff ff33 	bl	800a454 <__NVIC_EnableIRQ>
}
 800a5ee:	bf00      	nop
 800a5f0:	3708      	adds	r7, #8
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b082      	sub	sp, #8
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f7ff ffa4 	bl	800a54c <SysTick_Config>
 800a604:	4603      	mov	r3, r0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3708      	adds	r7, #8
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
	...

0800a610 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d101      	bne.n	800a622 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a61e:	2301      	movs	r3, #1
 800a620:	e08d      	b.n	800a73e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	461a      	mov	r2, r3
 800a628:	4b47      	ldr	r3, [pc, #284]	; (800a748 <HAL_DMA_Init+0x138>)
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d80f      	bhi.n	800a64e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	461a      	mov	r2, r3
 800a634:	4b45      	ldr	r3, [pc, #276]	; (800a74c <HAL_DMA_Init+0x13c>)
 800a636:	4413      	add	r3, r2
 800a638:	4a45      	ldr	r2, [pc, #276]	; (800a750 <HAL_DMA_Init+0x140>)
 800a63a:	fba2 2303 	umull	r2, r3, r2, r3
 800a63e:	091b      	lsrs	r3, r3, #4
 800a640:	009a      	lsls	r2, r3, #2
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	4a42      	ldr	r2, [pc, #264]	; (800a754 <HAL_DMA_Init+0x144>)
 800a64a:	641a      	str	r2, [r3, #64]	; 0x40
 800a64c:	e00e      	b.n	800a66c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	461a      	mov	r2, r3
 800a654:	4b40      	ldr	r3, [pc, #256]	; (800a758 <HAL_DMA_Init+0x148>)
 800a656:	4413      	add	r3, r2
 800a658:	4a3d      	ldr	r2, [pc, #244]	; (800a750 <HAL_DMA_Init+0x140>)
 800a65a:	fba2 2303 	umull	r2, r3, r2, r3
 800a65e:	091b      	lsrs	r3, r3, #4
 800a660:	009a      	lsls	r2, r3, #2
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	4a3c      	ldr	r2, [pc, #240]	; (800a75c <HAL_DMA_Init+0x14c>)
 800a66a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2202      	movs	r2, #2
 800a670:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a686:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a690:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	691b      	ldr	r3, [r3, #16]
 800a696:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a69c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	699b      	ldr	r3, [r3, #24]
 800a6a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a6a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6a1b      	ldr	r3, [r3, #32]
 800a6ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a6b0:	68fa      	ldr	r2, [r7, #12]
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	68fa      	ldr	r2, [r7, #12]
 800a6bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 f9cc 	bl	800aa5c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6cc:	d102      	bne.n	800a6d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	685a      	ldr	r2, [r3, #4]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6dc:	b2d2      	uxtb	r2, r2
 800a6de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a6e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d010      	beq.n	800a714 <HAL_DMA_Init+0x104>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	685b      	ldr	r3, [r3, #4]
 800a6f6:	2b04      	cmp	r3, #4
 800a6f8:	d80c      	bhi.n	800a714 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 f9ec 	bl	800aad8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a704:	2200      	movs	r2, #0
 800a706:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a710:	605a      	str	r2, [r3, #4]
 800a712:	e008      	b.n	800a726 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2200      	movs	r2, #0
 800a718:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2200      	movs	r2, #0
 800a71e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2200      	movs	r2, #0
 800a724:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2200      	movs	r2, #0
 800a72a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2201      	movs	r2, #1
 800a730:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a73c:	2300      	movs	r3, #0
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3710      	adds	r7, #16
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
 800a746:	bf00      	nop
 800a748:	40020407 	.word	0x40020407
 800a74c:	bffdfff8 	.word	0xbffdfff8
 800a750:	cccccccd 	.word	0xcccccccd
 800a754:	40020000 	.word	0x40020000
 800a758:	bffdfbf8 	.word	0xbffdfbf8
 800a75c:	40020400 	.word	0x40020400

0800a760 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a760:	b480      	push	{r7}
 800a762:	b085      	sub	sp, #20
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a768:	2300      	movs	r3, #0
 800a76a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a772:	b2db      	uxtb	r3, r3
 800a774:	2b02      	cmp	r3, #2
 800a776:	d005      	beq.n	800a784 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2204      	movs	r2, #4
 800a77c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a77e:	2301      	movs	r3, #1
 800a780:	73fb      	strb	r3, [r7, #15]
 800a782:	e037      	b.n	800a7f4 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f022 020e 	bic.w	r2, r2, #14
 800a792:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a798:	681a      	ldr	r2, [r3, #0]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a79e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a7a2:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f022 0201 	bic.w	r2, r2, #1
 800a7b2:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7b8:	f003 021f 	and.w	r2, r3, #31
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7c0:	2101      	movs	r1, #1
 800a7c2:	fa01 f202 	lsl.w	r2, r1, r2
 800a7c6:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7cc:	687a      	ldr	r2, [r7, #4]
 800a7ce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a7d0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00c      	beq.n	800a7f4 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a7e8:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a7f2:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2200      	movs	r2, #0
 800a800:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800a804:	7bfb      	ldrb	r3, [r7, #15]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3714      	adds	r7, #20
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b084      	sub	sp, #16
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a81a:	2300      	movs	r3, #0
 800a81c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a824:	b2db      	uxtb	r3, r3
 800a826:	2b02      	cmp	r3, #2
 800a828:	d00d      	beq.n	800a846 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2204      	movs	r2, #4
 800a82e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2201      	movs	r2, #1
 800a834:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	73fb      	strb	r3, [r7, #15]
 800a844:	e047      	b.n	800a8d6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	681a      	ldr	r2, [r3, #0]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f022 020e 	bic.w	r2, r2, #14
 800a854:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f022 0201 	bic.w	r2, r2, #1
 800a864:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a86a:	681a      	ldr	r2, [r3, #0]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a870:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a874:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a87a:	f003 021f 	and.w	r2, r3, #31
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a882:	2101      	movs	r1, #1
 800a884:	fa01 f202 	lsl.w	r2, r1, r2
 800a888:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a88e:	687a      	ldr	r2, [r7, #4]
 800a890:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a892:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d00c      	beq.n	800a8b6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8a0:	681a      	ldr	r2, [r3, #0]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a8aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a8b4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d003      	beq.n	800a8d6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	4798      	blx	r3
    }
  }
  return status;
 800a8d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8fc:	f003 031f 	and.w	r3, r3, #31
 800a900:	2204      	movs	r2, #4
 800a902:	409a      	lsls	r2, r3
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	4013      	ands	r3, r2
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d026      	beq.n	800a95a <HAL_DMA_IRQHandler+0x7a>
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	f003 0304 	and.w	r3, r3, #4
 800a912:	2b00      	cmp	r3, #0
 800a914:	d021      	beq.n	800a95a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f003 0320 	and.w	r3, r3, #32
 800a920:	2b00      	cmp	r3, #0
 800a922:	d107      	bne.n	800a934 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f022 0204 	bic.w	r2, r2, #4
 800a932:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a938:	f003 021f 	and.w	r2, r3, #31
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a940:	2104      	movs	r1, #4
 800a942:	fa01 f202 	lsl.w	r2, r1, r2
 800a946:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d071      	beq.n	800aa34 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a958:	e06c      	b.n	800aa34 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a95e:	f003 031f 	and.w	r3, r3, #31
 800a962:	2202      	movs	r2, #2
 800a964:	409a      	lsls	r2, r3
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	4013      	ands	r3, r2
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d02e      	beq.n	800a9cc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	f003 0302 	and.w	r3, r3, #2
 800a974:	2b00      	cmp	r3, #0
 800a976:	d029      	beq.n	800a9cc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f003 0320 	and.w	r3, r3, #32
 800a982:	2b00      	cmp	r3, #0
 800a984:	d10b      	bne.n	800a99e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	681a      	ldr	r2, [r3, #0]
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f022 020a 	bic.w	r2, r2, #10
 800a994:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2201      	movs	r2, #1
 800a99a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9a2:	f003 021f 	and.w	r2, r3, #31
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9aa:	2102      	movs	r1, #2
 800a9ac:	fa01 f202 	lsl.w	r2, r1, r2
 800a9b0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d038      	beq.n	800aa34 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a9ca:	e033      	b.n	800aa34 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9d0:	f003 031f 	and.w	r3, r3, #31
 800a9d4:	2208      	movs	r2, #8
 800a9d6:	409a      	lsls	r2, r3
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	4013      	ands	r3, r2
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d02a      	beq.n	800aa36 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	f003 0308 	and.w	r3, r3, #8
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d025      	beq.n	800aa36 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	681a      	ldr	r2, [r3, #0]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f022 020e 	bic.w	r2, r2, #14
 800a9f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9fe:	f003 021f 	and.w	r2, r3, #31
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa06:	2101      	movs	r1, #1
 800aa08:	fa01 f202 	lsl.w	r2, r1, r2
 800aa0c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2201      	movs	r2, #1
 800aa12:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d004      	beq.n	800aa36 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800aa34:	bf00      	nop
 800aa36:	bf00      	nop
}
 800aa38:	3710      	adds	r7, #16
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}

0800aa3e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800aa3e:	b480      	push	{r7}
 800aa40:	b083      	sub	sp, #12
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800aa4c:	b2db      	uxtb	r3, r3
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	370c      	adds	r7, #12
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr
	...

0800aa5c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	b087      	sub	sp, #28
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	461a      	mov	r2, r3
 800aa6a:	4b16      	ldr	r3, [pc, #88]	; (800aac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d802      	bhi.n	800aa76 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800aa70:	4b15      	ldr	r3, [pc, #84]	; (800aac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800aa72:	617b      	str	r3, [r7, #20]
 800aa74:	e001      	b.n	800aa7a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800aa76:	4b15      	ldr	r3, [pc, #84]	; (800aacc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800aa78:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	3b08      	subs	r3, #8
 800aa86:	4a12      	ldr	r2, [pc, #72]	; (800aad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800aa88:	fba2 2303 	umull	r2, r3, r2, r3
 800aa8c:	091b      	lsrs	r3, r3, #4
 800aa8e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa94:	089b      	lsrs	r3, r3, #2
 800aa96:	009a      	lsls	r2, r3, #2
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	4413      	add	r3, r2
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	4a0b      	ldr	r2, [pc, #44]	; (800aad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800aaa6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f003 031f 	and.w	r3, r3, #31
 800aaae:	2201      	movs	r2, #1
 800aab0:	409a      	lsls	r2, r3
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	651a      	str	r2, [r3, #80]	; 0x50
}
 800aab6:	bf00      	nop
 800aab8:	371c      	adds	r7, #28
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	40020407 	.word	0x40020407
 800aac8:	40020800 	.word	0x40020800
 800aacc:	40020820 	.word	0x40020820
 800aad0:	cccccccd 	.word	0xcccccccd
 800aad4:	40020880 	.word	0x40020880

0800aad8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	685b      	ldr	r3, [r3, #4]
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	4b0b      	ldr	r3, [pc, #44]	; (800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800aaec:	4413      	add	r3, r2
 800aaee:	009b      	lsls	r3, r3, #2
 800aaf0:	461a      	mov	r2, r3
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	4a08      	ldr	r2, [pc, #32]	; (800ab1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800aafa:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	3b01      	subs	r3, #1
 800ab00:	f003 031f 	and.w	r3, r3, #31
 800ab04:	2201      	movs	r2, #1
 800ab06:	409a      	lsls	r2, r3
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800ab0c:	bf00      	nop
 800ab0e:	3714      	adds	r7, #20
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr
 800ab18:	1000823f 	.word	0x1000823f
 800ab1c:	40020940 	.word	0x40020940

0800ab20 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b084      	sub	sp, #16
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d101      	bne.n	800ab32 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	e147      	b.n	800adc2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d106      	bne.n	800ab4c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2200      	movs	r2, #0
 800ab42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f7f6 febe 	bl	80018c8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	699a      	ldr	r2, [r3, #24]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f022 0210 	bic.w	r2, r2, #16
 800ab5a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ab5c:	f7ff fc1a 	bl	800a394 <HAL_GetTick>
 800ab60:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ab62:	e012      	b.n	800ab8a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ab64:	f7ff fc16 	bl	800a394 <HAL_GetTick>
 800ab68:	4602      	mov	r2, r0
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	1ad3      	subs	r3, r2, r3
 800ab6e:	2b0a      	cmp	r3, #10
 800ab70:	d90b      	bls.n	800ab8a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab76:	f043 0201 	orr.w	r2, r3, #1
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2203      	movs	r2, #3
 800ab82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	e11b      	b.n	800adc2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	699b      	ldr	r3, [r3, #24]
 800ab90:	f003 0308 	and.w	r3, r3, #8
 800ab94:	2b08      	cmp	r3, #8
 800ab96:	d0e5      	beq.n	800ab64 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	699a      	ldr	r2, [r3, #24]
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f042 0201 	orr.w	r2, r2, #1
 800aba6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800aba8:	f7ff fbf4 	bl	800a394 <HAL_GetTick>
 800abac:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800abae:	e012      	b.n	800abd6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800abb0:	f7ff fbf0 	bl	800a394 <HAL_GetTick>
 800abb4:	4602      	mov	r2, r0
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	1ad3      	subs	r3, r2, r3
 800abba:	2b0a      	cmp	r3, #10
 800abbc:	d90b      	bls.n	800abd6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abc2:	f043 0201 	orr.w	r2, r3, #1
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2203      	movs	r2, #3
 800abce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	e0f5      	b.n	800adc2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	f003 0301 	and.w	r3, r3, #1
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d0e5      	beq.n	800abb0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	699a      	ldr	r2, [r3, #24]
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f042 0202 	orr.w	r2, r2, #2
 800abf2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	4a74      	ldr	r2, [pc, #464]	; (800adcc <HAL_FDCAN_Init+0x2ac>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d103      	bne.n	800ac06 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800abfe:	4a74      	ldr	r2, [pc, #464]	; (800add0 <HAL_FDCAN_Init+0x2b0>)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	7c1b      	ldrb	r3, [r3, #16]
 800ac0a:	2b01      	cmp	r3, #1
 800ac0c:	d108      	bne.n	800ac20 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	699a      	ldr	r2, [r3, #24]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac1c:	619a      	str	r2, [r3, #24]
 800ac1e:	e007      	b.n	800ac30 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	699a      	ldr	r2, [r3, #24]
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac2e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	7c5b      	ldrb	r3, [r3, #17]
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d108      	bne.n	800ac4a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	699a      	ldr	r2, [r3, #24]
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ac46:	619a      	str	r2, [r3, #24]
 800ac48:	e007      	b.n	800ac5a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	699a      	ldr	r2, [r3, #24]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ac58:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	7c9b      	ldrb	r3, [r3, #18]
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d108      	bne.n	800ac74 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	699a      	ldr	r2, [r3, #24]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ac70:	619a      	str	r2, [r3, #24]
 800ac72:	e007      	b.n	800ac84 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	699a      	ldr	r2, [r3, #24]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac82:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	699b      	ldr	r3, [r3, #24]
 800ac8a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	689a      	ldr	r2, [r3, #8]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	430a      	orrs	r2, r1
 800ac98:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	699a      	ldr	r2, [r3, #24]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800aca8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	691a      	ldr	r2, [r3, #16]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f022 0210 	bic.w	r2, r2, #16
 800acb8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	68db      	ldr	r3, [r3, #12]
 800acbe:	2b01      	cmp	r3, #1
 800acc0:	d108      	bne.n	800acd4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	699a      	ldr	r2, [r3, #24]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f042 0204 	orr.w	r2, r2, #4
 800acd0:	619a      	str	r2, [r3, #24]
 800acd2:	e02c      	b.n	800ad2e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d028      	beq.n	800ad2e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	68db      	ldr	r3, [r3, #12]
 800ace0:	2b02      	cmp	r3, #2
 800ace2:	d01c      	beq.n	800ad1e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	699a      	ldr	r2, [r3, #24]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800acf2:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	691a      	ldr	r2, [r3, #16]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f042 0210 	orr.w	r2, r2, #16
 800ad02:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	2b03      	cmp	r3, #3
 800ad0a:	d110      	bne.n	800ad2e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	699a      	ldr	r2, [r3, #24]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f042 0220 	orr.w	r2, r2, #32
 800ad1a:	619a      	str	r2, [r3, #24]
 800ad1c:	e007      	b.n	800ad2e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	699a      	ldr	r2, [r3, #24]
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f042 0220 	orr.w	r2, r2, #32
 800ad2c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	699b      	ldr	r3, [r3, #24]
 800ad32:	3b01      	subs	r3, #1
 800ad34:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	69db      	ldr	r3, [r3, #28]
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad3e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6a1b      	ldr	r3, [r3, #32]
 800ad44:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ad46:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	695b      	ldr	r3, [r3, #20]
 800ad4e:	3b01      	subs	r3, #1
 800ad50:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad56:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad58:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	689b      	ldr	r3, [r3, #8]
 800ad5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad62:	d115      	bne.n	800ad90 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad68:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad6e:	3b01      	subs	r3, #1
 800ad70:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad72:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad78:	3b01      	subs	r3, #1
 800ad7a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad7c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad84:	3b01      	subs	r3, #1
 800ad86:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ad8c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad8e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	430a      	orrs	r2, r1
 800ada2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 fa58 	bl	800b25c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2200      	movs	r2, #0
 800adb0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2200      	movs	r2, #0
 800adb6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2201      	movs	r2, #1
 800adbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 800adc0:	2300      	movs	r3, #0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	40006400 	.word	0x40006400
 800add0:	40006500 	.word	0x40006500

0800add4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800add4:	b480      	push	{r7}
 800add6:	b087      	sub	sp, #28
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ade4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800ade6:	7dfb      	ldrb	r3, [r7, #23]
 800ade8:	2b01      	cmp	r3, #1
 800adea:	d002      	beq.n	800adf2 <HAL_FDCAN_ConfigFilter+0x1e>
 800adec:	7dfb      	ldrb	r3, [r7, #23]
 800adee:	2b02      	cmp	r3, #2
 800adf0:	d13d      	bne.n	800ae6e <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d119      	bne.n	800ae2e <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	689b      	ldr	r3, [r3, #8]
 800adfe:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800ae06:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	691b      	ldr	r3, [r3, #16]
 800ae0c:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800ae0e:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800ae14:	4313      	orrs	r3, r2
 800ae16:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	009b      	lsls	r3, r3, #2
 800ae22:	4413      	add	r3, r2
 800ae24:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	693a      	ldr	r2, [r7, #16]
 800ae2a:	601a      	str	r2, [r3, #0]
 800ae2c:	e01d      	b.n	800ae6a <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	68db      	ldr	r3, [r3, #12]
 800ae32:	075a      	lsls	r2, r3, #29
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	691b      	ldr	r3, [r3, #16]
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	079a      	lsls	r2, r3, #30
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	695b      	ldr	r3, [r3, #20]
 800ae46:	4313      	orrs	r3, r2
 800ae48:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	685b      	ldr	r3, [r3, #4]
 800ae52:	00db      	lsls	r3, r3, #3
 800ae54:	4413      	add	r3, r2
 800ae56:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	693a      	ldr	r2, [r7, #16]
 800ae5c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	3304      	adds	r3, #4
 800ae62:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	e006      	b.n	800ae7c <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae72:	f043 0202 	orr.w	r2, r3, #2
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800ae7a:	2301      	movs	r3, #1
  }
}
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	371c      	adds	r7, #28
 800ae80:	46bd      	mov	sp, r7
 800ae82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae86:	4770      	bx	lr

0800ae88 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b085      	sub	sp, #20
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	60f8      	str	r0, [r7, #12]
 800ae90:	60b9      	str	r1, [r7, #8]
 800ae92:	607a      	str	r2, [r7, #4]
 800ae94:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ae9c:	b2db      	uxtb	r3, r3
 800ae9e:	2b01      	cmp	r3, #1
 800aea0:	d116      	bne.n	800aed0 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aeaa:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	011a      	lsls	r2, r3, #4
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	009b      	lsls	r3, r3, #2
 800aeb6:	431a      	orrs	r2, r3
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	005b      	lsls	r3, r3, #1
 800aebc:	431a      	orrs	r2, r3
 800aebe:	69bb      	ldr	r3, [r7, #24]
 800aec0:	431a      	orrs	r2, r3
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	430a      	orrs	r2, r1
 800aec8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800aecc:	2300      	movs	r3, #0
 800aece:	e006      	b.n	800aede <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aed4:	f043 0204 	orr.w	r2, r3, #4
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800aedc:	2301      	movs	r3, #1
  }
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3714      	adds	r7, #20
 800aee2:	46bd      	mov	sp, r7
 800aee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee8:	4770      	bx	lr

0800aeea <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 800aeea:	b480      	push	{r7}
 800aeec:	b085      	sub	sp, #20
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	60f8      	str	r0, [r7, #12]
 800aef2:	60b9      	str	r1, [r7, #8]
 800aef4:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800aefc:	b2db      	uxtb	r3, r3
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d108      	bne.n	800af14 <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	0219      	lsls	r1, r3, #8
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	430a      	orrs	r2, r1
 800af0e:	649a      	str	r2, [r3, #72]	; 0x48

    /* Return function status */
    return HAL_OK;
 800af10:	2300      	movs	r3, #0
 800af12:	e006      	b.n	800af22 <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af18:	f043 0204 	orr.w	r2, r3, #4
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800af20:	2301      	movs	r3, #1
  }
}
 800af22:	4618      	mov	r0, r3
 800af24:	3714      	adds	r7, #20
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr

0800af2e <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 800af2e:	b480      	push	{r7}
 800af30:	b083      	sub	sp, #12
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800af3c:	b2db      	uxtb	r3, r3
 800af3e:	2b01      	cmp	r3, #1
 800af40:	d109      	bne.n	800af56 <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	68da      	ldr	r2, [r3, #12]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800af50:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 800af52:	2300      	movs	r3, #0
 800af54:	e006      	b.n	800af64 <HAL_FDCAN_EnableTxDelayCompensation+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af5a:	f043 0204 	orr.w	r2, r3, #4
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800af62:	2301      	movs	r3, #1
  }
}
 800af64:	4618      	mov	r0, r3
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr

0800af70 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800af70:	b480      	push	{r7}
 800af72:	b083      	sub	sp, #12
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	2b01      	cmp	r3, #1
 800af82:	d110      	bne.n	800afa6 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2202      	movs	r2, #2
 800af88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	699a      	ldr	r2, [r3, #24]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f022 0201 	bic.w	r2, r2, #1
 800af9a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2200      	movs	r2, #0
 800afa0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 800afa2:	2300      	movs	r3, #0
 800afa4:	e006      	b.n	800afb4 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afaa:	f043 0204 	orr.w	r2, r3, #4
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800afb2:	2301      	movs	r3, #1
  }
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	370c      	adds	r7, #12
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b086      	sub	sp, #24
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	60f8      	str	r0, [r7, #12]
 800afc8:	60b9      	str	r1, [r7, #8]
 800afca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800afd2:	b2db      	uxtb	r3, r3
 800afd4:	2b02      	cmp	r3, #2
 800afd6:	d12c      	bne.n	800b032 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800afe0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d007      	beq.n	800aff8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800aff4:	2301      	movs	r3, #1
 800aff6:	e023      	b.n	800b040 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800b000:	0c1b      	lsrs	r3, r3, #16
 800b002:	f003 0303 	and.w	r3, r3, #3
 800b006:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800b008:	697b      	ldr	r3, [r7, #20]
 800b00a:	687a      	ldr	r2, [r7, #4]
 800b00c:	68b9      	ldr	r1, [r7, #8]
 800b00e:	68f8      	ldr	r0, [r7, #12]
 800b010:	f000 f990 	bl	800b334 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	2101      	movs	r1, #1
 800b01a:	697a      	ldr	r2, [r7, #20]
 800b01c:	fa01 f202 	lsl.w	r2, r1, r2
 800b020:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800b024:	2201      	movs	r2, #1
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	409a      	lsls	r2, r3
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800b02e:	2300      	movs	r3, #0
 800b030:	e006      	b.n	800b040 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b036:	f043 0208 	orr.w	r2, r3, #8
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
  }
}
 800b040:	4618      	mov	r0, r3
 800b042:	3718      	adds	r7, #24
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b048:	b480      	push	{r7}
 800b04a:	b08b      	sub	sp, #44	; 0x2c
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
 800b054:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b05c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800b05e:	7efb      	ldrb	r3, [r7, #27]
 800b060:	2b02      	cmp	r3, #2
 800b062:	f040 80bc 	bne.w	800b1de <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	2b40      	cmp	r3, #64	; 0x40
 800b06a:	d121      	bne.n	800b0b0 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b074:	f003 030f 	and.w	r3, r3, #15
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d107      	bne.n	800b08c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b080:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800b088:	2301      	movs	r3, #1
 800b08a:	e0af      	b.n	800b1ec <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b094:	0a1b      	lsrs	r3, r3, #8
 800b096:	f003 0303 	and.w	r3, r3, #3
 800b09a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800b0a0:	69fa      	ldr	r2, [r7, #28]
 800b0a2:	4613      	mov	r3, r2
 800b0a4:	00db      	lsls	r3, r3, #3
 800b0a6:	4413      	add	r3, r2
 800b0a8:	00db      	lsls	r3, r3, #3
 800b0aa:	440b      	add	r3, r1
 800b0ac:	627b      	str	r3, [r7, #36]	; 0x24
 800b0ae:	e020      	b.n	800b0f2 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b0b8:	f003 030f 	and.w	r3, r3, #15
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d107      	bne.n	800b0d0 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	e08d      	b.n	800b1ec <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b0d8:	0a1b      	lsrs	r3, r3, #8
 800b0da:	f003 0303 	and.w	r3, r3, #3
 800b0de:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800b0e4:	69fa      	ldr	r2, [r7, #28]
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	00db      	lsls	r3, r3, #3
 800b0ea:	4413      	add	r3, r2
 800b0ec:	00db      	lsls	r3, r3, #3
 800b0ee:	440b      	add	r3, r1
 800b0f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d107      	bne.n	800b116 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	0c9b      	lsrs	r3, r3, #18
 800b10c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	601a      	str	r2, [r3, #0]
 800b114:	e005      	b.n	800b122 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b13c:	3304      	adds	r3, #4
 800b13e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	b29a      	uxth	r2, r3
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800b14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	0e1b      	lsrs	r3, r3, #24
 800b174:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b17c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	0fda      	lsrs	r2, r3, #31
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b188:	3304      	adds	r3, #4
 800b18a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b190:	2300      	movs	r3, #0
 800b192:	623b      	str	r3, [r7, #32]
 800b194:	e00a      	b.n	800b1ac <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b196:	697a      	ldr	r2, [r7, #20]
 800b198:	6a3b      	ldr	r3, [r7, #32]
 800b19a:	441a      	add	r2, r3
 800b19c:	6839      	ldr	r1, [r7, #0]
 800b19e:	6a3b      	ldr	r3, [r7, #32]
 800b1a0:	440b      	add	r3, r1
 800b1a2:	7812      	ldrb	r2, [r2, #0]
 800b1a4:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b1a6:	6a3b      	ldr	r3, [r7, #32]
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	623b      	str	r3, [r7, #32]
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	68db      	ldr	r3, [r3, #12]
 800b1b0:	0c1b      	lsrs	r3, r3, #16
 800b1b2:	4a11      	ldr	r2, [pc, #68]	; (800b1f8 <HAL_FDCAN_GetRxMessage+0x1b0>)
 800b1b4:	5cd3      	ldrb	r3, [r2, r3]
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	6a3b      	ldr	r3, [r7, #32]
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	d3eb      	bcc.n	800b196 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	2b40      	cmp	r3, #64	; 0x40
 800b1c2:	d105      	bne.n	800b1d0 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	69fa      	ldr	r2, [r7, #28]
 800b1ca:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800b1ce:	e004      	b.n	800b1da <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	69fa      	ldr	r2, [r7, #28]
 800b1d6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	e006      	b.n	800b1ec <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1e2:	f043 0208 	orr.w	r2, r3, #8
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800b1ea:	2301      	movs	r3, #1
  }
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	372c      	adds	r7, #44	; 0x2c
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr
 800b1f8:	08018398 	.word	0x08018398

0800b1fc <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b085      	sub	sp, #20
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	2b40      	cmp	r3, #64	; 0x40
 800b20a:	d107      	bne.n	800b21c <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b214:	f003 030f 	and.w	r3, r3, #15
 800b218:	60fb      	str	r3, [r7, #12]
 800b21a:	e006      	b.n	800b22a <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b224:	f003 030f 	and.w	r3, r3, #15
 800b228:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 800b22a:	68fb      	ldr	r3, [r7, #12]
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	3714      	adds	r7, #20
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr

0800b238 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 800b238:	b480      	push	{r7}
 800b23a:	b085      	sub	sp, #20
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800b248:	f003 0307 	and.w	r3, r3, #7
 800b24c:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800b24e:	68fb      	ldr	r3, [r7, #12]
}
 800b250:	4618      	mov	r0, r3
 800b252:	3714      	adds	r7, #20
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr

0800b25c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b085      	sub	sp, #20
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800b264:	4b30      	ldr	r3, [pc, #192]	; (800b328 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800b266:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4a2f      	ldr	r2, [pc, #188]	; (800b32c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d103      	bne.n	800b27a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b278:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	4a2c      	ldr	r2, [pc, #176]	; (800b330 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800b280:	4293      	cmp	r3, r2
 800b282:	d103      	bne.n	800b28c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 800b28a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	68ba      	ldr	r2, [r7, #8]
 800b290:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b29a:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2a2:	041a      	lsls	r2, r3, #16
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	430a      	orrs	r2, r1
 800b2aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	f103 0270 	add.w	r2, r3, #112	; 0x70
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b2c0:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2c8:	061a      	lsls	r2, r3, #24
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	430a      	orrs	r2, r1
 800b2d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	f503 721e 	add.w	r2, r3, #632	; 0x278
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	60fb      	str	r3, [r7, #12]
 800b300:	e005      	b.n	800b30e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2200      	movs	r2, #0
 800b306:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	3304      	adds	r3, #4
 800b30c:	60fb      	str	r3, [r7, #12]
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b314:	68fa      	ldr	r2, [r7, #12]
 800b316:	429a      	cmp	r2, r3
 800b318:	d3f3      	bcc.n	800b302 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800b31a:	bf00      	nop
 800b31c:	bf00      	nop
 800b31e:	3714      	adds	r7, #20
 800b320:	46bd      	mov	sp, r7
 800b322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b326:	4770      	bx	lr
 800b328:	4000a400 	.word	0x4000a400
 800b32c:	40006800 	.word	0x40006800
 800b330:	40006c00 	.word	0x40006c00

0800b334 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 800b334:	b480      	push	{r7}
 800b336:	b089      	sub	sp, #36	; 0x24
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	607a      	str	r2, [r7, #4]
 800b340:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	685b      	ldr	r3, [r3, #4]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d10a      	bne.n	800b360 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b352:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b35a:	4313      	orrs	r3, r2
 800b35c:	61fb      	str	r3, [r7, #28]
 800b35e:	e00a      	b.n	800b376 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b368:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b36e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b370:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b374:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	6a1b      	ldr	r3, [r3, #32]
 800b37a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b380:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b386:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b38c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b392:	4313      	orrs	r3, r2
 800b394:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b39a:	683a      	ldr	r2, [r7, #0]
 800b39c:	4613      	mov	r3, r2
 800b39e:	00db      	lsls	r3, r3, #3
 800b3a0:	4413      	add	r3, r2
 800b3a2:	00db      	lsls	r3, r3, #3
 800b3a4:	440b      	add	r3, r1
 800b3a6:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	69fa      	ldr	r2, [r7, #28]
 800b3ac:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b3ae:	69bb      	ldr	r3, [r7, #24]
 800b3b0:	3304      	adds	r3, #4
 800b3b2:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b3b4:	69bb      	ldr	r3, [r7, #24]
 800b3b6:	693a      	ldr	r2, [r7, #16]
 800b3b8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b3ba:	69bb      	ldr	r3, [r7, #24]
 800b3bc:	3304      	adds	r3, #4
 800b3be:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	617b      	str	r3, [r7, #20]
 800b3c4:	e020      	b.n	800b408 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	3303      	adds	r3, #3
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	781b      	ldrb	r3, [r3, #0]
 800b3d0:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	3302      	adds	r3, #2
 800b3d6:	6879      	ldr	r1, [r7, #4]
 800b3d8:	440b      	add	r3, r1
 800b3da:	781b      	ldrb	r3, [r3, #0]
 800b3dc:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b3de:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	3301      	adds	r3, #1
 800b3e4:	6879      	ldr	r1, [r7, #4]
 800b3e6:	440b      	add	r3, r1
 800b3e8:	781b      	ldrb	r3, [r3, #0]
 800b3ea:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b3ec:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b3ee:	6879      	ldr	r1, [r7, #4]
 800b3f0:	697a      	ldr	r2, [r7, #20]
 800b3f2:	440a      	add	r2, r1
 800b3f4:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b3f6:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b3fc:	69bb      	ldr	r3, [r7, #24]
 800b3fe:	3304      	adds	r3, #4
 800b400:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	3304      	adds	r3, #4
 800b406:	617b      	str	r3, [r7, #20]
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	0c1b      	lsrs	r3, r3, #16
 800b40e:	4a06      	ldr	r2, [pc, #24]	; (800b428 <FDCAN_CopyMessageToRAM+0xf4>)
 800b410:	5cd3      	ldrb	r3, [r2, r3]
 800b412:	461a      	mov	r2, r3
 800b414:	697b      	ldr	r3, [r7, #20]
 800b416:	4293      	cmp	r3, r2
 800b418:	d3d5      	bcc.n	800b3c6 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800b41a:	bf00      	nop
 800b41c:	bf00      	nop
 800b41e:	3724      	adds	r7, #36	; 0x24
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr
 800b428:	08018398 	.word	0x08018398

0800b42c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b087      	sub	sp, #28
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b436:	2300      	movs	r3, #0
 800b438:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b43a:	e15a      	b.n	800b6f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	681a      	ldr	r2, [r3, #0]
 800b440:	2101      	movs	r1, #1
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	fa01 f303 	lsl.w	r3, r1, r3
 800b448:	4013      	ands	r3, r2
 800b44a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f000 814c 	beq.w	800b6ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	685b      	ldr	r3, [r3, #4]
 800b458:	f003 0303 	and.w	r3, r3, #3
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d005      	beq.n	800b46c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b468:	2b02      	cmp	r3, #2
 800b46a:	d130      	bne.n	800b4ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	689b      	ldr	r3, [r3, #8]
 800b470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	005b      	lsls	r3, r3, #1
 800b476:	2203      	movs	r2, #3
 800b478:	fa02 f303 	lsl.w	r3, r2, r3
 800b47c:	43db      	mvns	r3, r3
 800b47e:	693a      	ldr	r2, [r7, #16]
 800b480:	4013      	ands	r3, r2
 800b482:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	68da      	ldr	r2, [r3, #12]
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	005b      	lsls	r3, r3, #1
 800b48c:	fa02 f303 	lsl.w	r3, r2, r3
 800b490:	693a      	ldr	r2, [r7, #16]
 800b492:	4313      	orrs	r3, r2
 800b494:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	693a      	ldr	r2, [r7, #16]
 800b49a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	685b      	ldr	r3, [r3, #4]
 800b4a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b4aa:	43db      	mvns	r3, r3
 800b4ac:	693a      	ldr	r2, [r7, #16]
 800b4ae:	4013      	ands	r3, r2
 800b4b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	091b      	lsrs	r3, r3, #4
 800b4b8:	f003 0201 	and.w	r2, r3, #1
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	fa02 f303 	lsl.w	r3, r2, r3
 800b4c2:	693a      	ldr	r2, [r7, #16]
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	693a      	ldr	r2, [r7, #16]
 800b4cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	f003 0303 	and.w	r3, r3, #3
 800b4d6:	2b03      	cmp	r3, #3
 800b4d8:	d017      	beq.n	800b50a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	68db      	ldr	r3, [r3, #12]
 800b4de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b4e0:	697b      	ldr	r3, [r7, #20]
 800b4e2:	005b      	lsls	r3, r3, #1
 800b4e4:	2203      	movs	r2, #3
 800b4e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ea:	43db      	mvns	r3, r3
 800b4ec:	693a      	ldr	r2, [r7, #16]
 800b4ee:	4013      	ands	r3, r2
 800b4f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	689a      	ldr	r2, [r3, #8]
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	005b      	lsls	r3, r3, #1
 800b4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b4fe:	693a      	ldr	r2, [r7, #16]
 800b500:	4313      	orrs	r3, r2
 800b502:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	693a      	ldr	r2, [r7, #16]
 800b508:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	685b      	ldr	r3, [r3, #4]
 800b50e:	f003 0303 	and.w	r3, r3, #3
 800b512:	2b02      	cmp	r3, #2
 800b514:	d123      	bne.n	800b55e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	08da      	lsrs	r2, r3, #3
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	3208      	adds	r2, #8
 800b51e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b522:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	f003 0307 	and.w	r3, r3, #7
 800b52a:	009b      	lsls	r3, r3, #2
 800b52c:	220f      	movs	r2, #15
 800b52e:	fa02 f303 	lsl.w	r3, r2, r3
 800b532:	43db      	mvns	r3, r3
 800b534:	693a      	ldr	r2, [r7, #16]
 800b536:	4013      	ands	r3, r2
 800b538:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	691a      	ldr	r2, [r3, #16]
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	f003 0307 	and.w	r3, r3, #7
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	fa02 f303 	lsl.w	r3, r2, r3
 800b54a:	693a      	ldr	r2, [r7, #16]
 800b54c:	4313      	orrs	r3, r2
 800b54e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	08da      	lsrs	r2, r3, #3
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	3208      	adds	r2, #8
 800b558:	6939      	ldr	r1, [r7, #16]
 800b55a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	005b      	lsls	r3, r3, #1
 800b568:	2203      	movs	r2, #3
 800b56a:	fa02 f303 	lsl.w	r3, r2, r3
 800b56e:	43db      	mvns	r3, r3
 800b570:	693a      	ldr	r2, [r7, #16]
 800b572:	4013      	ands	r3, r2
 800b574:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	f003 0203 	and.w	r2, r3, #3
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	005b      	lsls	r3, r3, #1
 800b582:	fa02 f303 	lsl.w	r3, r2, r3
 800b586:	693a      	ldr	r2, [r7, #16]
 800b588:	4313      	orrs	r3, r2
 800b58a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	693a      	ldr	r2, [r7, #16]
 800b590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	685b      	ldr	r3, [r3, #4]
 800b596:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	f000 80a6 	beq.w	800b6ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b5a0:	4b5b      	ldr	r3, [pc, #364]	; (800b710 <HAL_GPIO_Init+0x2e4>)
 800b5a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b5a4:	4a5a      	ldr	r2, [pc, #360]	; (800b710 <HAL_GPIO_Init+0x2e4>)
 800b5a6:	f043 0301 	orr.w	r3, r3, #1
 800b5aa:	6613      	str	r3, [r2, #96]	; 0x60
 800b5ac:	4b58      	ldr	r3, [pc, #352]	; (800b710 <HAL_GPIO_Init+0x2e4>)
 800b5ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b5b0:	f003 0301 	and.w	r3, r3, #1
 800b5b4:	60bb      	str	r3, [r7, #8]
 800b5b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b5b8:	4a56      	ldr	r2, [pc, #344]	; (800b714 <HAL_GPIO_Init+0x2e8>)
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	089b      	lsrs	r3, r3, #2
 800b5be:	3302      	adds	r3, #2
 800b5c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	f003 0303 	and.w	r3, r3, #3
 800b5cc:	009b      	lsls	r3, r3, #2
 800b5ce:	220f      	movs	r2, #15
 800b5d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b5d4:	43db      	mvns	r3, r3
 800b5d6:	693a      	ldr	r2, [r7, #16]
 800b5d8:	4013      	ands	r3, r2
 800b5da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b5e2:	d01f      	beq.n	800b624 <HAL_GPIO_Init+0x1f8>
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	4a4c      	ldr	r2, [pc, #304]	; (800b718 <HAL_GPIO_Init+0x2ec>)
 800b5e8:	4293      	cmp	r3, r2
 800b5ea:	d019      	beq.n	800b620 <HAL_GPIO_Init+0x1f4>
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	4a4b      	ldr	r2, [pc, #300]	; (800b71c <HAL_GPIO_Init+0x2f0>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d013      	beq.n	800b61c <HAL_GPIO_Init+0x1f0>
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	4a4a      	ldr	r2, [pc, #296]	; (800b720 <HAL_GPIO_Init+0x2f4>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d00d      	beq.n	800b618 <HAL_GPIO_Init+0x1ec>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	4a49      	ldr	r2, [pc, #292]	; (800b724 <HAL_GPIO_Init+0x2f8>)
 800b600:	4293      	cmp	r3, r2
 800b602:	d007      	beq.n	800b614 <HAL_GPIO_Init+0x1e8>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	4a48      	ldr	r2, [pc, #288]	; (800b728 <HAL_GPIO_Init+0x2fc>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d101      	bne.n	800b610 <HAL_GPIO_Init+0x1e4>
 800b60c:	2305      	movs	r3, #5
 800b60e:	e00a      	b.n	800b626 <HAL_GPIO_Init+0x1fa>
 800b610:	2306      	movs	r3, #6
 800b612:	e008      	b.n	800b626 <HAL_GPIO_Init+0x1fa>
 800b614:	2304      	movs	r3, #4
 800b616:	e006      	b.n	800b626 <HAL_GPIO_Init+0x1fa>
 800b618:	2303      	movs	r3, #3
 800b61a:	e004      	b.n	800b626 <HAL_GPIO_Init+0x1fa>
 800b61c:	2302      	movs	r3, #2
 800b61e:	e002      	b.n	800b626 <HAL_GPIO_Init+0x1fa>
 800b620:	2301      	movs	r3, #1
 800b622:	e000      	b.n	800b626 <HAL_GPIO_Init+0x1fa>
 800b624:	2300      	movs	r3, #0
 800b626:	697a      	ldr	r2, [r7, #20]
 800b628:	f002 0203 	and.w	r2, r2, #3
 800b62c:	0092      	lsls	r2, r2, #2
 800b62e:	4093      	lsls	r3, r2
 800b630:	693a      	ldr	r2, [r7, #16]
 800b632:	4313      	orrs	r3, r2
 800b634:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b636:	4937      	ldr	r1, [pc, #220]	; (800b714 <HAL_GPIO_Init+0x2e8>)
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	089b      	lsrs	r3, r3, #2
 800b63c:	3302      	adds	r3, #2
 800b63e:	693a      	ldr	r2, [r7, #16]
 800b640:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b644:	4b39      	ldr	r3, [pc, #228]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b646:	689b      	ldr	r3, [r3, #8]
 800b648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	43db      	mvns	r3, r3
 800b64e:	693a      	ldr	r2, [r7, #16]
 800b650:	4013      	ands	r3, r2
 800b652:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d003      	beq.n	800b668 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b660:	693a      	ldr	r2, [r7, #16]
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	4313      	orrs	r3, r2
 800b666:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b668:	4a30      	ldr	r2, [pc, #192]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b66e:	4b2f      	ldr	r3, [pc, #188]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b670:	68db      	ldr	r3, [r3, #12]
 800b672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	43db      	mvns	r3, r3
 800b678:	693a      	ldr	r2, [r7, #16]
 800b67a:	4013      	ands	r3, r2
 800b67c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b686:	2b00      	cmp	r3, #0
 800b688:	d003      	beq.n	800b692 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b68a:	693a      	ldr	r2, [r7, #16]
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	4313      	orrs	r3, r2
 800b690:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b692:	4a26      	ldr	r2, [pc, #152]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b694:	693b      	ldr	r3, [r7, #16]
 800b696:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b698:	4b24      	ldr	r3, [pc, #144]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b69a:	685b      	ldr	r3, [r3, #4]
 800b69c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	43db      	mvns	r3, r3
 800b6a2:	693a      	ldr	r2, [r7, #16]
 800b6a4:	4013      	ands	r3, r2
 800b6a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	685b      	ldr	r3, [r3, #4]
 800b6ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d003      	beq.n	800b6bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b6b4:	693a      	ldr	r2, [r7, #16]
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	4313      	orrs	r3, r2
 800b6ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b6bc:	4a1b      	ldr	r2, [pc, #108]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b6c2:	4b1a      	ldr	r3, [pc, #104]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	43db      	mvns	r3, r3
 800b6cc:	693a      	ldr	r2, [r7, #16]
 800b6ce:	4013      	ands	r3, r2
 800b6d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d003      	beq.n	800b6e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b6de:	693a      	ldr	r2, [r7, #16]
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b6e6:	4a11      	ldr	r2, [pc, #68]	; (800b72c <HAL_GPIO_Init+0x300>)
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	681a      	ldr	r2, [r3, #0]
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	fa22 f303 	lsr.w	r3, r2, r3
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	f47f ae9d 	bne.w	800b43c <HAL_GPIO_Init+0x10>
  }
}
 800b702:	bf00      	nop
 800b704:	bf00      	nop
 800b706:	371c      	adds	r7, #28
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	40021000 	.word	0x40021000
 800b714:	40010000 	.word	0x40010000
 800b718:	48000400 	.word	0x48000400
 800b71c:	48000800 	.word	0x48000800
 800b720:	48000c00 	.word	0x48000c00
 800b724:	48001000 	.word	0x48001000
 800b728:	48001400 	.word	0x48001400
 800b72c:	40010400 	.word	0x40010400

0800b730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b730:	b480      	push	{r7}
 800b732:	b083      	sub	sp, #12
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	460b      	mov	r3, r1
 800b73a:	807b      	strh	r3, [r7, #2]
 800b73c:	4613      	mov	r3, r2
 800b73e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b740:	787b      	ldrb	r3, [r7, #1]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d003      	beq.n	800b74e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b746:	887a      	ldrh	r2, [r7, #2]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b74c:	e002      	b.n	800b754 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b74e:	887a      	ldrh	r2, [r7, #2]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b754:	bf00      	nop
 800b756:	370c      	adds	r7, #12
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr

0800b760 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
 800b768:	460b      	mov	r3, r1
 800b76a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	695b      	ldr	r3, [r3, #20]
 800b770:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b772:	887a      	ldrh	r2, [r7, #2]
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	4013      	ands	r3, r2
 800b778:	041a      	lsls	r2, r3, #16
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	43d9      	mvns	r1, r3
 800b77e:	887b      	ldrh	r3, [r7, #2]
 800b780:	400b      	ands	r3, r1
 800b782:	431a      	orrs	r2, r3
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	619a      	str	r2, [r3, #24]
}
 800b788:	bf00      	nop
 800b78a:	3714      	adds	r7, #20
 800b78c:	46bd      	mov	sp, r7
 800b78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b792:	4770      	bx	lr

0800b794 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b082      	sub	sp, #8
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d101      	bne.n	800b7a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	e08d      	b.n	800b8c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7ac:	b2db      	uxtb	r3, r3
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d106      	bne.n	800b7c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f7f6 f9c6 	bl	8001b4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2224      	movs	r2, #36	; 0x24
 800b7c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	681a      	ldr	r2, [r3, #0]
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	f022 0201 	bic.w	r2, r2, #1
 800b7d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	685a      	ldr	r2, [r3, #4]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b7e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	689a      	ldr	r2, [r3, #8]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b7f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	68db      	ldr	r3, [r3, #12]
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	d107      	bne.n	800b80e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	689a      	ldr	r2, [r3, #8]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b80a:	609a      	str	r2, [r3, #8]
 800b80c:	e006      	b.n	800b81c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	689a      	ldr	r2, [r3, #8]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b81a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	68db      	ldr	r3, [r3, #12]
 800b820:	2b02      	cmp	r3, #2
 800b822:	d108      	bne.n	800b836 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	685a      	ldr	r2, [r3, #4]
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b832:	605a      	str	r2, [r3, #4]
 800b834:	e007      	b.n	800b846 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	685a      	ldr	r2, [r3, #4]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b844:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	687a      	ldr	r2, [r7, #4]
 800b84e:	6812      	ldr	r2, [r2, #0]
 800b850:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b854:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b858:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	68da      	ldr	r2, [r3, #12]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b868:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	691a      	ldr	r2, [r3, #16]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	695b      	ldr	r3, [r3, #20]
 800b872:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	699b      	ldr	r3, [r3, #24]
 800b87a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	430a      	orrs	r2, r1
 800b882:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	69d9      	ldr	r1, [r3, #28]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6a1a      	ldr	r2, [r3, #32]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	430a      	orrs	r2, r1
 800b892:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	681a      	ldr	r2, [r3, #0]
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f042 0201 	orr.w	r2, r2, #1
 800b8a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2220      	movs	r2, #32
 800b8ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b8c0:	2300      	movs	r3, #0
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3708      	adds	r7, #8
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
	...

0800b8cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b088      	sub	sp, #32
 800b8d0:	af02      	add	r7, sp, #8
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	4608      	mov	r0, r1
 800b8d6:	4611      	mov	r1, r2
 800b8d8:	461a      	mov	r2, r3
 800b8da:	4603      	mov	r3, r0
 800b8dc:	817b      	strh	r3, [r7, #10]
 800b8de:	460b      	mov	r3, r1
 800b8e0:	813b      	strh	r3, [r7, #8]
 800b8e2:	4613      	mov	r3, r2
 800b8e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b8ec:	b2db      	uxtb	r3, r3
 800b8ee:	2b20      	cmp	r3, #32
 800b8f0:	f040 80fd 	bne.w	800baee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8f4:	6a3b      	ldr	r3, [r7, #32]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d002      	beq.n	800b900 <HAL_I2C_Mem_Read+0x34>
 800b8fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d105      	bne.n	800b90c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b906:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b908:	2301      	movs	r3, #1
 800b90a:	e0f1      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b912:	2b01      	cmp	r3, #1
 800b914:	d101      	bne.n	800b91a <HAL_I2C_Mem_Read+0x4e>
 800b916:	2302      	movs	r3, #2
 800b918:	e0ea      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2201      	movs	r2, #1
 800b91e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b922:	f7fe fd37 	bl	800a394 <HAL_GetTick>
 800b926:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	9300      	str	r3, [sp, #0]
 800b92c:	2319      	movs	r3, #25
 800b92e:	2201      	movs	r2, #1
 800b930:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b934:	68f8      	ldr	r0, [r7, #12]
 800b936:	f000 fee4 	bl	800c702 <I2C_WaitOnFlagUntilTimeout>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d001      	beq.n	800b944 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b940:	2301      	movs	r3, #1
 800b942:	e0d5      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	2222      	movs	r2, #34	; 0x22
 800b948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	2240      	movs	r2, #64	; 0x40
 800b950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2200      	movs	r2, #0
 800b958:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	6a3a      	ldr	r2, [r7, #32]
 800b95e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b964:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2200      	movs	r2, #0
 800b96a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b96c:	88f8      	ldrh	r0, [r7, #6]
 800b96e:	893a      	ldrh	r2, [r7, #8]
 800b970:	8979      	ldrh	r1, [r7, #10]
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	9301      	str	r3, [sp, #4]
 800b976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b978:	9300      	str	r3, [sp, #0]
 800b97a:	4603      	mov	r3, r0
 800b97c:	68f8      	ldr	r0, [r7, #12]
 800b97e:	f000 fa7b 	bl	800be78 <I2C_RequestMemoryRead>
 800b982:	4603      	mov	r3, r0
 800b984:	2b00      	cmp	r3, #0
 800b986:	d005      	beq.n	800b994 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	2200      	movs	r2, #0
 800b98c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	e0ad      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b998:	b29b      	uxth	r3, r3
 800b99a:	2bff      	cmp	r3, #255	; 0xff
 800b99c:	d90e      	bls.n	800b9bc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	22ff      	movs	r2, #255	; 0xff
 800b9a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9a8:	b2da      	uxtb	r2, r3
 800b9aa:	8979      	ldrh	r1, [r7, #10]
 800b9ac:	4b52      	ldr	r3, [pc, #328]	; (800baf8 <HAL_I2C_Mem_Read+0x22c>)
 800b9ae:	9300      	str	r3, [sp, #0]
 800b9b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b9b4:	68f8      	ldr	r0, [r7, #12]
 800b9b6:	f001 f867 	bl	800ca88 <I2C_TransferConfig>
 800b9ba:	e00f      	b.n	800b9dc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9c0:	b29a      	uxth	r2, r3
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9ca:	b2da      	uxtb	r2, r3
 800b9cc:	8979      	ldrh	r1, [r7, #10]
 800b9ce:	4b4a      	ldr	r3, [pc, #296]	; (800baf8 <HAL_I2C_Mem_Read+0x22c>)
 800b9d0:	9300      	str	r3, [sp, #0]
 800b9d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b9d6:	68f8      	ldr	r0, [r7, #12]
 800b9d8:	f001 f856 	bl	800ca88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	9300      	str	r3, [sp, #0]
 800b9e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	2104      	movs	r1, #4
 800b9e6:	68f8      	ldr	r0, [r7, #12]
 800b9e8:	f000 fe8b 	bl	800c702 <I2C_WaitOnFlagUntilTimeout>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d001      	beq.n	800b9f6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	e07c      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba00:	b2d2      	uxtb	r2, r2
 800ba02:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba08:	1c5a      	adds	r2, r3, #1
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba12:	3b01      	subs	r3, #1
 800ba14:	b29a      	uxth	r2, r3
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba1e:	b29b      	uxth	r3, r3
 800ba20:	3b01      	subs	r3, #1
 800ba22:	b29a      	uxth	r2, r3
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba2c:	b29b      	uxth	r3, r3
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d034      	beq.n	800ba9c <HAL_I2C_Mem_Read+0x1d0>
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d130      	bne.n	800ba9c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	9300      	str	r3, [sp, #0]
 800ba3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba40:	2200      	movs	r2, #0
 800ba42:	2180      	movs	r1, #128	; 0x80
 800ba44:	68f8      	ldr	r0, [r7, #12]
 800ba46:	f000 fe5c 	bl	800c702 <I2C_WaitOnFlagUntilTimeout>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d001      	beq.n	800ba54 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800ba50:	2301      	movs	r3, #1
 800ba52:	e04d      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba58:	b29b      	uxth	r3, r3
 800ba5a:	2bff      	cmp	r3, #255	; 0xff
 800ba5c:	d90e      	bls.n	800ba7c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	22ff      	movs	r2, #255	; 0xff
 800ba62:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba68:	b2da      	uxtb	r2, r3
 800ba6a:	8979      	ldrh	r1, [r7, #10]
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	9300      	str	r3, [sp, #0]
 800ba70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ba74:	68f8      	ldr	r0, [r7, #12]
 800ba76:	f001 f807 	bl	800ca88 <I2C_TransferConfig>
 800ba7a:	e00f      	b.n	800ba9c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba80:	b29a      	uxth	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba8a:	b2da      	uxtb	r2, r3
 800ba8c:	8979      	ldrh	r1, [r7, #10]
 800ba8e:	2300      	movs	r3, #0
 800ba90:	9300      	str	r3, [sp, #0]
 800ba92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ba96:	68f8      	ldr	r0, [r7, #12]
 800ba98:	f000 fff6 	bl	800ca88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800baa0:	b29b      	uxth	r3, r3
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d19a      	bne.n	800b9dc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800baa6:	697a      	ldr	r2, [r7, #20]
 800baa8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800baaa:	68f8      	ldr	r0, [r7, #12]
 800baac:	f000 fec9 	bl	800c842 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bab0:	4603      	mov	r3, r0
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d001      	beq.n	800baba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800bab6:	2301      	movs	r3, #1
 800bab8:	e01a      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	2220      	movs	r2, #32
 800bac0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	6859      	ldr	r1, [r3, #4]
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681a      	ldr	r2, [r3, #0]
 800bacc:	4b0b      	ldr	r3, [pc, #44]	; (800bafc <HAL_I2C_Mem_Read+0x230>)
 800bace:	400b      	ands	r3, r1
 800bad0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2220      	movs	r2, #32
 800bad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	2200      	movs	r2, #0
 800bade:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	2200      	movs	r2, #0
 800bae6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800baea:	2300      	movs	r3, #0
 800baec:	e000      	b.n	800baf0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800baee:	2302      	movs	r3, #2
  }
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3718      	adds	r7, #24
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	80002400 	.word	0x80002400
 800bafc:	fe00e800 	.word	0xfe00e800

0800bb00 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b084      	sub	sp, #16
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	699b      	ldr	r3, [r3, #24]
 800bb0e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d005      	beq.n	800bb2c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb24:	68ba      	ldr	r2, [r7, #8]
 800bb26:	68f9      	ldr	r1, [r7, #12]
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	4798      	blx	r3
  }
}
 800bb2c:	bf00      	nop
 800bb2e:	3710      	adds	r7, #16
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}

0800bb34 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b086      	sub	sp, #24
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	699b      	ldr	r3, [r3, #24]
 800bb42:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d00f      	beq.n	800bb76 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d00a      	beq.n	800bb76 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb64:	f043 0201 	orr.w	r2, r3, #1
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bb74:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800bb76:	697b      	ldr	r3, [r7, #20]
 800bb78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d00f      	beq.n	800bba0 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d00a      	beq.n	800bba0 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb8e:	f043 0208 	orr.w	r2, r3, #8
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bb9e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d00f      	beq.n	800bbca <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d00a      	beq.n	800bbca <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbb8:	f043 0202 	orr.w	r2, r3, #2
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bbc8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbce:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	f003 030b 	and.w	r3, r3, #11
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d003      	beq.n	800bbe2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800bbda:	68f9      	ldr	r1, [r7, #12]
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	f000 fc37 	bl	800c450 <I2C_ITError>
  }
}
 800bbe2:	bf00      	nop
 800bbe4:	3718      	adds	r7, #24
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	bd80      	pop	{r7, pc}

0800bbea <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bbea:	b480      	push	{r7}
 800bbec:	b083      	sub	sp, #12
 800bbee:	af00      	add	r7, sp, #0
 800bbf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800bbf2:	bf00      	nop
 800bbf4:	370c      	adds	r7, #12
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfc:	4770      	bx	lr

0800bbfe <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bbfe:	b480      	push	{r7}
 800bc00:	b083      	sub	sp, #12
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800bc06:	bf00      	nop
 800bc08:	370c      	adds	r7, #12
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc10:	4770      	bx	lr

0800bc12 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800bc12:	b480      	push	{r7}
 800bc14:	b083      	sub	sp, #12
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	6078      	str	r0, [r7, #4]
 800bc1a:	460b      	mov	r3, r1
 800bc1c:	70fb      	strb	r3, [r7, #3]
 800bc1e:	4613      	mov	r3, r2
 800bc20:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800bc22:	bf00      	nop
 800bc24:	370c      	adds	r7, #12
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr

0800bc2e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bc2e:	b480      	push	{r7}
 800bc30:	b083      	sub	sp, #12
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800bc36:	bf00      	nop
 800bc38:	370c      	adds	r7, #12
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc40:	4770      	bx	lr

0800bc42 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bc42:	b480      	push	{r7}
 800bc44:	b083      	sub	sp, #12
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800bc4a:	bf00      	nop
 800bc4c:	370c      	adds	r7, #12
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc54:	4770      	bx	lr

0800bc56 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bc56:	b480      	push	{r7}
 800bc58:	b083      	sub	sp, #12
 800bc5a:	af00      	add	r7, sp, #0
 800bc5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800bc5e:	bf00      	nop
 800bc60:	370c      	adds	r7, #12
 800bc62:	46bd      	mov	sp, r7
 800bc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc68:	4770      	bx	lr

0800bc6a <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800bc6a:	b480      	push	{r7}
 800bc6c:	b083      	sub	sp, #12
 800bc6e:	af00      	add	r7, sp, #0
 800bc70:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bc78:	b2db      	uxtb	r3, r3
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	370c      	adds	r7, #12
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc84:	4770      	bx	lr

0800bc86 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800bc86:	b580      	push	{r7, lr}
 800bc88:	b086      	sub	sp, #24
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	60f8      	str	r0, [r7, #12]
 800bc8e:	60b9      	str	r1, [r7, #8]
 800bc90:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc96:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bca2:	2b01      	cmp	r3, #1
 800bca4:	d101      	bne.n	800bcaa <I2C_Slave_ISR_IT+0x24>
 800bca6:	2302      	movs	r3, #2
 800bca8:	e0e2      	b.n	800be70 <I2C_Slave_ISR_IT+0x1ea>
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	2201      	movs	r2, #1
 800bcae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	f003 0320 	and.w	r3, r3, #32
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d009      	beq.n	800bcd0 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d004      	beq.n	800bcd0 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800bcc6:	6939      	ldr	r1, [r7, #16]
 800bcc8:	68f8      	ldr	r0, [r7, #12]
 800bcca:	f000 fa09 	bl	800c0e0 <I2C_ITSlaveCplt>
 800bcce:	e0ca      	b.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	f003 0310 	and.w	r3, r3, #16
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d04b      	beq.n	800bd72 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d046      	beq.n	800bd72 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d128      	bne.n	800bd40 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bcf4:	b2db      	uxtb	r3, r3
 800bcf6:	2b28      	cmp	r3, #40	; 0x28
 800bcf8:	d108      	bne.n	800bd0c <I2C_Slave_ISR_IT+0x86>
 800bcfa:	697b      	ldr	r3, [r7, #20]
 800bcfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bd00:	d104      	bne.n	800bd0c <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800bd02:	6939      	ldr	r1, [r7, #16]
 800bd04:	68f8      	ldr	r0, [r7, #12]
 800bd06:	f000 fb4f 	bl	800c3a8 <I2C_ITListenCplt>
 800bd0a:	e031      	b.n	800bd70 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bd12:	b2db      	uxtb	r3, r3
 800bd14:	2b29      	cmp	r3, #41	; 0x29
 800bd16:	d10e      	bne.n	800bd36 <I2C_Slave_ISR_IT+0xb0>
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bd1e:	d00a      	beq.n	800bd36 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	2210      	movs	r2, #16
 800bd26:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800bd28:	68f8      	ldr	r0, [r7, #12]
 800bd2a:	f000 fca8 	bl	800c67e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800bd2e:	68f8      	ldr	r0, [r7, #12]
 800bd30:	f000 f97a 	bl	800c028 <I2C_ITSlaveSeqCplt>
 800bd34:	e01c      	b.n	800bd70 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	2210      	movs	r2, #16
 800bd3c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800bd3e:	e08f      	b.n	800be60 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	2210      	movs	r2, #16
 800bd46:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd4c:	f043 0204 	orr.w	r2, r3, #4
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d003      	beq.n	800bd62 <I2C_Slave_ISR_IT+0xdc>
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bd60:	d17e      	bne.n	800be60 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd66:	4619      	mov	r1, r3
 800bd68:	68f8      	ldr	r0, [r7, #12]
 800bd6a:	f000 fb71 	bl	800c450 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800bd6e:	e077      	b.n	800be60 <I2C_Slave_ISR_IT+0x1da>
 800bd70:	e076      	b.n	800be60 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800bd72:	693b      	ldr	r3, [r7, #16]
 800bd74:	f003 0304 	and.w	r3, r3, #4
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d02f      	beq.n	800bddc <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d02a      	beq.n	800bddc <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd8a:	b29b      	uxth	r3, r3
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d018      	beq.n	800bdc2 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd9a:	b2d2      	uxtb	r2, r2
 800bd9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bda2:	1c5a      	adds	r2, r3, #1
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bdac:	3b01      	subs	r3, #1
 800bdae:	b29a      	uxth	r2, r3
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bdb8:	b29b      	uxth	r3, r3
 800bdba:	3b01      	subs	r3, #1
 800bdbc:	b29a      	uxth	r2, r3
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d14b      	bne.n	800be64 <I2C_Slave_ISR_IT+0x1de>
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bdd2:	d047      	beq.n	800be64 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f000 f927 	bl	800c028 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800bdda:	e043      	b.n	800be64 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	f003 0308 	and.w	r3, r3, #8
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d009      	beq.n	800bdfa <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d004      	beq.n	800bdfa <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800bdf0:	6939      	ldr	r1, [r7, #16]
 800bdf2:	68f8      	ldr	r0, [r7, #12]
 800bdf4:	f000 f894 	bl	800bf20 <I2C_ITAddrCplt>
 800bdf8:	e035      	b.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	f003 0302 	and.w	r3, r3, #2
 800be00:	2b00      	cmp	r3, #0
 800be02:	d030      	beq.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d02b      	beq.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be12:	b29b      	uxth	r3, r3
 800be14:	2b00      	cmp	r3, #0
 800be16:	d018      	beq.n	800be4a <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1c:	781a      	ldrb	r2, [r3, #0]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be28:	1c5a      	adds	r2, r3, #1
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be32:	b29b      	uxth	r3, r3
 800be34:	3b01      	subs	r3, #1
 800be36:	b29a      	uxth	r2, r3
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be40:	3b01      	subs	r3, #1
 800be42:	b29a      	uxth	r2, r3
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	851a      	strh	r2, [r3, #40]	; 0x28
 800be48:	e00d      	b.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800be50:	d002      	beq.n	800be58 <I2C_Slave_ISR_IT+0x1d2>
 800be52:	697b      	ldr	r3, [r7, #20]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d106      	bne.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800be58:	68f8      	ldr	r0, [r7, #12]
 800be5a:	f000 f8e5 	bl	800c028 <I2C_ITSlaveSeqCplt>
 800be5e:	e002      	b.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800be60:	bf00      	nop
 800be62:	e000      	b.n	800be66 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800be64:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800be6e:	2300      	movs	r3, #0
}
 800be70:	4618      	mov	r0, r3
 800be72:	3718      	adds	r7, #24
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b086      	sub	sp, #24
 800be7c:	af02      	add	r7, sp, #8
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	4608      	mov	r0, r1
 800be82:	4611      	mov	r1, r2
 800be84:	461a      	mov	r2, r3
 800be86:	4603      	mov	r3, r0
 800be88:	817b      	strh	r3, [r7, #10]
 800be8a:	460b      	mov	r3, r1
 800be8c:	813b      	strh	r3, [r7, #8]
 800be8e:	4613      	mov	r3, r2
 800be90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800be92:	88fb      	ldrh	r3, [r7, #6]
 800be94:	b2da      	uxtb	r2, r3
 800be96:	8979      	ldrh	r1, [r7, #10]
 800be98:	4b20      	ldr	r3, [pc, #128]	; (800bf1c <I2C_RequestMemoryRead+0xa4>)
 800be9a:	9300      	str	r3, [sp, #0]
 800be9c:	2300      	movs	r3, #0
 800be9e:	68f8      	ldr	r0, [r7, #12]
 800bea0:	f000 fdf2 	bl	800ca88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bea4:	69fa      	ldr	r2, [r7, #28]
 800bea6:	69b9      	ldr	r1, [r7, #24]
 800bea8:	68f8      	ldr	r0, [r7, #12]
 800beaa:	f000 fc83 	bl	800c7b4 <I2C_WaitOnTXISFlagUntilTimeout>
 800beae:	4603      	mov	r3, r0
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d001      	beq.n	800beb8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800beb4:	2301      	movs	r3, #1
 800beb6:	e02c      	b.n	800bf12 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800beb8:	88fb      	ldrh	r3, [r7, #6]
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d105      	bne.n	800beca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bebe:	893b      	ldrh	r3, [r7, #8]
 800bec0:	b2da      	uxtb	r2, r3
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	629a      	str	r2, [r3, #40]	; 0x28
 800bec8:	e015      	b.n	800bef6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800beca:	893b      	ldrh	r3, [r7, #8]
 800becc:	0a1b      	lsrs	r3, r3, #8
 800bece:	b29b      	uxth	r3, r3
 800bed0:	b2da      	uxtb	r2, r3
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bed8:	69fa      	ldr	r2, [r7, #28]
 800beda:	69b9      	ldr	r1, [r7, #24]
 800bedc:	68f8      	ldr	r0, [r7, #12]
 800bede:	f000 fc69 	bl	800c7b4 <I2C_WaitOnTXISFlagUntilTimeout>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d001      	beq.n	800beec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800bee8:	2301      	movs	r3, #1
 800beea:	e012      	b.n	800bf12 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800beec:	893b      	ldrh	r3, [r7, #8]
 800beee:	b2da      	uxtb	r2, r3
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800bef6:	69fb      	ldr	r3, [r7, #28]
 800bef8:	9300      	str	r3, [sp, #0]
 800befa:	69bb      	ldr	r3, [r7, #24]
 800befc:	2200      	movs	r2, #0
 800befe:	2140      	movs	r1, #64	; 0x40
 800bf00:	68f8      	ldr	r0, [r7, #12]
 800bf02:	f000 fbfe 	bl	800c702 <I2C_WaitOnFlagUntilTimeout>
 800bf06:	4603      	mov	r3, r0
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d001      	beq.n	800bf10 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	e000      	b.n	800bf12 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800bf10:	2300      	movs	r3, #0
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3710      	adds	r7, #16
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	bf00      	nop
 800bf1c:	80002000 	.word	0x80002000

0800bf20 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b084      	sub	sp, #16
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf30:	b2db      	uxtb	r3, r3
 800bf32:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800bf36:	2b28      	cmp	r3, #40	; 0x28
 800bf38:	d16a      	bne.n	800c010 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	699b      	ldr	r3, [r3, #24]
 800bf40:	0c1b      	lsrs	r3, r3, #16
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	f003 0301 	and.w	r3, r3, #1
 800bf48:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	699b      	ldr	r3, [r3, #24]
 800bf50:	0c1b      	lsrs	r3, r3, #16
 800bf52:	b29b      	uxth	r3, r3
 800bf54:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800bf58:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	689b      	ldr	r3, [r3, #8]
 800bf60:	b29b      	uxth	r3, r3
 800bf62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf66:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	68db      	ldr	r3, [r3, #12]
 800bf6e:	b29b      	uxth	r3, r3
 800bf70:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800bf74:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	68db      	ldr	r3, [r3, #12]
 800bf7a:	2b02      	cmp	r3, #2
 800bf7c:	d138      	bne.n	800bff0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800bf7e:	897b      	ldrh	r3, [r7, #10]
 800bf80:	09db      	lsrs	r3, r3, #7
 800bf82:	b29a      	uxth	r2, r3
 800bf84:	89bb      	ldrh	r3, [r7, #12]
 800bf86:	4053      	eors	r3, r2
 800bf88:	b29b      	uxth	r3, r3
 800bf8a:	f003 0306 	and.w	r3, r3, #6
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d11c      	bne.n	800bfcc <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800bf92:	897b      	ldrh	r3, [r7, #10]
 800bf94:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf9a:	1c5a      	adds	r2, r3, #1
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bfa4:	2b02      	cmp	r3, #2
 800bfa6:	d13b      	bne.n	800c020 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2200      	movs	r2, #0
 800bfac:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	2208      	movs	r2, #8
 800bfb4:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800bfbe:	89ba      	ldrh	r2, [r7, #12]
 800bfc0:	7bfb      	ldrb	r3, [r7, #15]
 800bfc2:	4619      	mov	r1, r3
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f7ff fe24 	bl	800bc12 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800bfca:	e029      	b.n	800c020 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800bfcc:	893b      	ldrh	r3, [r7, #8]
 800bfce:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800bfd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	f000 fd89 	bl	800caec <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800bfe2:	89ba      	ldrh	r2, [r7, #12]
 800bfe4:	7bfb      	ldrb	r3, [r7, #15]
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f7ff fe12 	bl	800bc12 <HAL_I2C_AddrCallback>
}
 800bfee:	e017      	b.n	800c020 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800bff0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 fd79 	bl	800caec <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2200      	movs	r2, #0
 800bffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c002:	89ba      	ldrh	r2, [r7, #12]
 800c004:	7bfb      	ldrb	r3, [r7, #15]
 800c006:	4619      	mov	r1, r3
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f7ff fe02 	bl	800bc12 <HAL_I2C_AddrCallback>
}
 800c00e:	e007      	b.n	800c020 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	2208      	movs	r2, #8
 800c016:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2200      	movs	r2, #0
 800c01c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800c020:	bf00      	nop
 800c022:	3710      	adds	r7, #16
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2200      	movs	r2, #0
 800c03c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c046:	2b00      	cmp	r3, #0
 800c048:	d008      	beq.n	800c05c <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	681a      	ldr	r2, [r3, #0]
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c058:	601a      	str	r2, [r3, #0]
 800c05a:	e00c      	b.n	800c076 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c062:	2b00      	cmp	r3, #0
 800c064:	d007      	beq.n	800c076 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	681a      	ldr	r2, [r3, #0]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c074:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c07c:	b2db      	uxtb	r3, r3
 800c07e:	2b29      	cmp	r3, #41	; 0x29
 800c080:	d112      	bne.n	800c0a8 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2228      	movs	r2, #40	; 0x28
 800c086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2221      	movs	r2, #33	; 0x21
 800c08e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c090:	2101      	movs	r1, #1
 800c092:	6878      	ldr	r0, [r7, #4]
 800c094:	f000 fd2a 	bl	800caec <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f7ff fda2 	bl	800bbea <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c0a6:	e017      	b.n	800c0d8 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c0ae:	b2db      	uxtb	r3, r3
 800c0b0:	2b2a      	cmp	r3, #42	; 0x2a
 800c0b2:	d111      	bne.n	800c0d8 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2228      	movs	r2, #40	; 0x28
 800c0b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2222      	movs	r2, #34	; 0x22
 800c0c0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c0c2:	2102      	movs	r1, #2
 800c0c4:	6878      	ldr	r0, [r7, #4]
 800c0c6:	f000 fd11 	bl	800caec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7ff fd93 	bl	800bbfe <HAL_I2C_SlaveRxCpltCallback>
}
 800c0d8:	bf00      	nop
 800c0da:	3710      	adds	r7, #16
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b086      	sub	sp, #24
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0fa:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c102:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	2220      	movs	r2, #32
 800c10a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c10c:	7afb      	ldrb	r3, [r7, #11]
 800c10e:	2b21      	cmp	r3, #33	; 0x21
 800c110:	d002      	beq.n	800c118 <I2C_ITSlaveCplt+0x38>
 800c112:	7afb      	ldrb	r3, [r7, #11]
 800c114:	2b29      	cmp	r3, #41	; 0x29
 800c116:	d108      	bne.n	800c12a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800c118:	f248 0101 	movw	r1, #32769	; 0x8001
 800c11c:	6878      	ldr	r0, [r7, #4]
 800c11e:	f000 fce5 	bl	800caec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2221      	movs	r2, #33	; 0x21
 800c126:	631a      	str	r2, [r3, #48]	; 0x30
 800c128:	e019      	b.n	800c15e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c12a:	7afb      	ldrb	r3, [r7, #11]
 800c12c:	2b22      	cmp	r3, #34	; 0x22
 800c12e:	d002      	beq.n	800c136 <I2C_ITSlaveCplt+0x56>
 800c130:	7afb      	ldrb	r3, [r7, #11]
 800c132:	2b2a      	cmp	r3, #42	; 0x2a
 800c134:	d108      	bne.n	800c148 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800c136:	f248 0102 	movw	r1, #32770	; 0x8002
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f000 fcd6 	bl	800caec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2222      	movs	r2, #34	; 0x22
 800c144:	631a      	str	r2, [r3, #48]	; 0x30
 800c146:	e00a      	b.n	800c15e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800c148:	7afb      	ldrb	r3, [r7, #11]
 800c14a:	2b28      	cmp	r3, #40	; 0x28
 800c14c:	d107      	bne.n	800c15e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800c14e:	f248 0103 	movw	r1, #32771	; 0x8003
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 fcca 	bl	800caec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2200      	movs	r2, #0
 800c15c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	685a      	ldr	r2, [r3, #4]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c16c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	6859      	ldr	r1, [r3, #4]
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681a      	ldr	r2, [r3, #0]
 800c178:	4b89      	ldr	r3, [pc, #548]	; (800c3a0 <I2C_ITSlaveCplt+0x2c0>)
 800c17a:	400b      	ands	r3, r1
 800c17c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f000 fa7d 	bl	800c67e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d013      	beq.n	800c1b6 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c19c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d01f      	beq.n	800c1e6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	685b      	ldr	r3, [r3, #4]
 800c1ae:	b29a      	uxth	r2, r3
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c1b4:	e017      	b.n	800c1e6 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d012      	beq.n	800c1e6 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c1ce:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d006      	beq.n	800c1e6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	685b      	ldr	r3, [r3, #4]
 800c1e0:	b29a      	uxth	r2, r3
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800c1e6:	697b      	ldr	r3, [r7, #20]
 800c1e8:	f003 0304 	and.w	r3, r3, #4
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d020      	beq.n	800c232 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	f023 0304 	bic.w	r3, r3, #4
 800c1f6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c202:	b2d2      	uxtb	r2, r2
 800c204:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c20a:	1c5a      	adds	r2, r3, #1
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c214:	2b00      	cmp	r3, #0
 800c216:	d00c      	beq.n	800c232 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c21c:	3b01      	subs	r3, #1
 800c21e:	b29a      	uxth	r2, r3
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c228:	b29b      	uxth	r3, r3
 800c22a:	3b01      	subs	r3, #1
 800c22c:	b29a      	uxth	r2, r3
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c236:	b29b      	uxth	r3, r3
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d005      	beq.n	800c248 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c240:	f043 0204 	orr.w	r2, r3, #4
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	f003 0310 	and.w	r3, r3, #16
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d049      	beq.n	800c2e6 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d044      	beq.n	800c2e6 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c260:	b29b      	uxth	r3, r3
 800c262:	2b00      	cmp	r3, #0
 800c264:	d128      	bne.n	800c2b8 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	2b28      	cmp	r3, #40	; 0x28
 800c270:	d108      	bne.n	800c284 <I2C_ITSlaveCplt+0x1a4>
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c278:	d104      	bne.n	800c284 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c27a:	6979      	ldr	r1, [r7, #20]
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f000 f893 	bl	800c3a8 <I2C_ITListenCplt>
 800c282:	e030      	b.n	800c2e6 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c28a:	b2db      	uxtb	r3, r3
 800c28c:	2b29      	cmp	r3, #41	; 0x29
 800c28e:	d10e      	bne.n	800c2ae <I2C_ITSlaveCplt+0x1ce>
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c296:	d00a      	beq.n	800c2ae <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	2210      	movs	r2, #16
 800c29e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	f000 f9ec 	bl	800c67e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f7ff febe 	bl	800c028 <I2C_ITSlaveSeqCplt>
 800c2ac:	e01b      	b.n	800c2e6 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	2210      	movs	r2, #16
 800c2b4:	61da      	str	r2, [r3, #28]
 800c2b6:	e016      	b.n	800c2e6 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	2210      	movs	r2, #16
 800c2be:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2c4:	f043 0204 	orr.w	r2, r3, #4
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d003      	beq.n	800c2da <I2C_ITSlaveCplt+0x1fa>
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c2d8:	d105      	bne.n	800c2e6 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2de:	4619      	mov	r1, r3
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f000 f8b5 	bl	800c450 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d010      	beq.n	800c31e <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c300:	4619      	mov	r1, r3
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f000 f8a4 	bl	800c450 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c30e:	b2db      	uxtb	r3, r3
 800c310:	2b28      	cmp	r3, #40	; 0x28
 800c312:	d141      	bne.n	800c398 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800c314:	6979      	ldr	r1, [r7, #20]
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 f846 	bl	800c3a8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c31c:	e03c      	b.n	800c398 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c322:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c326:	d014      	beq.n	800c352 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f7ff fe7d 	bl	800c028 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	4a1c      	ldr	r2, [pc, #112]	; (800c3a4 <I2C_ITSlaveCplt+0x2c4>)
 800c332:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2220      	movs	r2, #32
 800c338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2200      	movs	r2, #0
 800c346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800c34a:	6878      	ldr	r0, [r7, #4]
 800c34c:	f7ff fc6f 	bl	800bc2e <HAL_I2C_ListenCpltCallback>
}
 800c350:	e022      	b.n	800c398 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c358:	b2db      	uxtb	r3, r3
 800c35a:	2b22      	cmp	r3, #34	; 0x22
 800c35c:	d10e      	bne.n	800c37c <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2220      	movs	r2, #32
 800c362:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2200      	movs	r2, #0
 800c36a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2200      	movs	r2, #0
 800c370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f7ff fc42 	bl	800bbfe <HAL_I2C_SlaveRxCpltCallback>
}
 800c37a:	e00d      	b.n	800c398 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2220      	movs	r2, #32
 800c380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2200      	movs	r2, #0
 800c388:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2200      	movs	r2, #0
 800c38e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	f7ff fc29 	bl	800bbea <HAL_I2C_SlaveTxCpltCallback>
}
 800c398:	bf00      	nop
 800c39a:	3718      	adds	r7, #24
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}
 800c3a0:	fe00e800 	.word	0xfe00e800
 800c3a4:	ffff0000 	.word	0xffff0000

0800c3a8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b082      	sub	sp, #8
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
 800c3b0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	4a25      	ldr	r2, [pc, #148]	; (800c44c <I2C_ITListenCplt+0xa4>)
 800c3b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2220      	movs	r2, #32
 800c3c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	f003 0304 	and.w	r3, r3, #4
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d022      	beq.n	800c424 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3e8:	b2d2      	uxtb	r2, r2
 800c3ea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3f0:	1c5a      	adds	r2, r3, #1
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d012      	beq.n	800c424 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c402:	3b01      	subs	r3, #1
 800c404:	b29a      	uxth	r2, r3
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c40e:	b29b      	uxth	r3, r3
 800c410:	3b01      	subs	r3, #1
 800c412:	b29a      	uxth	r2, r3
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c41c:	f043 0204 	orr.w	r2, r3, #4
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c424:	f248 0103 	movw	r1, #32771	; 0x8003
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f000 fb5f 	bl	800caec <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	2210      	movs	r2, #16
 800c434:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2200      	movs	r2, #0
 800c43a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f7ff fbf5 	bl	800bc2e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800c444:	bf00      	nop
 800c446:	3708      	adds	r7, #8
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}
 800c44c:	ffff0000 	.word	0xffff0000

0800c450 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c460:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2200      	movs	r2, #0
 800c466:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	4a6d      	ldr	r2, [pc, #436]	; (800c624 <I2C_ITError+0x1d4>)
 800c46e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2200      	movs	r2, #0
 800c474:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	431a      	orrs	r2, r3
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800c482:	7bfb      	ldrb	r3, [r7, #15]
 800c484:	2b28      	cmp	r3, #40	; 0x28
 800c486:	d005      	beq.n	800c494 <I2C_ITError+0x44>
 800c488:	7bfb      	ldrb	r3, [r7, #15]
 800c48a:	2b29      	cmp	r3, #41	; 0x29
 800c48c:	d002      	beq.n	800c494 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800c48e:	7bfb      	ldrb	r3, [r7, #15]
 800c490:	2b2a      	cmp	r3, #42	; 0x2a
 800c492:	d10b      	bne.n	800c4ac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c494:	2103      	movs	r1, #3
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f000 fb28 	bl	800caec <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2228      	movs	r2, #40	; 0x28
 800c4a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	4a60      	ldr	r2, [pc, #384]	; (800c628 <I2C_ITError+0x1d8>)
 800c4a8:	635a      	str	r2, [r3, #52]	; 0x34
 800c4aa:	e030      	b.n	800c50e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c4ac:	f248 0103 	movw	r1, #32771	; 0x8003
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f000 fb1b 	bl	800caec <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 f8e1 	bl	800c67e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c4c2:	b2db      	uxtb	r3, r3
 800c4c4:	2b60      	cmp	r3, #96	; 0x60
 800c4c6:	d01f      	beq.n	800c508 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2220      	movs	r2, #32
 800c4cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	699b      	ldr	r3, [r3, #24]
 800c4d6:	f003 0320 	and.w	r3, r3, #32
 800c4da:	2b20      	cmp	r3, #32
 800c4dc:	d114      	bne.n	800c508 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	699b      	ldr	r3, [r3, #24]
 800c4e4:	f003 0310 	and.w	r3, r3, #16
 800c4e8:	2b10      	cmp	r3, #16
 800c4ea:	d109      	bne.n	800c500 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	2210      	movs	r2, #16
 800c4f2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4f8:	f043 0204 	orr.w	r2, r3, #4
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	2220      	movs	r2, #32
 800c506:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2200      	movs	r2, #0
 800c50c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c512:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d039      	beq.n	800c590 <I2C_ITError+0x140>
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	2b11      	cmp	r3, #17
 800c520:	d002      	beq.n	800c528 <I2C_ITError+0xd8>
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	2b21      	cmp	r3, #33	; 0x21
 800c526:	d133      	bne.n	800c590 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c532:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c536:	d107      	bne.n	800c548 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	681a      	ldr	r2, [r3, #0]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c546:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7fe fa76 	bl	800aa3e <HAL_DMA_GetState>
 800c552:	4603      	mov	r3, r0
 800c554:	2b01      	cmp	r3, #1
 800c556:	d017      	beq.n	800c588 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c55c:	4a33      	ldr	r2, [pc, #204]	; (800c62c <I2C_ITError+0x1dc>)
 800c55e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2200      	movs	r2, #0
 800c564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c56c:	4618      	mov	r0, r3
 800c56e:	f7fe f950 	bl	800a812 <HAL_DMA_Abort_IT>
 800c572:	4603      	mov	r3, r0
 800c574:	2b00      	cmp	r3, #0
 800c576:	d04d      	beq.n	800c614 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c57c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c582:	4610      	mov	r0, r2
 800c584:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c586:	e045      	b.n	800c614 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c588:	6878      	ldr	r0, [r7, #4]
 800c58a:	f000 f851 	bl	800c630 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c58e:	e041      	b.n	800c614 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c594:	2b00      	cmp	r3, #0
 800c596:	d039      	beq.n	800c60c <I2C_ITError+0x1bc>
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	2b12      	cmp	r3, #18
 800c59c:	d002      	beq.n	800c5a4 <I2C_ITError+0x154>
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	2b22      	cmp	r3, #34	; 0x22
 800c5a2:	d133      	bne.n	800c60c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c5ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c5b2:	d107      	bne.n	800c5c4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	681a      	ldr	r2, [r3, #0]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c5c2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f7fe fa38 	bl	800aa3e <HAL_DMA_GetState>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	2b01      	cmp	r3, #1
 800c5d2:	d017      	beq.n	800c604 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5d8:	4a14      	ldr	r2, [pc, #80]	; (800c62c <I2C_ITError+0x1dc>)
 800c5da:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f7fe f912 	bl	800a812 <HAL_DMA_Abort_IT>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d011      	beq.n	800c618 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5fa:	687a      	ldr	r2, [r7, #4]
 800c5fc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800c5fe:	4610      	mov	r0, r2
 800c600:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c602:	e009      	b.n	800c618 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c604:	6878      	ldr	r0, [r7, #4]
 800c606:	f000 f813 	bl	800c630 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c60a:	e005      	b.n	800c618 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800c60c:	6878      	ldr	r0, [r7, #4]
 800c60e:	f000 f80f 	bl	800c630 <I2C_TreatErrorCallback>
  }
}
 800c612:	e002      	b.n	800c61a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c614:	bf00      	nop
 800c616:	e000      	b.n	800c61a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c618:	bf00      	nop
}
 800c61a:	bf00      	nop
 800c61c:	3710      	adds	r7, #16
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
 800c622:	bf00      	nop
 800c624:	ffff0000 	.word	0xffff0000
 800c628:	0800bc87 	.word	0x0800bc87
 800c62c:	0800c6c7 	.word	0x0800c6c7

0800c630 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b082      	sub	sp, #8
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c63e:	b2db      	uxtb	r3, r3
 800c640:	2b60      	cmp	r3, #96	; 0x60
 800c642:	d10e      	bne.n	800c662 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2220      	movs	r2, #32
 800c648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2200      	movs	r2, #0
 800c650:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	2200      	movs	r2, #0
 800c656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f7ff fafb 	bl	800bc56 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c660:	e009      	b.n	800c676 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2200      	movs	r2, #0
 800c666:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2200      	movs	r2, #0
 800c66c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	f7ff fae6 	bl	800bc42 <HAL_I2C_ErrorCallback>
}
 800c676:	bf00      	nop
 800c678:	3708      	adds	r7, #8
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}

0800c67e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c67e:	b480      	push	{r7}
 800c680:	b083      	sub	sp, #12
 800c682:	af00      	add	r7, sp, #0
 800c684:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	699b      	ldr	r3, [r3, #24]
 800c68c:	f003 0302 	and.w	r3, r3, #2
 800c690:	2b02      	cmp	r3, #2
 800c692:	d103      	bne.n	800c69c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	2200      	movs	r2, #0
 800c69a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	699b      	ldr	r3, [r3, #24]
 800c6a2:	f003 0301 	and.w	r3, r3, #1
 800c6a6:	2b01      	cmp	r3, #1
 800c6a8:	d007      	beq.n	800c6ba <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	699a      	ldr	r2, [r3, #24]
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	f042 0201 	orr.w	r2, r2, #1
 800c6b8:	619a      	str	r2, [r3, #24]
  }
}
 800c6ba:	bf00      	nop
 800c6bc:	370c      	adds	r7, #12
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c4:	4770      	bx	lr

0800c6c6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c6c6:	b580      	push	{r7, lr}
 800c6c8:	b084      	sub	sp, #16
 800c6ca:	af00      	add	r7, sp, #0
 800c6cc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6d2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d003      	beq.n	800c6e4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d003      	beq.n	800c6f4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800c6f4:	68f8      	ldr	r0, [r7, #12]
 800c6f6:	f7ff ff9b 	bl	800c630 <I2C_TreatErrorCallback>
}
 800c6fa:	bf00      	nop
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}

0800c702 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c702:	b580      	push	{r7, lr}
 800c704:	b084      	sub	sp, #16
 800c706:	af00      	add	r7, sp, #0
 800c708:	60f8      	str	r0, [r7, #12]
 800c70a:	60b9      	str	r1, [r7, #8]
 800c70c:	603b      	str	r3, [r7, #0]
 800c70e:	4613      	mov	r3, r2
 800c710:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c712:	e03b      	b.n	800c78c <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c714:	69ba      	ldr	r2, [r7, #24]
 800c716:	6839      	ldr	r1, [r7, #0]
 800c718:	68f8      	ldr	r0, [r7, #12]
 800c71a:	f000 f8d5 	bl	800c8c8 <I2C_IsErrorOccurred>
 800c71e:	4603      	mov	r3, r0
 800c720:	2b00      	cmp	r3, #0
 800c722:	d001      	beq.n	800c728 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c724:	2301      	movs	r3, #1
 800c726:	e041      	b.n	800c7ac <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c72e:	d02d      	beq.n	800c78c <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c730:	f7fd fe30 	bl	800a394 <HAL_GetTick>
 800c734:	4602      	mov	r2, r0
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	1ad3      	subs	r3, r2, r3
 800c73a:	683a      	ldr	r2, [r7, #0]
 800c73c:	429a      	cmp	r2, r3
 800c73e:	d302      	bcc.n	800c746 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d122      	bne.n	800c78c <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	699a      	ldr	r2, [r3, #24]
 800c74c:	68bb      	ldr	r3, [r7, #8]
 800c74e:	4013      	ands	r3, r2
 800c750:	68ba      	ldr	r2, [r7, #8]
 800c752:	429a      	cmp	r2, r3
 800c754:	bf0c      	ite	eq
 800c756:	2301      	moveq	r3, #1
 800c758:	2300      	movne	r3, #0
 800c75a:	b2db      	uxtb	r3, r3
 800c75c:	461a      	mov	r2, r3
 800c75e:	79fb      	ldrb	r3, [r7, #7]
 800c760:	429a      	cmp	r2, r3
 800c762:	d113      	bne.n	800c78c <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c768:	f043 0220 	orr.w	r2, r3, #32
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2220      	movs	r2, #32
 800c774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	2200      	movs	r2, #0
 800c77c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	2200      	movs	r2, #0
 800c784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800c788:	2301      	movs	r3, #1
 800c78a:	e00f      	b.n	800c7ac <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	699a      	ldr	r2, [r3, #24]
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	4013      	ands	r3, r2
 800c796:	68ba      	ldr	r2, [r7, #8]
 800c798:	429a      	cmp	r2, r3
 800c79a:	bf0c      	ite	eq
 800c79c:	2301      	moveq	r3, #1
 800c79e:	2300      	movne	r3, #0
 800c7a0:	b2db      	uxtb	r3, r3
 800c7a2:	461a      	mov	r2, r3
 800c7a4:	79fb      	ldrb	r3, [r7, #7]
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d0b4      	beq.n	800c714 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c7aa:	2300      	movs	r3, #0
}
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	3710      	adds	r7, #16
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	bd80      	pop	{r7, pc}

0800c7b4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c7b4:	b580      	push	{r7, lr}
 800c7b6:	b084      	sub	sp, #16
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	60f8      	str	r0, [r7, #12]
 800c7bc:	60b9      	str	r1, [r7, #8]
 800c7be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c7c0:	e033      	b.n	800c82a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7c2:	687a      	ldr	r2, [r7, #4]
 800c7c4:	68b9      	ldr	r1, [r7, #8]
 800c7c6:	68f8      	ldr	r0, [r7, #12]
 800c7c8:	f000 f87e 	bl	800c8c8 <I2C_IsErrorOccurred>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d001      	beq.n	800c7d6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	e031      	b.n	800c83a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7dc:	d025      	beq.n	800c82a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c7de:	f7fd fdd9 	bl	800a394 <HAL_GetTick>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	1ad3      	subs	r3, r2, r3
 800c7e8:	68ba      	ldr	r2, [r7, #8]
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d302      	bcc.n	800c7f4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d11a      	bne.n	800c82a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	699b      	ldr	r3, [r3, #24]
 800c7fa:	f003 0302 	and.w	r3, r3, #2
 800c7fe:	2b02      	cmp	r3, #2
 800c800:	d013      	beq.n	800c82a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c806:	f043 0220 	orr.w	r2, r3, #32
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2220      	movs	r2, #32
 800c812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	2200      	movs	r2, #0
 800c81a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	2200      	movs	r2, #0
 800c822:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800c826:	2301      	movs	r3, #1
 800c828:	e007      	b.n	800c83a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	699b      	ldr	r3, [r3, #24]
 800c830:	f003 0302 	and.w	r3, r3, #2
 800c834:	2b02      	cmp	r3, #2
 800c836:	d1c4      	bne.n	800c7c2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c838:	2300      	movs	r3, #0
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3710      	adds	r7, #16
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}

0800c842 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c842:	b580      	push	{r7, lr}
 800c844:	b084      	sub	sp, #16
 800c846:	af00      	add	r7, sp, #0
 800c848:	60f8      	str	r0, [r7, #12]
 800c84a:	60b9      	str	r1, [r7, #8]
 800c84c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c84e:	e02f      	b.n	800c8b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	68b9      	ldr	r1, [r7, #8]
 800c854:	68f8      	ldr	r0, [r7, #12]
 800c856:	f000 f837 	bl	800c8c8 <I2C_IsErrorOccurred>
 800c85a:	4603      	mov	r3, r0
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d001      	beq.n	800c864 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c860:	2301      	movs	r3, #1
 800c862:	e02d      	b.n	800c8c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c864:	f7fd fd96 	bl	800a394 <HAL_GetTick>
 800c868:	4602      	mov	r2, r0
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	1ad3      	subs	r3, r2, r3
 800c86e:	68ba      	ldr	r2, [r7, #8]
 800c870:	429a      	cmp	r2, r3
 800c872:	d302      	bcc.n	800c87a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d11a      	bne.n	800c8b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	699b      	ldr	r3, [r3, #24]
 800c880:	f003 0320 	and.w	r3, r3, #32
 800c884:	2b20      	cmp	r3, #32
 800c886:	d013      	beq.n	800c8b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c88c:	f043 0220 	orr.w	r2, r3, #32
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2220      	movs	r2, #32
 800c898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2200      	movs	r2, #0
 800c8a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	e007      	b.n	800c8c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	699b      	ldr	r3, [r3, #24]
 800c8b6:	f003 0320 	and.w	r3, r3, #32
 800c8ba:	2b20      	cmp	r3, #32
 800c8bc:	d1c8      	bne.n	800c850 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c8be:	2300      	movs	r3, #0
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3710      	adds	r7, #16
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b08a      	sub	sp, #40	; 0x28
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	60f8      	str	r0, [r7, #12]
 800c8d0:	60b9      	str	r1, [r7, #8]
 800c8d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	699b      	ldr	r3, [r3, #24]
 800c8e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c8ea:	69bb      	ldr	r3, [r7, #24]
 800c8ec:	f003 0310 	and.w	r3, r3, #16
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d068      	beq.n	800c9c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	2210      	movs	r2, #16
 800c8fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c8fc:	e049      	b.n	800c992 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c904:	d045      	beq.n	800c992 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c906:	f7fd fd45 	bl	800a394 <HAL_GetTick>
 800c90a:	4602      	mov	r2, r0
 800c90c:	69fb      	ldr	r3, [r7, #28]
 800c90e:	1ad3      	subs	r3, r2, r3
 800c910:	68ba      	ldr	r2, [r7, #8]
 800c912:	429a      	cmp	r2, r3
 800c914:	d302      	bcc.n	800c91c <I2C_IsErrorOccurred+0x54>
 800c916:	68bb      	ldr	r3, [r7, #8]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d13a      	bne.n	800c992 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	685b      	ldr	r3, [r3, #4]
 800c922:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c926:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c92e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	699b      	ldr	r3, [r3, #24]
 800c936:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c93a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c93e:	d121      	bne.n	800c984 <I2C_IsErrorOccurred+0xbc>
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c946:	d01d      	beq.n	800c984 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c948:	7cfb      	ldrb	r3, [r7, #19]
 800c94a:	2b20      	cmp	r3, #32
 800c94c:	d01a      	beq.n	800c984 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	685a      	ldr	r2, [r3, #4]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c95c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c95e:	f7fd fd19 	bl	800a394 <HAL_GetTick>
 800c962:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c964:	e00e      	b.n	800c984 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c966:	f7fd fd15 	bl	800a394 <HAL_GetTick>
 800c96a:	4602      	mov	r2, r0
 800c96c:	69fb      	ldr	r3, [r7, #28]
 800c96e:	1ad3      	subs	r3, r2, r3
 800c970:	2b19      	cmp	r3, #25
 800c972:	d907      	bls.n	800c984 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c974:	6a3b      	ldr	r3, [r7, #32]
 800c976:	f043 0320 	orr.w	r3, r3, #32
 800c97a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c97c:	2301      	movs	r3, #1
 800c97e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800c982:	e006      	b.n	800c992 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	699b      	ldr	r3, [r3, #24]
 800c98a:	f003 0320 	and.w	r3, r3, #32
 800c98e:	2b20      	cmp	r3, #32
 800c990:	d1e9      	bne.n	800c966 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	699b      	ldr	r3, [r3, #24]
 800c998:	f003 0320 	and.w	r3, r3, #32
 800c99c:	2b20      	cmp	r3, #32
 800c99e:	d003      	beq.n	800c9a8 <I2C_IsErrorOccurred+0xe0>
 800c9a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d0aa      	beq.n	800c8fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c9a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d103      	bne.n	800c9b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	2220      	movs	r2, #32
 800c9b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c9b8:	6a3b      	ldr	r3, [r7, #32]
 800c9ba:	f043 0304 	orr.w	r3, r3, #4
 800c9be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	699b      	ldr	r3, [r3, #24]
 800c9cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c9ce:	69bb      	ldr	r3, [r7, #24]
 800c9d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d00b      	beq.n	800c9f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c9d8:	6a3b      	ldr	r3, [r7, #32]
 800c9da:	f043 0301 	orr.w	r3, r3, #1
 800c9de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c9e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c9f0:	69bb      	ldr	r3, [r7, #24]
 800c9f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d00b      	beq.n	800ca12 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c9fa:	6a3b      	ldr	r3, [r7, #32]
 800c9fc:	f043 0308 	orr.w	r3, r3, #8
 800ca00:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ca0a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800ca12:	69bb      	ldr	r3, [r7, #24]
 800ca14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d00b      	beq.n	800ca34 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800ca1c:	6a3b      	ldr	r3, [r7, #32]
 800ca1e:	f043 0302 	orr.w	r3, r3, #2
 800ca22:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ca2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ca2e:	2301      	movs	r3, #1
 800ca30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800ca34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d01c      	beq.n	800ca76 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ca3c:	68f8      	ldr	r0, [r7, #12]
 800ca3e:	f7ff fe1e 	bl	800c67e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	6859      	ldr	r1, [r3, #4]
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681a      	ldr	r2, [r3, #0]
 800ca4c:	4b0d      	ldr	r3, [pc, #52]	; (800ca84 <I2C_IsErrorOccurred+0x1bc>)
 800ca4e:	400b      	ands	r3, r1
 800ca50:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca56:	6a3b      	ldr	r3, [r7, #32]
 800ca58:	431a      	orrs	r2, r3
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	2220      	movs	r2, #32
 800ca62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	2200      	movs	r2, #0
 800ca72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800ca76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3728      	adds	r7, #40	; 0x28
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	fe00e800 	.word	0xfe00e800

0800ca88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ca88:	b480      	push	{r7}
 800ca8a:	b087      	sub	sp, #28
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	60f8      	str	r0, [r7, #12]
 800ca90:	607b      	str	r3, [r7, #4]
 800ca92:	460b      	mov	r3, r1
 800ca94:	817b      	strh	r3, [r7, #10]
 800ca96:	4613      	mov	r3, r2
 800ca98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ca9a:	897b      	ldrh	r3, [r7, #10]
 800ca9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800caa0:	7a7b      	ldrb	r3, [r7, #9]
 800caa2:	041b      	lsls	r3, r3, #16
 800caa4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800caa8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800caae:	6a3b      	ldr	r3, [r7, #32]
 800cab0:	4313      	orrs	r3, r2
 800cab2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cab6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	685a      	ldr	r2, [r3, #4]
 800cabe:	6a3b      	ldr	r3, [r7, #32]
 800cac0:	0d5b      	lsrs	r3, r3, #21
 800cac2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800cac6:	4b08      	ldr	r3, [pc, #32]	; (800cae8 <I2C_TransferConfig+0x60>)
 800cac8:	430b      	orrs	r3, r1
 800caca:	43db      	mvns	r3, r3
 800cacc:	ea02 0103 	and.w	r1, r2, r3
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	697a      	ldr	r2, [r7, #20]
 800cad6:	430a      	orrs	r2, r1
 800cad8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cada:	bf00      	nop
 800cadc:	371c      	adds	r7, #28
 800cade:	46bd      	mov	sp, r7
 800cae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae4:	4770      	bx	lr
 800cae6:	bf00      	nop
 800cae8:	03ff63ff 	.word	0x03ff63ff

0800caec <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800caec:	b480      	push	{r7}
 800caee:	b085      	sub	sp, #20
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
 800caf4:	460b      	mov	r3, r1
 800caf6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800caf8:	2300      	movs	r3, #0
 800cafa:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800cafc:	887b      	ldrh	r3, [r7, #2]
 800cafe:	f003 0301 	and.w	r3, r3, #1
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d00f      	beq.n	800cb26 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800cb0c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cb14:	b2db      	uxtb	r3, r3
 800cb16:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800cb1a:	2b28      	cmp	r3, #40	; 0x28
 800cb1c:	d003      	beq.n	800cb26 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800cb24:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800cb26:	887b      	ldrh	r3, [r7, #2]
 800cb28:	f003 0302 	and.w	r3, r3, #2
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d00f      	beq.n	800cb50 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800cb36:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cb3e:	b2db      	uxtb	r3, r3
 800cb40:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800cb44:	2b28      	cmp	r3, #40	; 0x28
 800cb46:	d003      	beq.n	800cb50 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800cb4e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800cb50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	da03      	bge.n	800cb60 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800cb5e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800cb60:	887b      	ldrh	r3, [r7, #2]
 800cb62:	2b10      	cmp	r3, #16
 800cb64:	d103      	bne.n	800cb6e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800cb6c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800cb6e:	887b      	ldrh	r3, [r7, #2]
 800cb70:	2b20      	cmp	r3, #32
 800cb72:	d103      	bne.n	800cb7c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	f043 0320 	orr.w	r3, r3, #32
 800cb7a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800cb7c:	887b      	ldrh	r3, [r7, #2]
 800cb7e:	2b40      	cmp	r3, #64	; 0x40
 800cb80:	d103      	bne.n	800cb8a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb88:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	6819      	ldr	r1, [r3, #0]
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	43da      	mvns	r2, r3
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	400a      	ands	r2, r1
 800cb9a:	601a      	str	r2, [r3, #0]
}
 800cb9c:	bf00      	nop
 800cb9e:	3714      	adds	r7, #20
 800cba0:	46bd      	mov	sp, r7
 800cba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba6:	4770      	bx	lr

0800cba8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cba8:	b480      	push	{r7}
 800cbaa:	b083      	sub	sp, #12
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
 800cbb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cbb8:	b2db      	uxtb	r3, r3
 800cbba:	2b20      	cmp	r3, #32
 800cbbc:	d138      	bne.n	800cc30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cbc4:	2b01      	cmp	r3, #1
 800cbc6:	d101      	bne.n	800cbcc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cbc8:	2302      	movs	r3, #2
 800cbca:	e032      	b.n	800cc32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2201      	movs	r2, #1
 800cbd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2224      	movs	r2, #36	; 0x24
 800cbd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	681a      	ldr	r2, [r3, #0]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f022 0201 	bic.w	r2, r2, #1
 800cbea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	681a      	ldr	r2, [r3, #0]
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cbfa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	6819      	ldr	r1, [r3, #0]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	683a      	ldr	r2, [r7, #0]
 800cc08:	430a      	orrs	r2, r1
 800cc0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	681a      	ldr	r2, [r3, #0]
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f042 0201 	orr.w	r2, r2, #1
 800cc1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2220      	movs	r2, #32
 800cc20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2200      	movs	r2, #0
 800cc28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	e000      	b.n	800cc32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cc30:	2302      	movs	r3, #2
  }
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	370c      	adds	r7, #12
 800cc36:	46bd      	mov	sp, r7
 800cc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3c:	4770      	bx	lr

0800cc3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cc3e:	b480      	push	{r7}
 800cc40:	b085      	sub	sp, #20
 800cc42:	af00      	add	r7, sp, #0
 800cc44:	6078      	str	r0, [r7, #4]
 800cc46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc4e:	b2db      	uxtb	r3, r3
 800cc50:	2b20      	cmp	r3, #32
 800cc52:	d139      	bne.n	800ccc8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cc5a:	2b01      	cmp	r3, #1
 800cc5c:	d101      	bne.n	800cc62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cc5e:	2302      	movs	r3, #2
 800cc60:	e033      	b.n	800ccca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	2201      	movs	r2, #1
 800cc66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	2224      	movs	r2, #36	; 0x24
 800cc6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	681a      	ldr	r2, [r3, #0]
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f022 0201 	bic.w	r2, r2, #1
 800cc80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800cc90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	021b      	lsls	r3, r3, #8
 800cc96:	68fa      	ldr	r2, [r7, #12]
 800cc98:	4313      	orrs	r3, r2
 800cc9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	68fa      	ldr	r2, [r7, #12]
 800cca2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	681a      	ldr	r2, [r3, #0]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f042 0201 	orr.w	r2, r2, #1
 800ccb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2220      	movs	r2, #32
 800ccb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	e000      	b.n	800ccca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ccc8:	2302      	movs	r3, #2
  }
}
 800ccca:	4618      	mov	r0, r3
 800cccc:	3714      	adds	r7, #20
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd4:	4770      	bx	lr
	...

0800ccd8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ccd8:	b480      	push	{r7}
 800ccda:	b085      	sub	sp, #20
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d141      	bne.n	800cd6a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cce6:	4b4b      	ldr	r3, [pc, #300]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ccee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccf2:	d131      	bne.n	800cd58 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ccf4:	4b47      	ldr	r3, [pc, #284]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ccf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ccfa:	4a46      	ldr	r2, [pc, #280]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ccfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cd00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cd04:	4b43      	ldr	r3, [pc, #268]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cd0c:	4a41      	ldr	r2, [pc, #260]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cd12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cd14:	4b40      	ldr	r3, [pc, #256]	; (800ce18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	2232      	movs	r2, #50	; 0x32
 800cd1a:	fb02 f303 	mul.w	r3, r2, r3
 800cd1e:	4a3f      	ldr	r2, [pc, #252]	; (800ce1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cd20:	fba2 2303 	umull	r2, r3, r2, r3
 800cd24:	0c9b      	lsrs	r3, r3, #18
 800cd26:	3301      	adds	r3, #1
 800cd28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cd2a:	e002      	b.n	800cd32 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	3b01      	subs	r3, #1
 800cd30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cd32:	4b38      	ldr	r3, [pc, #224]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd34:	695b      	ldr	r3, [r3, #20]
 800cd36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cd3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd3e:	d102      	bne.n	800cd46 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d1f2      	bne.n	800cd2c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cd46:	4b33      	ldr	r3, [pc, #204]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd48:	695b      	ldr	r3, [r3, #20]
 800cd4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cd4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd52:	d158      	bne.n	800ce06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cd54:	2303      	movs	r3, #3
 800cd56:	e057      	b.n	800ce08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cd58:	4b2e      	ldr	r3, [pc, #184]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd5e:	4a2d      	ldr	r2, [pc, #180]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cd64:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800cd68:	e04d      	b.n	800ce06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd70:	d141      	bne.n	800cdf6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cd72:	4b28      	ldr	r3, [pc, #160]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cd7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd7e:	d131      	bne.n	800cde4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cd80:	4b24      	ldr	r3, [pc, #144]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd86:	4a23      	ldr	r2, [pc, #140]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd8c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cd90:	4b20      	ldr	r3, [pc, #128]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cd98:	4a1e      	ldr	r2, [pc, #120]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cd9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cd9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cda0:	4b1d      	ldr	r3, [pc, #116]	; (800ce18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	2232      	movs	r2, #50	; 0x32
 800cda6:	fb02 f303 	mul.w	r3, r2, r3
 800cdaa:	4a1c      	ldr	r2, [pc, #112]	; (800ce1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cdac:	fba2 2303 	umull	r2, r3, r2, r3
 800cdb0:	0c9b      	lsrs	r3, r3, #18
 800cdb2:	3301      	adds	r3, #1
 800cdb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cdb6:	e002      	b.n	800cdbe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	3b01      	subs	r3, #1
 800cdbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cdbe:	4b15      	ldr	r3, [pc, #84]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdc0:	695b      	ldr	r3, [r3, #20]
 800cdc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cdca:	d102      	bne.n	800cdd2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d1f2      	bne.n	800cdb8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cdd2:	4b10      	ldr	r3, [pc, #64]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdd4:	695b      	ldr	r3, [r3, #20]
 800cdd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cdde:	d112      	bne.n	800ce06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cde0:	2303      	movs	r3, #3
 800cde2:	e011      	b.n	800ce08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cde4:	4b0b      	ldr	r3, [pc, #44]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cde6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cdea:	4a0a      	ldr	r2, [pc, #40]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cdf0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800cdf4:	e007      	b.n	800ce06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800cdf6:	4b07      	ldr	r3, [pc, #28]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cdfe:	4a05      	ldr	r2, [pc, #20]	; (800ce14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ce04:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ce06:	2300      	movs	r3, #0
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	3714      	adds	r7, #20
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce12:	4770      	bx	lr
 800ce14:	40007000 	.word	0x40007000
 800ce18:	20000074 	.word	0x20000074
 800ce1c:	431bde83 	.word	0x431bde83

0800ce20 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800ce20:	b480      	push	{r7}
 800ce22:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800ce24:	4b05      	ldr	r3, [pc, #20]	; (800ce3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ce26:	689b      	ldr	r3, [r3, #8]
 800ce28:	4a04      	ldr	r2, [pc, #16]	; (800ce3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ce2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ce2e:	6093      	str	r3, [r2, #8]
}
 800ce30:	bf00      	nop
 800ce32:	46bd      	mov	sp, r7
 800ce34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce38:	4770      	bx	lr
 800ce3a:	bf00      	nop
 800ce3c:	40007000 	.word	0x40007000

0800ce40 <HAL_RCC_OscConfig>:
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b088      	sub	sp, #32
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d101      	bne.n	800ce52 <HAL_RCC_OscConfig+0x12>
 800ce4e:	2301      	movs	r3, #1
 800ce50:	e2fe      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f003 0301 	and.w	r3, r3, #1
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d075      	beq.n	800cf4a <HAL_RCC_OscConfig+0x10a>
 800ce5e:	4b97      	ldr	r3, [pc, #604]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800ce60:	689b      	ldr	r3, [r3, #8]
 800ce62:	f003 030c 	and.w	r3, r3, #12
 800ce66:	61bb      	str	r3, [r7, #24]
 800ce68:	4b94      	ldr	r3, [pc, #592]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800ce6a:	68db      	ldr	r3, [r3, #12]
 800ce6c:	f003 0303 	and.w	r3, r3, #3
 800ce70:	617b      	str	r3, [r7, #20]
 800ce72:	69bb      	ldr	r3, [r7, #24]
 800ce74:	2b0c      	cmp	r3, #12
 800ce76:	d102      	bne.n	800ce7e <HAL_RCC_OscConfig+0x3e>
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	2b03      	cmp	r3, #3
 800ce7c:	d002      	beq.n	800ce84 <HAL_RCC_OscConfig+0x44>
 800ce7e:	69bb      	ldr	r3, [r7, #24]
 800ce80:	2b08      	cmp	r3, #8
 800ce82:	d10b      	bne.n	800ce9c <HAL_RCC_OscConfig+0x5c>
 800ce84:	4b8d      	ldr	r3, [pc, #564]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d05b      	beq.n	800cf48 <HAL_RCC_OscConfig+0x108>
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	685b      	ldr	r3, [r3, #4]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d157      	bne.n	800cf48 <HAL_RCC_OscConfig+0x108>
 800ce98:	2301      	movs	r3, #1
 800ce9a:	e2d9      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	685b      	ldr	r3, [r3, #4]
 800cea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cea4:	d106      	bne.n	800ceb4 <HAL_RCC_OscConfig+0x74>
 800cea6:	4b85      	ldr	r3, [pc, #532]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	4a84      	ldr	r2, [pc, #528]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800ceac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ceb0:	6013      	str	r3, [r2, #0]
 800ceb2:	e01d      	b.n	800cef0 <HAL_RCC_OscConfig+0xb0>
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cebc:	d10c      	bne.n	800ced8 <HAL_RCC_OscConfig+0x98>
 800cebe:	4b7f      	ldr	r3, [pc, #508]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	4a7e      	ldr	r2, [pc, #504]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cec8:	6013      	str	r3, [r2, #0]
 800ceca:	4b7c      	ldr	r3, [pc, #496]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a7b      	ldr	r2, [pc, #492]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800ced0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ced4:	6013      	str	r3, [r2, #0]
 800ced6:	e00b      	b.n	800cef0 <HAL_RCC_OscConfig+0xb0>
 800ced8:	4b78      	ldr	r3, [pc, #480]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4a77      	ldr	r2, [pc, #476]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cee2:	6013      	str	r3, [r2, #0]
 800cee4:	4b75      	ldr	r3, [pc, #468]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a74      	ldr	r2, [pc, #464]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800ceea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ceee:	6013      	str	r3, [r2, #0]
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d013      	beq.n	800cf20 <HAL_RCC_OscConfig+0xe0>
 800cef8:	f7fd fa4c 	bl	800a394 <HAL_GetTick>
 800cefc:	6138      	str	r0, [r7, #16]
 800cefe:	e008      	b.n	800cf12 <HAL_RCC_OscConfig+0xd2>
 800cf00:	f7fd fa48 	bl	800a394 <HAL_GetTick>
 800cf04:	4602      	mov	r2, r0
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	1ad3      	subs	r3, r2, r3
 800cf0a:	2b64      	cmp	r3, #100	; 0x64
 800cf0c:	d901      	bls.n	800cf12 <HAL_RCC_OscConfig+0xd2>
 800cf0e:	2303      	movs	r3, #3
 800cf10:	e29e      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800cf12:	4b6a      	ldr	r3, [pc, #424]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d0f0      	beq.n	800cf00 <HAL_RCC_OscConfig+0xc0>
 800cf1e:	e014      	b.n	800cf4a <HAL_RCC_OscConfig+0x10a>
 800cf20:	f7fd fa38 	bl	800a394 <HAL_GetTick>
 800cf24:	6138      	str	r0, [r7, #16]
 800cf26:	e008      	b.n	800cf3a <HAL_RCC_OscConfig+0xfa>
 800cf28:	f7fd fa34 	bl	800a394 <HAL_GetTick>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	1ad3      	subs	r3, r2, r3
 800cf32:	2b64      	cmp	r3, #100	; 0x64
 800cf34:	d901      	bls.n	800cf3a <HAL_RCC_OscConfig+0xfa>
 800cf36:	2303      	movs	r3, #3
 800cf38:	e28a      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800cf3a:	4b60      	ldr	r3, [pc, #384]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d1f0      	bne.n	800cf28 <HAL_RCC_OscConfig+0xe8>
 800cf46:	e000      	b.n	800cf4a <HAL_RCC_OscConfig+0x10a>
 800cf48:	bf00      	nop
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	f003 0302 	and.w	r3, r3, #2
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d075      	beq.n	800d042 <HAL_RCC_OscConfig+0x202>
 800cf56:	4b59      	ldr	r3, [pc, #356]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cf58:	689b      	ldr	r3, [r3, #8]
 800cf5a:	f003 030c 	and.w	r3, r3, #12
 800cf5e:	61bb      	str	r3, [r7, #24]
 800cf60:	4b56      	ldr	r3, [pc, #344]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cf62:	68db      	ldr	r3, [r3, #12]
 800cf64:	f003 0303 	and.w	r3, r3, #3
 800cf68:	617b      	str	r3, [r7, #20]
 800cf6a:	69bb      	ldr	r3, [r7, #24]
 800cf6c:	2b0c      	cmp	r3, #12
 800cf6e:	d102      	bne.n	800cf76 <HAL_RCC_OscConfig+0x136>
 800cf70:	697b      	ldr	r3, [r7, #20]
 800cf72:	2b02      	cmp	r3, #2
 800cf74:	d002      	beq.n	800cf7c <HAL_RCC_OscConfig+0x13c>
 800cf76:	69bb      	ldr	r3, [r7, #24]
 800cf78:	2b04      	cmp	r3, #4
 800cf7a:	d11f      	bne.n	800cfbc <HAL_RCC_OscConfig+0x17c>
 800cf7c:	4b4f      	ldr	r3, [pc, #316]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d005      	beq.n	800cf94 <HAL_RCC_OscConfig+0x154>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	68db      	ldr	r3, [r3, #12]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d101      	bne.n	800cf94 <HAL_RCC_OscConfig+0x154>
 800cf90:	2301      	movs	r3, #1
 800cf92:	e25d      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800cf94:	4b49      	ldr	r3, [pc, #292]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cf96:	685b      	ldr	r3, [r3, #4]
 800cf98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	691b      	ldr	r3, [r3, #16]
 800cfa0:	061b      	lsls	r3, r3, #24
 800cfa2:	4946      	ldr	r1, [pc, #280]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cfa4:	4313      	orrs	r3, r2
 800cfa6:	604b      	str	r3, [r1, #4]
 800cfa8:	4b45      	ldr	r3, [pc, #276]	; (800d0c0 <HAL_RCC_OscConfig+0x280>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	4618      	mov	r0, r3
 800cfae:	f7fd f9a5 	bl	800a2fc <HAL_InitTick>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d043      	beq.n	800d040 <HAL_RCC_OscConfig+0x200>
 800cfb8:	2301      	movs	r3, #1
 800cfba:	e249      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d023      	beq.n	800d00c <HAL_RCC_OscConfig+0x1cc>
 800cfc4:	4b3d      	ldr	r3, [pc, #244]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	4a3c      	ldr	r2, [pc, #240]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cfca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cfce:	6013      	str	r3, [r2, #0]
 800cfd0:	f7fd f9e0 	bl	800a394 <HAL_GetTick>
 800cfd4:	6138      	str	r0, [r7, #16]
 800cfd6:	e008      	b.n	800cfea <HAL_RCC_OscConfig+0x1aa>
 800cfd8:	f7fd f9dc 	bl	800a394 <HAL_GetTick>
 800cfdc:	4602      	mov	r2, r0
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	1ad3      	subs	r3, r2, r3
 800cfe2:	2b02      	cmp	r3, #2
 800cfe4:	d901      	bls.n	800cfea <HAL_RCC_OscConfig+0x1aa>
 800cfe6:	2303      	movs	r3, #3
 800cfe8:	e232      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800cfea:	4b34      	ldr	r3, [pc, #208]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d0f0      	beq.n	800cfd8 <HAL_RCC_OscConfig+0x198>
 800cff6:	4b31      	ldr	r3, [pc, #196]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800cff8:	685b      	ldr	r3, [r3, #4]
 800cffa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	691b      	ldr	r3, [r3, #16]
 800d002:	061b      	lsls	r3, r3, #24
 800d004:	492d      	ldr	r1, [pc, #180]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d006:	4313      	orrs	r3, r2
 800d008:	604b      	str	r3, [r1, #4]
 800d00a:	e01a      	b.n	800d042 <HAL_RCC_OscConfig+0x202>
 800d00c:	4b2b      	ldr	r3, [pc, #172]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	4a2a      	ldr	r2, [pc, #168]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d012:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d016:	6013      	str	r3, [r2, #0]
 800d018:	f7fd f9bc 	bl	800a394 <HAL_GetTick>
 800d01c:	6138      	str	r0, [r7, #16]
 800d01e:	e008      	b.n	800d032 <HAL_RCC_OscConfig+0x1f2>
 800d020:	f7fd f9b8 	bl	800a394 <HAL_GetTick>
 800d024:	4602      	mov	r2, r0
 800d026:	693b      	ldr	r3, [r7, #16]
 800d028:	1ad3      	subs	r3, r2, r3
 800d02a:	2b02      	cmp	r3, #2
 800d02c:	d901      	bls.n	800d032 <HAL_RCC_OscConfig+0x1f2>
 800d02e:	2303      	movs	r3, #3
 800d030:	e20e      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d032:	4b22      	ldr	r3, [pc, #136]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d1f0      	bne.n	800d020 <HAL_RCC_OscConfig+0x1e0>
 800d03e:	e000      	b.n	800d042 <HAL_RCC_OscConfig+0x202>
 800d040:	bf00      	nop
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f003 0308 	and.w	r3, r3, #8
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d041      	beq.n	800d0d2 <HAL_RCC_OscConfig+0x292>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	695b      	ldr	r3, [r3, #20]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d01c      	beq.n	800d090 <HAL_RCC_OscConfig+0x250>
 800d056:	4b19      	ldr	r3, [pc, #100]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d058:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d05c:	4a17      	ldr	r2, [pc, #92]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d05e:	f043 0301 	orr.w	r3, r3, #1
 800d062:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800d066:	f7fd f995 	bl	800a394 <HAL_GetTick>
 800d06a:	6138      	str	r0, [r7, #16]
 800d06c:	e008      	b.n	800d080 <HAL_RCC_OscConfig+0x240>
 800d06e:	f7fd f991 	bl	800a394 <HAL_GetTick>
 800d072:	4602      	mov	r2, r0
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	1ad3      	subs	r3, r2, r3
 800d078:	2b02      	cmp	r3, #2
 800d07a:	d901      	bls.n	800d080 <HAL_RCC_OscConfig+0x240>
 800d07c:	2303      	movs	r3, #3
 800d07e:	e1e7      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d080:	4b0e      	ldr	r3, [pc, #56]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d086:	f003 0302 	and.w	r3, r3, #2
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d0ef      	beq.n	800d06e <HAL_RCC_OscConfig+0x22e>
 800d08e:	e020      	b.n	800d0d2 <HAL_RCC_OscConfig+0x292>
 800d090:	4b0a      	ldr	r3, [pc, #40]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d096:	4a09      	ldr	r2, [pc, #36]	; (800d0bc <HAL_RCC_OscConfig+0x27c>)
 800d098:	f023 0301 	bic.w	r3, r3, #1
 800d09c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800d0a0:	f7fd f978 	bl	800a394 <HAL_GetTick>
 800d0a4:	6138      	str	r0, [r7, #16]
 800d0a6:	e00d      	b.n	800d0c4 <HAL_RCC_OscConfig+0x284>
 800d0a8:	f7fd f974 	bl	800a394 <HAL_GetTick>
 800d0ac:	4602      	mov	r2, r0
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	1ad3      	subs	r3, r2, r3
 800d0b2:	2b02      	cmp	r3, #2
 800d0b4:	d906      	bls.n	800d0c4 <HAL_RCC_OscConfig+0x284>
 800d0b6:	2303      	movs	r3, #3
 800d0b8:	e1ca      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d0ba:	bf00      	nop
 800d0bc:	40021000 	.word	0x40021000
 800d0c0:	20000078 	.word	0x20000078
 800d0c4:	4b8c      	ldr	r3, [pc, #560]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d0c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d0ca:	f003 0302 	and.w	r3, r3, #2
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d1ea      	bne.n	800d0a8 <HAL_RCC_OscConfig+0x268>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	f003 0304 	and.w	r3, r3, #4
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	f000 80a6 	beq.w	800d22c <HAL_RCC_OscConfig+0x3ec>
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	77fb      	strb	r3, [r7, #31]
 800d0e4:	4b84      	ldr	r3, [pc, #528]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d0e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d0e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d101      	bne.n	800d0f4 <HAL_RCC_OscConfig+0x2b4>
 800d0f0:	2301      	movs	r3, #1
 800d0f2:	e000      	b.n	800d0f6 <HAL_RCC_OscConfig+0x2b6>
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d00d      	beq.n	800d116 <HAL_RCC_OscConfig+0x2d6>
 800d0fa:	4b7f      	ldr	r3, [pc, #508]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d0fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d0fe:	4a7e      	ldr	r2, [pc, #504]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d104:	6593      	str	r3, [r2, #88]	; 0x58
 800d106:	4b7c      	ldr	r3, [pc, #496]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d10a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d10e:	60fb      	str	r3, [r7, #12]
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	2301      	movs	r3, #1
 800d114:	77fb      	strb	r3, [r7, #31]
 800d116:	4b79      	ldr	r3, [pc, #484]	; (800d2fc <HAL_RCC_OscConfig+0x4bc>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d118      	bne.n	800d154 <HAL_RCC_OscConfig+0x314>
 800d122:	4b76      	ldr	r3, [pc, #472]	; (800d2fc <HAL_RCC_OscConfig+0x4bc>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	4a75      	ldr	r2, [pc, #468]	; (800d2fc <HAL_RCC_OscConfig+0x4bc>)
 800d128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d12c:	6013      	str	r3, [r2, #0]
 800d12e:	f7fd f931 	bl	800a394 <HAL_GetTick>
 800d132:	6138      	str	r0, [r7, #16]
 800d134:	e008      	b.n	800d148 <HAL_RCC_OscConfig+0x308>
 800d136:	f7fd f92d 	bl	800a394 <HAL_GetTick>
 800d13a:	4602      	mov	r2, r0
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	1ad3      	subs	r3, r2, r3
 800d140:	2b02      	cmp	r3, #2
 800d142:	d901      	bls.n	800d148 <HAL_RCC_OscConfig+0x308>
 800d144:	2303      	movs	r3, #3
 800d146:	e183      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d148:	4b6c      	ldr	r3, [pc, #432]	; (800d2fc <HAL_RCC_OscConfig+0x4bc>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d150:	2b00      	cmp	r3, #0
 800d152:	d0f0      	beq.n	800d136 <HAL_RCC_OscConfig+0x2f6>
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	689b      	ldr	r3, [r3, #8]
 800d158:	2b01      	cmp	r3, #1
 800d15a:	d108      	bne.n	800d16e <HAL_RCC_OscConfig+0x32e>
 800d15c:	4b66      	ldr	r3, [pc, #408]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d15e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d162:	4a65      	ldr	r2, [pc, #404]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d164:	f043 0301 	orr.w	r3, r3, #1
 800d168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d16c:	e024      	b.n	800d1b8 <HAL_RCC_OscConfig+0x378>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	689b      	ldr	r3, [r3, #8]
 800d172:	2b05      	cmp	r3, #5
 800d174:	d110      	bne.n	800d198 <HAL_RCC_OscConfig+0x358>
 800d176:	4b60      	ldr	r3, [pc, #384]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d17c:	4a5e      	ldr	r2, [pc, #376]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d17e:	f043 0304 	orr.w	r3, r3, #4
 800d182:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d186:	4b5c      	ldr	r3, [pc, #368]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d18c:	4a5a      	ldr	r2, [pc, #360]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d18e:	f043 0301 	orr.w	r3, r3, #1
 800d192:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d196:	e00f      	b.n	800d1b8 <HAL_RCC_OscConfig+0x378>
 800d198:	4b57      	ldr	r3, [pc, #348]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d19a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d19e:	4a56      	ldr	r2, [pc, #344]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d1a0:	f023 0301 	bic.w	r3, r3, #1
 800d1a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d1a8:	4b53      	ldr	r3, [pc, #332]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d1aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1ae:	4a52      	ldr	r2, [pc, #328]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d1b0:	f023 0304 	bic.w	r3, r3, #4
 800d1b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	689b      	ldr	r3, [r3, #8]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d016      	beq.n	800d1ee <HAL_RCC_OscConfig+0x3ae>
 800d1c0:	f7fd f8e8 	bl	800a394 <HAL_GetTick>
 800d1c4:	6138      	str	r0, [r7, #16]
 800d1c6:	e00a      	b.n	800d1de <HAL_RCC_OscConfig+0x39e>
 800d1c8:	f7fd f8e4 	bl	800a394 <HAL_GetTick>
 800d1cc:	4602      	mov	r2, r0
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	1ad3      	subs	r3, r2, r3
 800d1d2:	f241 3288 	movw	r2, #5000	; 0x1388
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d901      	bls.n	800d1de <HAL_RCC_OscConfig+0x39e>
 800d1da:	2303      	movs	r3, #3
 800d1dc:	e138      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d1de:	4b46      	ldr	r3, [pc, #280]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d1e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1e4:	f003 0302 	and.w	r3, r3, #2
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d0ed      	beq.n	800d1c8 <HAL_RCC_OscConfig+0x388>
 800d1ec:	e015      	b.n	800d21a <HAL_RCC_OscConfig+0x3da>
 800d1ee:	f7fd f8d1 	bl	800a394 <HAL_GetTick>
 800d1f2:	6138      	str	r0, [r7, #16]
 800d1f4:	e00a      	b.n	800d20c <HAL_RCC_OscConfig+0x3cc>
 800d1f6:	f7fd f8cd 	bl	800a394 <HAL_GetTick>
 800d1fa:	4602      	mov	r2, r0
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	1ad3      	subs	r3, r2, r3
 800d200:	f241 3288 	movw	r2, #5000	; 0x1388
 800d204:	4293      	cmp	r3, r2
 800d206:	d901      	bls.n	800d20c <HAL_RCC_OscConfig+0x3cc>
 800d208:	2303      	movs	r3, #3
 800d20a:	e121      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d20c:	4b3a      	ldr	r3, [pc, #232]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d20e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d212:	f003 0302 	and.w	r3, r3, #2
 800d216:	2b00      	cmp	r3, #0
 800d218:	d1ed      	bne.n	800d1f6 <HAL_RCC_OscConfig+0x3b6>
 800d21a:	7ffb      	ldrb	r3, [r7, #31]
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d105      	bne.n	800d22c <HAL_RCC_OscConfig+0x3ec>
 800d220:	4b35      	ldr	r3, [pc, #212]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d224:	4a34      	ldr	r2, [pc, #208]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d226:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d22a:	6593      	str	r3, [r2, #88]	; 0x58
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f003 0320 	and.w	r3, r3, #32
 800d234:	2b00      	cmp	r3, #0
 800d236:	d03c      	beq.n	800d2b2 <HAL_RCC_OscConfig+0x472>
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	699b      	ldr	r3, [r3, #24]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d01c      	beq.n	800d27a <HAL_RCC_OscConfig+0x43a>
 800d240:	4b2d      	ldr	r3, [pc, #180]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d242:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d246:	4a2c      	ldr	r2, [pc, #176]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d248:	f043 0301 	orr.w	r3, r3, #1
 800d24c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
 800d250:	f7fd f8a0 	bl	800a394 <HAL_GetTick>
 800d254:	6138      	str	r0, [r7, #16]
 800d256:	e008      	b.n	800d26a <HAL_RCC_OscConfig+0x42a>
 800d258:	f7fd f89c 	bl	800a394 <HAL_GetTick>
 800d25c:	4602      	mov	r2, r0
 800d25e:	693b      	ldr	r3, [r7, #16]
 800d260:	1ad3      	subs	r3, r2, r3
 800d262:	2b02      	cmp	r3, #2
 800d264:	d901      	bls.n	800d26a <HAL_RCC_OscConfig+0x42a>
 800d266:	2303      	movs	r3, #3
 800d268:	e0f2      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d26a:	4b23      	ldr	r3, [pc, #140]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d26c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d270:	f003 0302 	and.w	r3, r3, #2
 800d274:	2b00      	cmp	r3, #0
 800d276:	d0ef      	beq.n	800d258 <HAL_RCC_OscConfig+0x418>
 800d278:	e01b      	b.n	800d2b2 <HAL_RCC_OscConfig+0x472>
 800d27a:	4b1f      	ldr	r3, [pc, #124]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d27c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d280:	4a1d      	ldr	r2, [pc, #116]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d282:	f023 0301 	bic.w	r3, r3, #1
 800d286:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
 800d28a:	f7fd f883 	bl	800a394 <HAL_GetTick>
 800d28e:	6138      	str	r0, [r7, #16]
 800d290:	e008      	b.n	800d2a4 <HAL_RCC_OscConfig+0x464>
 800d292:	f7fd f87f 	bl	800a394 <HAL_GetTick>
 800d296:	4602      	mov	r2, r0
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	1ad3      	subs	r3, r2, r3
 800d29c:	2b02      	cmp	r3, #2
 800d29e:	d901      	bls.n	800d2a4 <HAL_RCC_OscConfig+0x464>
 800d2a0:	2303      	movs	r3, #3
 800d2a2:	e0d5      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d2a4:	4b14      	ldr	r3, [pc, #80]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d2a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d2aa:	f003 0302 	and.w	r3, r3, #2
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d1ef      	bne.n	800d292 <HAL_RCC_OscConfig+0x452>
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	69db      	ldr	r3, [r3, #28]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	f000 80c9 	beq.w	800d44e <HAL_RCC_OscConfig+0x60e>
 800d2bc:	4b0e      	ldr	r3, [pc, #56]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d2be:	689b      	ldr	r3, [r3, #8]
 800d2c0:	f003 030c 	and.w	r3, r3, #12
 800d2c4:	2b0c      	cmp	r3, #12
 800d2c6:	f000 8083 	beq.w	800d3d0 <HAL_RCC_OscConfig+0x590>
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	69db      	ldr	r3, [r3, #28]
 800d2ce:	2b02      	cmp	r3, #2
 800d2d0:	d15e      	bne.n	800d390 <HAL_RCC_OscConfig+0x550>
 800d2d2:	4b09      	ldr	r3, [pc, #36]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	4a08      	ldr	r2, [pc, #32]	; (800d2f8 <HAL_RCC_OscConfig+0x4b8>)
 800d2d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d2dc:	6013      	str	r3, [r2, #0]
 800d2de:	f7fd f859 	bl	800a394 <HAL_GetTick>
 800d2e2:	6138      	str	r0, [r7, #16]
 800d2e4:	e00c      	b.n	800d300 <HAL_RCC_OscConfig+0x4c0>
 800d2e6:	f7fd f855 	bl	800a394 <HAL_GetTick>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	693b      	ldr	r3, [r7, #16]
 800d2ee:	1ad3      	subs	r3, r2, r3
 800d2f0:	2b02      	cmp	r3, #2
 800d2f2:	d905      	bls.n	800d300 <HAL_RCC_OscConfig+0x4c0>
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	e0ab      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d2f8:	40021000 	.word	0x40021000
 800d2fc:	40007000 	.word	0x40007000
 800d300:	4b55      	ldr	r3, [pc, #340]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d1ec      	bne.n	800d2e6 <HAL_RCC_OscConfig+0x4a6>
 800d30c:	4b52      	ldr	r3, [pc, #328]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d30e:	68da      	ldr	r2, [r3, #12]
 800d310:	4b52      	ldr	r3, [pc, #328]	; (800d45c <HAL_RCC_OscConfig+0x61c>)
 800d312:	4013      	ands	r3, r2
 800d314:	687a      	ldr	r2, [r7, #4]
 800d316:	6a11      	ldr	r1, [r2, #32]
 800d318:	687a      	ldr	r2, [r7, #4]
 800d31a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800d31c:	3a01      	subs	r2, #1
 800d31e:	0112      	lsls	r2, r2, #4
 800d320:	4311      	orrs	r1, r2
 800d322:	687a      	ldr	r2, [r7, #4]
 800d324:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800d326:	0212      	lsls	r2, r2, #8
 800d328:	4311      	orrs	r1, r2
 800d32a:	687a      	ldr	r2, [r7, #4]
 800d32c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d32e:	0852      	lsrs	r2, r2, #1
 800d330:	3a01      	subs	r2, #1
 800d332:	0552      	lsls	r2, r2, #21
 800d334:	4311      	orrs	r1, r2
 800d336:	687a      	ldr	r2, [r7, #4]
 800d338:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d33a:	0852      	lsrs	r2, r2, #1
 800d33c:	3a01      	subs	r2, #1
 800d33e:	0652      	lsls	r2, r2, #25
 800d340:	4311      	orrs	r1, r2
 800d342:	687a      	ldr	r2, [r7, #4]
 800d344:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d346:	06d2      	lsls	r2, r2, #27
 800d348:	430a      	orrs	r2, r1
 800d34a:	4943      	ldr	r1, [pc, #268]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d34c:	4313      	orrs	r3, r2
 800d34e:	60cb      	str	r3, [r1, #12]
 800d350:	4b41      	ldr	r3, [pc, #260]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a40      	ldr	r2, [pc, #256]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d356:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d35a:	6013      	str	r3, [r2, #0]
 800d35c:	4b3e      	ldr	r3, [pc, #248]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d35e:	68db      	ldr	r3, [r3, #12]
 800d360:	4a3d      	ldr	r2, [pc, #244]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d366:	60d3      	str	r3, [r2, #12]
 800d368:	f7fd f814 	bl	800a394 <HAL_GetTick>
 800d36c:	6138      	str	r0, [r7, #16]
 800d36e:	e008      	b.n	800d382 <HAL_RCC_OscConfig+0x542>
 800d370:	f7fd f810 	bl	800a394 <HAL_GetTick>
 800d374:	4602      	mov	r2, r0
 800d376:	693b      	ldr	r3, [r7, #16]
 800d378:	1ad3      	subs	r3, r2, r3
 800d37a:	2b02      	cmp	r3, #2
 800d37c:	d901      	bls.n	800d382 <HAL_RCC_OscConfig+0x542>
 800d37e:	2303      	movs	r3, #3
 800d380:	e066      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d382:	4b35      	ldr	r3, [pc, #212]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d0f0      	beq.n	800d370 <HAL_RCC_OscConfig+0x530>
 800d38e:	e05e      	b.n	800d44e <HAL_RCC_OscConfig+0x60e>
 800d390:	4b31      	ldr	r3, [pc, #196]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	4a30      	ldr	r2, [pc, #192]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d396:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d39a:	6013      	str	r3, [r2, #0]
 800d39c:	f7fc fffa 	bl	800a394 <HAL_GetTick>
 800d3a0:	6138      	str	r0, [r7, #16]
 800d3a2:	e008      	b.n	800d3b6 <HAL_RCC_OscConfig+0x576>
 800d3a4:	f7fc fff6 	bl	800a394 <HAL_GetTick>
 800d3a8:	4602      	mov	r2, r0
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	1ad3      	subs	r3, r2, r3
 800d3ae:	2b02      	cmp	r3, #2
 800d3b0:	d901      	bls.n	800d3b6 <HAL_RCC_OscConfig+0x576>
 800d3b2:	2303      	movs	r3, #3
 800d3b4:	e04c      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d3b6:	4b28      	ldr	r3, [pc, #160]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d1f0      	bne.n	800d3a4 <HAL_RCC_OscConfig+0x564>
 800d3c2:	4b25      	ldr	r3, [pc, #148]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d3c4:	68da      	ldr	r2, [r3, #12]
 800d3c6:	4924      	ldr	r1, [pc, #144]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d3c8:	4b25      	ldr	r3, [pc, #148]	; (800d460 <HAL_RCC_OscConfig+0x620>)
 800d3ca:	4013      	ands	r3, r2
 800d3cc:	60cb      	str	r3, [r1, #12]
 800d3ce:	e03e      	b.n	800d44e <HAL_RCC_OscConfig+0x60e>
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	69db      	ldr	r3, [r3, #28]
 800d3d4:	2b01      	cmp	r3, #1
 800d3d6:	d101      	bne.n	800d3dc <HAL_RCC_OscConfig+0x59c>
 800d3d8:	2301      	movs	r3, #1
 800d3da:	e039      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d3dc:	4b1e      	ldr	r3, [pc, #120]	; (800d458 <HAL_RCC_OscConfig+0x618>)
 800d3de:	68db      	ldr	r3, [r3, #12]
 800d3e0:	617b      	str	r3, [r7, #20]
 800d3e2:	697b      	ldr	r3, [r7, #20]
 800d3e4:	f003 0203 	and.w	r2, r3, #3
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6a1b      	ldr	r3, [r3, #32]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	d12c      	bne.n	800d44a <HAL_RCC_OscConfig+0x60a>
 800d3f0:	697b      	ldr	r3, [r7, #20]
 800d3f2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3fa:	3b01      	subs	r3, #1
 800d3fc:	011b      	lsls	r3, r3, #4
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d123      	bne.n	800d44a <HAL_RCC_OscConfig+0x60a>
 800d402:	697b      	ldr	r3, [r7, #20]
 800d404:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d40c:	021b      	lsls	r3, r3, #8
 800d40e:	429a      	cmp	r2, r3
 800d410:	d11b      	bne.n	800d44a <HAL_RCC_OscConfig+0x60a>
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d41c:	06db      	lsls	r3, r3, #27
 800d41e:	429a      	cmp	r2, r3
 800d420:	d113      	bne.n	800d44a <HAL_RCC_OscConfig+0x60a>
 800d422:	697b      	ldr	r3, [r7, #20]
 800d424:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d42c:	085b      	lsrs	r3, r3, #1
 800d42e:	3b01      	subs	r3, #1
 800d430:	055b      	lsls	r3, r3, #21
 800d432:	429a      	cmp	r2, r3
 800d434:	d109      	bne.n	800d44a <HAL_RCC_OscConfig+0x60a>
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d440:	085b      	lsrs	r3, r3, #1
 800d442:	3b01      	subs	r3, #1
 800d444:	065b      	lsls	r3, r3, #25
 800d446:	429a      	cmp	r2, r3
 800d448:	d001      	beq.n	800d44e <HAL_RCC_OscConfig+0x60e>
 800d44a:	2301      	movs	r3, #1
 800d44c:	e000      	b.n	800d450 <HAL_RCC_OscConfig+0x610>
 800d44e:	2300      	movs	r3, #0
 800d450:	4618      	mov	r0, r3
 800d452:	3720      	adds	r7, #32
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}
 800d458:	40021000 	.word	0x40021000
 800d45c:	019f800c 	.word	0x019f800c
 800d460:	feeefffc 	.word	0xfeeefffc

0800d464 <HAL_RCC_ClockConfig>:
 800d464:	b580      	push	{r7, lr}
 800d466:	b086      	sub	sp, #24
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]
 800d46c:	6039      	str	r1, [r7, #0]
 800d46e:	2300      	movs	r3, #0
 800d470:	617b      	str	r3, [r7, #20]
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d101      	bne.n	800d47c <HAL_RCC_ClockConfig+0x18>
 800d478:	2301      	movs	r3, #1
 800d47a:	e11e      	b.n	800d6ba <HAL_RCC_ClockConfig+0x256>
 800d47c:	4b91      	ldr	r3, [pc, #580]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f003 030f 	and.w	r3, r3, #15
 800d484:	683a      	ldr	r2, [r7, #0]
 800d486:	429a      	cmp	r2, r3
 800d488:	d910      	bls.n	800d4ac <HAL_RCC_ClockConfig+0x48>
 800d48a:	4b8e      	ldr	r3, [pc, #568]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	f023 020f 	bic.w	r2, r3, #15
 800d492:	498c      	ldr	r1, [pc, #560]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	4313      	orrs	r3, r2
 800d498:	600b      	str	r3, [r1, #0]
 800d49a:	4b8a      	ldr	r3, [pc, #552]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f003 030f 	and.w	r3, r3, #15
 800d4a2:	683a      	ldr	r2, [r7, #0]
 800d4a4:	429a      	cmp	r2, r3
 800d4a6:	d001      	beq.n	800d4ac <HAL_RCC_ClockConfig+0x48>
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	e106      	b.n	800d6ba <HAL_RCC_ClockConfig+0x256>
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	f003 0301 	and.w	r3, r3, #1
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d073      	beq.n	800d5a0 <HAL_RCC_ClockConfig+0x13c>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	685b      	ldr	r3, [r3, #4]
 800d4bc:	2b03      	cmp	r3, #3
 800d4be:	d129      	bne.n	800d514 <HAL_RCC_ClockConfig+0xb0>
 800d4c0:	4b81      	ldr	r3, [pc, #516]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d101      	bne.n	800d4d0 <HAL_RCC_ClockConfig+0x6c>
 800d4cc:	2301      	movs	r3, #1
 800d4ce:	e0f4      	b.n	800d6ba <HAL_RCC_ClockConfig+0x256>
 800d4d0:	f000 f99e 	bl	800d810 <RCC_GetSysClockFreqFromPLLSource>
 800d4d4:	6138      	str	r0, [r7, #16]
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	4a7c      	ldr	r2, [pc, #496]	; (800d6cc <HAL_RCC_ClockConfig+0x268>)
 800d4da:	4293      	cmp	r3, r2
 800d4dc:	d93f      	bls.n	800d55e <HAL_RCC_ClockConfig+0xfa>
 800d4de:	4b7a      	ldr	r3, [pc, #488]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d4e0:	689b      	ldr	r3, [r3, #8]
 800d4e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d009      	beq.n	800d4fe <HAL_RCC_ClockConfig+0x9a>
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f003 0302 	and.w	r3, r3, #2
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d033      	beq.n	800d55e <HAL_RCC_ClockConfig+0xfa>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	689b      	ldr	r3, [r3, #8]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d12f      	bne.n	800d55e <HAL_RCC_ClockConfig+0xfa>
 800d4fe:	4b72      	ldr	r3, [pc, #456]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d500:	689b      	ldr	r3, [r3, #8]
 800d502:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d506:	4a70      	ldr	r2, [pc, #448]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d50c:	6093      	str	r3, [r2, #8]
 800d50e:	2380      	movs	r3, #128	; 0x80
 800d510:	617b      	str	r3, [r7, #20]
 800d512:	e024      	b.n	800d55e <HAL_RCC_ClockConfig+0xfa>
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	685b      	ldr	r3, [r3, #4]
 800d518:	2b02      	cmp	r3, #2
 800d51a:	d107      	bne.n	800d52c <HAL_RCC_ClockConfig+0xc8>
 800d51c:	4b6a      	ldr	r3, [pc, #424]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d524:	2b00      	cmp	r3, #0
 800d526:	d109      	bne.n	800d53c <HAL_RCC_ClockConfig+0xd8>
 800d528:	2301      	movs	r3, #1
 800d52a:	e0c6      	b.n	800d6ba <HAL_RCC_ClockConfig+0x256>
 800d52c:	4b66      	ldr	r3, [pc, #408]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d534:	2b00      	cmp	r3, #0
 800d536:	d101      	bne.n	800d53c <HAL_RCC_ClockConfig+0xd8>
 800d538:	2301      	movs	r3, #1
 800d53a:	e0be      	b.n	800d6ba <HAL_RCC_ClockConfig+0x256>
 800d53c:	f000 f8ce 	bl	800d6dc <HAL_RCC_GetSysClockFreq>
 800d540:	6138      	str	r0, [r7, #16]
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	4a61      	ldr	r2, [pc, #388]	; (800d6cc <HAL_RCC_ClockConfig+0x268>)
 800d546:	4293      	cmp	r3, r2
 800d548:	d909      	bls.n	800d55e <HAL_RCC_ClockConfig+0xfa>
 800d54a:	4b5f      	ldr	r3, [pc, #380]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d54c:	689b      	ldr	r3, [r3, #8]
 800d54e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d552:	4a5d      	ldr	r2, [pc, #372]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d558:	6093      	str	r3, [r2, #8]
 800d55a:	2380      	movs	r3, #128	; 0x80
 800d55c:	617b      	str	r3, [r7, #20]
 800d55e:	4b5a      	ldr	r3, [pc, #360]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d560:	689b      	ldr	r3, [r3, #8]
 800d562:	f023 0203 	bic.w	r2, r3, #3
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	4957      	ldr	r1, [pc, #348]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d56c:	4313      	orrs	r3, r2
 800d56e:	608b      	str	r3, [r1, #8]
 800d570:	f7fc ff10 	bl	800a394 <HAL_GetTick>
 800d574:	60f8      	str	r0, [r7, #12]
 800d576:	e00a      	b.n	800d58e <HAL_RCC_ClockConfig+0x12a>
 800d578:	f7fc ff0c 	bl	800a394 <HAL_GetTick>
 800d57c:	4602      	mov	r2, r0
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	1ad3      	subs	r3, r2, r3
 800d582:	f241 3288 	movw	r2, #5000	; 0x1388
 800d586:	4293      	cmp	r3, r2
 800d588:	d901      	bls.n	800d58e <HAL_RCC_ClockConfig+0x12a>
 800d58a:	2303      	movs	r3, #3
 800d58c:	e095      	b.n	800d6ba <HAL_RCC_ClockConfig+0x256>
 800d58e:	4b4e      	ldr	r3, [pc, #312]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d590:	689b      	ldr	r3, [r3, #8]
 800d592:	f003 020c 	and.w	r2, r3, #12
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	685b      	ldr	r3, [r3, #4]
 800d59a:	009b      	lsls	r3, r3, #2
 800d59c:	429a      	cmp	r2, r3
 800d59e:	d1eb      	bne.n	800d578 <HAL_RCC_ClockConfig+0x114>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f003 0302 	and.w	r3, r3, #2
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d023      	beq.n	800d5f4 <HAL_RCC_ClockConfig+0x190>
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	f003 0304 	and.w	r3, r3, #4
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d005      	beq.n	800d5c4 <HAL_RCC_ClockConfig+0x160>
 800d5b8:	4b43      	ldr	r3, [pc, #268]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d5ba:	689b      	ldr	r3, [r3, #8]
 800d5bc:	4a42      	ldr	r2, [pc, #264]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d5be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d5c2:	6093      	str	r3, [r2, #8]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f003 0308 	and.w	r3, r3, #8
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d007      	beq.n	800d5e0 <HAL_RCC_ClockConfig+0x17c>
 800d5d0:	4b3d      	ldr	r3, [pc, #244]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d5d2:	689b      	ldr	r3, [r3, #8]
 800d5d4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800d5d8:	4a3b      	ldr	r2, [pc, #236]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d5da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d5de:	6093      	str	r3, [r2, #8]
 800d5e0:	4b39      	ldr	r3, [pc, #228]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d5e2:	689b      	ldr	r3, [r3, #8]
 800d5e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	689b      	ldr	r3, [r3, #8]
 800d5ec:	4936      	ldr	r1, [pc, #216]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d5ee:	4313      	orrs	r3, r2
 800d5f0:	608b      	str	r3, [r1, #8]
 800d5f2:	e008      	b.n	800d606 <HAL_RCC_ClockConfig+0x1a2>
 800d5f4:	697b      	ldr	r3, [r7, #20]
 800d5f6:	2b80      	cmp	r3, #128	; 0x80
 800d5f8:	d105      	bne.n	800d606 <HAL_RCC_ClockConfig+0x1a2>
 800d5fa:	4b33      	ldr	r3, [pc, #204]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d5fc:	689b      	ldr	r3, [r3, #8]
 800d5fe:	4a32      	ldr	r2, [pc, #200]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d600:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d604:	6093      	str	r3, [r2, #8]
 800d606:	4b2f      	ldr	r3, [pc, #188]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f003 030f 	and.w	r3, r3, #15
 800d60e:	683a      	ldr	r2, [r7, #0]
 800d610:	429a      	cmp	r2, r3
 800d612:	d21d      	bcs.n	800d650 <HAL_RCC_ClockConfig+0x1ec>
 800d614:	4b2b      	ldr	r3, [pc, #172]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	f023 020f 	bic.w	r2, r3, #15
 800d61c:	4929      	ldr	r1, [pc, #164]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	4313      	orrs	r3, r2
 800d622:	600b      	str	r3, [r1, #0]
 800d624:	f7fc feb6 	bl	800a394 <HAL_GetTick>
 800d628:	60f8      	str	r0, [r7, #12]
 800d62a:	e00a      	b.n	800d642 <HAL_RCC_ClockConfig+0x1de>
 800d62c:	f7fc feb2 	bl	800a394 <HAL_GetTick>
 800d630:	4602      	mov	r2, r0
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	1ad3      	subs	r3, r2, r3
 800d636:	f241 3288 	movw	r2, #5000	; 0x1388
 800d63a:	4293      	cmp	r3, r2
 800d63c:	d901      	bls.n	800d642 <HAL_RCC_ClockConfig+0x1de>
 800d63e:	2303      	movs	r3, #3
 800d640:	e03b      	b.n	800d6ba <HAL_RCC_ClockConfig+0x256>
 800d642:	4b20      	ldr	r3, [pc, #128]	; (800d6c4 <HAL_RCC_ClockConfig+0x260>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	f003 030f 	and.w	r3, r3, #15
 800d64a:	683a      	ldr	r2, [r7, #0]
 800d64c:	429a      	cmp	r2, r3
 800d64e:	d1ed      	bne.n	800d62c <HAL_RCC_ClockConfig+0x1c8>
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f003 0304 	and.w	r3, r3, #4
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d008      	beq.n	800d66e <HAL_RCC_ClockConfig+0x20a>
 800d65c:	4b1a      	ldr	r3, [pc, #104]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d65e:	689b      	ldr	r3, [r3, #8]
 800d660:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	68db      	ldr	r3, [r3, #12]
 800d668:	4917      	ldr	r1, [pc, #92]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d66a:	4313      	orrs	r3, r2
 800d66c:	608b      	str	r3, [r1, #8]
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	f003 0308 	and.w	r3, r3, #8
 800d676:	2b00      	cmp	r3, #0
 800d678:	d009      	beq.n	800d68e <HAL_RCC_ClockConfig+0x22a>
 800d67a:	4b13      	ldr	r3, [pc, #76]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d67c:	689b      	ldr	r3, [r3, #8]
 800d67e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	691b      	ldr	r3, [r3, #16]
 800d686:	00db      	lsls	r3, r3, #3
 800d688:	490f      	ldr	r1, [pc, #60]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d68a:	4313      	orrs	r3, r2
 800d68c:	608b      	str	r3, [r1, #8]
 800d68e:	f000 f825 	bl	800d6dc <HAL_RCC_GetSysClockFreq>
 800d692:	4602      	mov	r2, r0
 800d694:	4b0c      	ldr	r3, [pc, #48]	; (800d6c8 <HAL_RCC_ClockConfig+0x264>)
 800d696:	689b      	ldr	r3, [r3, #8]
 800d698:	091b      	lsrs	r3, r3, #4
 800d69a:	f003 030f 	and.w	r3, r3, #15
 800d69e:	490c      	ldr	r1, [pc, #48]	; (800d6d0 <HAL_RCC_ClockConfig+0x26c>)
 800d6a0:	5ccb      	ldrb	r3, [r1, r3]
 800d6a2:	f003 031f 	and.w	r3, r3, #31
 800d6a6:	fa22 f303 	lsr.w	r3, r2, r3
 800d6aa:	4a0a      	ldr	r2, [pc, #40]	; (800d6d4 <HAL_RCC_ClockConfig+0x270>)
 800d6ac:	6013      	str	r3, [r2, #0]
 800d6ae:	4b0a      	ldr	r3, [pc, #40]	; (800d6d8 <HAL_RCC_ClockConfig+0x274>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f7fc fe22 	bl	800a2fc <HAL_InitTick>
 800d6b8:	4603      	mov	r3, r0
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	3718      	adds	r7, #24
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	bd80      	pop	{r7, pc}
 800d6c2:	bf00      	nop
 800d6c4:	40022000 	.word	0x40022000
 800d6c8:	40021000 	.word	0x40021000
 800d6cc:	04c4b400 	.word	0x04c4b400
 800d6d0:	08018380 	.word	0x08018380
 800d6d4:	20000074 	.word	0x20000074
 800d6d8:	20000078 	.word	0x20000078

0800d6dc <HAL_RCC_GetSysClockFreq>:
 800d6dc:	b480      	push	{r7}
 800d6de:	b087      	sub	sp, #28
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	4b2c      	ldr	r3, [pc, #176]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d6e4:	689b      	ldr	r3, [r3, #8]
 800d6e6:	f003 030c 	and.w	r3, r3, #12
 800d6ea:	2b04      	cmp	r3, #4
 800d6ec:	d102      	bne.n	800d6f4 <HAL_RCC_GetSysClockFreq+0x18>
 800d6ee:	4b2a      	ldr	r3, [pc, #168]	; (800d798 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d6f0:	613b      	str	r3, [r7, #16]
 800d6f2:	e047      	b.n	800d784 <HAL_RCC_GetSysClockFreq+0xa8>
 800d6f4:	4b27      	ldr	r3, [pc, #156]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d6f6:	689b      	ldr	r3, [r3, #8]
 800d6f8:	f003 030c 	and.w	r3, r3, #12
 800d6fc:	2b08      	cmp	r3, #8
 800d6fe:	d102      	bne.n	800d706 <HAL_RCC_GetSysClockFreq+0x2a>
 800d700:	4b26      	ldr	r3, [pc, #152]	; (800d79c <HAL_RCC_GetSysClockFreq+0xc0>)
 800d702:	613b      	str	r3, [r7, #16]
 800d704:	e03e      	b.n	800d784 <HAL_RCC_GetSysClockFreq+0xa8>
 800d706:	4b23      	ldr	r3, [pc, #140]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d708:	689b      	ldr	r3, [r3, #8]
 800d70a:	f003 030c 	and.w	r3, r3, #12
 800d70e:	2b0c      	cmp	r3, #12
 800d710:	d136      	bne.n	800d780 <HAL_RCC_GetSysClockFreq+0xa4>
 800d712:	4b20      	ldr	r3, [pc, #128]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d714:	68db      	ldr	r3, [r3, #12]
 800d716:	f003 0303 	and.w	r3, r3, #3
 800d71a:	60fb      	str	r3, [r7, #12]
 800d71c:	4b1d      	ldr	r3, [pc, #116]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d71e:	68db      	ldr	r3, [r3, #12]
 800d720:	091b      	lsrs	r3, r3, #4
 800d722:	f003 030f 	and.w	r3, r3, #15
 800d726:	3301      	adds	r3, #1
 800d728:	60bb      	str	r3, [r7, #8]
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	2b03      	cmp	r3, #3
 800d72e:	d10c      	bne.n	800d74a <HAL_RCC_GetSysClockFreq+0x6e>
 800d730:	4a1a      	ldr	r2, [pc, #104]	; (800d79c <HAL_RCC_GetSysClockFreq+0xc0>)
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	fbb2 f3f3 	udiv	r3, r2, r3
 800d738:	4a16      	ldr	r2, [pc, #88]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d73a:	68d2      	ldr	r2, [r2, #12]
 800d73c:	0a12      	lsrs	r2, r2, #8
 800d73e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d742:	fb02 f303 	mul.w	r3, r2, r3
 800d746:	617b      	str	r3, [r7, #20]
 800d748:	e00c      	b.n	800d764 <HAL_RCC_GetSysClockFreq+0x88>
 800d74a:	4a13      	ldr	r2, [pc, #76]	; (800d798 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d74c:	68bb      	ldr	r3, [r7, #8]
 800d74e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d752:	4a10      	ldr	r2, [pc, #64]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d754:	68d2      	ldr	r2, [r2, #12]
 800d756:	0a12      	lsrs	r2, r2, #8
 800d758:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d75c:	fb02 f303 	mul.w	r3, r2, r3
 800d760:	617b      	str	r3, [r7, #20]
 800d762:	bf00      	nop
 800d764:	4b0b      	ldr	r3, [pc, #44]	; (800d794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d766:	68db      	ldr	r3, [r3, #12]
 800d768:	0e5b      	lsrs	r3, r3, #25
 800d76a:	f003 0303 	and.w	r3, r3, #3
 800d76e:	3301      	adds	r3, #1
 800d770:	005b      	lsls	r3, r3, #1
 800d772:	607b      	str	r3, [r7, #4]
 800d774:	697a      	ldr	r2, [r7, #20]
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	fbb2 f3f3 	udiv	r3, r2, r3
 800d77c:	613b      	str	r3, [r7, #16]
 800d77e:	e001      	b.n	800d784 <HAL_RCC_GetSysClockFreq+0xa8>
 800d780:	2300      	movs	r3, #0
 800d782:	613b      	str	r3, [r7, #16]
 800d784:	693b      	ldr	r3, [r7, #16]
 800d786:	4618      	mov	r0, r3
 800d788:	371c      	adds	r7, #28
 800d78a:	46bd      	mov	sp, r7
 800d78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d790:	4770      	bx	lr
 800d792:	bf00      	nop
 800d794:	40021000 	.word	0x40021000
 800d798:	00f42400 	.word	0x00f42400
 800d79c:	007a1200 	.word	0x007a1200

0800d7a0 <HAL_RCC_GetHCLKFreq>:
 800d7a0:	b480      	push	{r7}
 800d7a2:	af00      	add	r7, sp, #0
 800d7a4:	4b03      	ldr	r3, [pc, #12]	; (800d7b4 <HAL_RCC_GetHCLKFreq+0x14>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr
 800d7b2:	bf00      	nop
 800d7b4:	20000074 	.word	0x20000074

0800d7b8 <HAL_RCC_GetPCLK1Freq>:
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	af00      	add	r7, sp, #0
 800d7bc:	f7ff fff0 	bl	800d7a0 <HAL_RCC_GetHCLKFreq>
 800d7c0:	4602      	mov	r2, r0
 800d7c2:	4b06      	ldr	r3, [pc, #24]	; (800d7dc <HAL_RCC_GetPCLK1Freq+0x24>)
 800d7c4:	689b      	ldr	r3, [r3, #8]
 800d7c6:	0a1b      	lsrs	r3, r3, #8
 800d7c8:	f003 0307 	and.w	r3, r3, #7
 800d7cc:	4904      	ldr	r1, [pc, #16]	; (800d7e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d7ce:	5ccb      	ldrb	r3, [r1, r3]
 800d7d0:	f003 031f 	and.w	r3, r3, #31
 800d7d4:	fa22 f303 	lsr.w	r3, r2, r3
 800d7d8:	4618      	mov	r0, r3
 800d7da:	bd80      	pop	{r7, pc}
 800d7dc:	40021000 	.word	0x40021000
 800d7e0:	08018390 	.word	0x08018390

0800d7e4 <HAL_RCC_GetPCLK2Freq>:
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	af00      	add	r7, sp, #0
 800d7e8:	f7ff ffda 	bl	800d7a0 <HAL_RCC_GetHCLKFreq>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	4b06      	ldr	r3, [pc, #24]	; (800d808 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d7f0:	689b      	ldr	r3, [r3, #8]
 800d7f2:	0adb      	lsrs	r3, r3, #11
 800d7f4:	f003 0307 	and.w	r3, r3, #7
 800d7f8:	4904      	ldr	r1, [pc, #16]	; (800d80c <HAL_RCC_GetPCLK2Freq+0x28>)
 800d7fa:	5ccb      	ldrb	r3, [r1, r3]
 800d7fc:	f003 031f 	and.w	r3, r3, #31
 800d800:	fa22 f303 	lsr.w	r3, r2, r3
 800d804:	4618      	mov	r0, r3
 800d806:	bd80      	pop	{r7, pc}
 800d808:	40021000 	.word	0x40021000
 800d80c:	08018390 	.word	0x08018390

0800d810 <RCC_GetSysClockFreqFromPLLSource>:
 800d810:	b480      	push	{r7}
 800d812:	b087      	sub	sp, #28
 800d814:	af00      	add	r7, sp, #0
 800d816:	4b1e      	ldr	r3, [pc, #120]	; (800d890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d818:	68db      	ldr	r3, [r3, #12]
 800d81a:	f003 0303 	and.w	r3, r3, #3
 800d81e:	613b      	str	r3, [r7, #16]
 800d820:	4b1b      	ldr	r3, [pc, #108]	; (800d890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d822:	68db      	ldr	r3, [r3, #12]
 800d824:	091b      	lsrs	r3, r3, #4
 800d826:	f003 030f 	and.w	r3, r3, #15
 800d82a:	3301      	adds	r3, #1
 800d82c:	60fb      	str	r3, [r7, #12]
 800d82e:	693b      	ldr	r3, [r7, #16]
 800d830:	2b03      	cmp	r3, #3
 800d832:	d10c      	bne.n	800d84e <RCC_GetSysClockFreqFromPLLSource+0x3e>
 800d834:	4a17      	ldr	r2, [pc, #92]	; (800d894 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	fbb2 f3f3 	udiv	r3, r2, r3
 800d83c:	4a14      	ldr	r2, [pc, #80]	; (800d890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d83e:	68d2      	ldr	r2, [r2, #12]
 800d840:	0a12      	lsrs	r2, r2, #8
 800d842:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d846:	fb02 f303 	mul.w	r3, r2, r3
 800d84a:	617b      	str	r3, [r7, #20]
 800d84c:	e00c      	b.n	800d868 <RCC_GetSysClockFreqFromPLLSource+0x58>
 800d84e:	4a12      	ldr	r2, [pc, #72]	; (800d898 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	fbb2 f3f3 	udiv	r3, r2, r3
 800d856:	4a0e      	ldr	r2, [pc, #56]	; (800d890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d858:	68d2      	ldr	r2, [r2, #12]
 800d85a:	0a12      	lsrs	r2, r2, #8
 800d85c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d860:	fb02 f303 	mul.w	r3, r2, r3
 800d864:	617b      	str	r3, [r7, #20]
 800d866:	bf00      	nop
 800d868:	4b09      	ldr	r3, [pc, #36]	; (800d890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d86a:	68db      	ldr	r3, [r3, #12]
 800d86c:	0e5b      	lsrs	r3, r3, #25
 800d86e:	f003 0303 	and.w	r3, r3, #3
 800d872:	3301      	adds	r3, #1
 800d874:	005b      	lsls	r3, r3, #1
 800d876:	60bb      	str	r3, [r7, #8]
 800d878:	697a      	ldr	r2, [r7, #20]
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d880:	607b      	str	r3, [r7, #4]
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	4618      	mov	r0, r3
 800d886:	371c      	adds	r7, #28
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr
 800d890:	40021000 	.word	0x40021000
 800d894:	007a1200 	.word	0x007a1200
 800d898:	00f42400 	.word	0x00f42400

0800d89c <HAL_RCCEx_PeriphCLKConfig>:
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b086      	sub	sp, #24
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	74fb      	strb	r3, [r7, #19]
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	74bb      	strb	r3, [r7, #18]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f000 8098 	beq.w	800d9ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	747b      	strb	r3, [r7, #17]
 800d8be:	4b43      	ldr	r3, [pc, #268]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d8c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d10d      	bne.n	800d8e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 800d8ca:	4b40      	ldr	r3, [pc, #256]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d8cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8ce:	4a3f      	ldr	r2, [pc, #252]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d8d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d8d4:	6593      	str	r3, [r2, #88]	; 0x58
 800d8d6:	4b3d      	ldr	r3, [pc, #244]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d8d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d8de:	60bb      	str	r3, [r7, #8]
 800d8e0:	68bb      	ldr	r3, [r7, #8]
 800d8e2:	2301      	movs	r3, #1
 800d8e4:	747b      	strb	r3, [r7, #17]
 800d8e6:	4b3a      	ldr	r3, [pc, #232]	; (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	4a39      	ldr	r2, [pc, #228]	; (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d8ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d8f0:	6013      	str	r3, [r2, #0]
 800d8f2:	f7fc fd4f 	bl	800a394 <HAL_GetTick>
 800d8f6:	60f8      	str	r0, [r7, #12]
 800d8f8:	e009      	b.n	800d90e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800d8fa:	f7fc fd4b 	bl	800a394 <HAL_GetTick>
 800d8fe:	4602      	mov	r2, r0
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	1ad3      	subs	r3, r2, r3
 800d904:	2b02      	cmp	r3, #2
 800d906:	d902      	bls.n	800d90e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800d908:	2303      	movs	r3, #3
 800d90a:	74fb      	strb	r3, [r7, #19]
 800d90c:	e005      	b.n	800d91a <HAL_RCCEx_PeriphCLKConfig+0x7e>
 800d90e:	4b30      	ldr	r3, [pc, #192]	; (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d916:	2b00      	cmp	r3, #0
 800d918:	d0ef      	beq.n	800d8fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
 800d91a:	7cfb      	ldrb	r3, [r7, #19]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d159      	bne.n	800d9d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
 800d920:	4b2a      	ldr	r3, [pc, #168]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d926:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d92a:	617b      	str	r3, [r7, #20]
 800d92c:	697b      	ldr	r3, [r7, #20]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d01e      	beq.n	800d970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d936:	697a      	ldr	r2, [r7, #20]
 800d938:	429a      	cmp	r2, r3
 800d93a:	d019      	beq.n	800d970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d93c:	4b23      	ldr	r3, [pc, #140]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d93e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d942:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d946:	617b      	str	r3, [r7, #20]
 800d948:	4b20      	ldr	r3, [pc, #128]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d94a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d94e:	4a1f      	ldr	r2, [pc, #124]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d950:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d958:	4b1c      	ldr	r3, [pc, #112]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d95a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d95e:	4a1b      	ldr	r2, [pc, #108]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d964:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d968:	4a18      	ldr	r2, [pc, #96]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d96a:	697b      	ldr	r3, [r7, #20]
 800d96c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	f003 0301 	and.w	r3, r3, #1
 800d976:	2b00      	cmp	r3, #0
 800d978:	d016      	beq.n	800d9a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800d97a:	f7fc fd0b 	bl	800a394 <HAL_GetTick>
 800d97e:	60f8      	str	r0, [r7, #12]
 800d980:	e00b      	b.n	800d99a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800d982:	f7fc fd07 	bl	800a394 <HAL_GetTick>
 800d986:	4602      	mov	r2, r0
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	1ad3      	subs	r3, r2, r3
 800d98c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d990:	4293      	cmp	r3, r2
 800d992:	d902      	bls.n	800d99a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800d994:	2303      	movs	r3, #3
 800d996:	74fb      	strb	r3, [r7, #19]
 800d998:	e006      	b.n	800d9a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800d99a:	4b0c      	ldr	r3, [pc, #48]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d99c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d9a0:	f003 0302 	and.w	r3, r3, #2
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d0ec      	beq.n	800d982 <HAL_RCCEx_PeriphCLKConfig+0xe6>
 800d9a8:	7cfb      	ldrb	r3, [r7, #19]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d10b      	bne.n	800d9c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800d9ae:	4b07      	ldr	r3, [pc, #28]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d9b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d9b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d9bc:	4903      	ldr	r1, [pc, #12]	; (800d9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d9be:	4313      	orrs	r3, r2
 800d9c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d9c4:	e008      	b.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d9c6:	7cfb      	ldrb	r3, [r7, #19]
 800d9c8:	74bb      	strb	r3, [r7, #18]
 800d9ca:	e005      	b.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d9cc:	40021000 	.word	0x40021000
 800d9d0:	40007000 	.word	0x40007000
 800d9d4:	7cfb      	ldrb	r3, [r7, #19]
 800d9d6:	74bb      	strb	r3, [r7, #18]
 800d9d8:	7c7b      	ldrb	r3, [r7, #17]
 800d9da:	2b01      	cmp	r3, #1
 800d9dc:	d105      	bne.n	800d9ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d9de:	4ba7      	ldr	r3, [pc, #668]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9e2:	4aa6      	ldr	r2, [pc, #664]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d9e8:	6593      	str	r3, [r2, #88]	; 0x58
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	f003 0301 	and.w	r3, r3, #1
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d00a      	beq.n	800da0c <HAL_RCCEx_PeriphCLKConfig+0x170>
 800d9f6:	4ba1      	ldr	r3, [pc, #644]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9fc:	f023 0203 	bic.w	r2, r3, #3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	685b      	ldr	r3, [r3, #4]
 800da04:	499d      	ldr	r1, [pc, #628]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da06:	4313      	orrs	r3, r2
 800da08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	f003 0302 	and.w	r3, r3, #2
 800da14:	2b00      	cmp	r3, #0
 800da16:	d00a      	beq.n	800da2e <HAL_RCCEx_PeriphCLKConfig+0x192>
 800da18:	4b98      	ldr	r3, [pc, #608]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da1e:	f023 020c 	bic.w	r2, r3, #12
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	689b      	ldr	r3, [r3, #8]
 800da26:	4995      	ldr	r1, [pc, #596]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da28:	4313      	orrs	r3, r2
 800da2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	f003 0304 	and.w	r3, r3, #4
 800da36:	2b00      	cmp	r3, #0
 800da38:	d00a      	beq.n	800da50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800da3a:	4b90      	ldr	r3, [pc, #576]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da40:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	68db      	ldr	r3, [r3, #12]
 800da48:	498c      	ldr	r1, [pc, #560]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da4a:	4313      	orrs	r3, r2
 800da4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	f003 0308 	and.w	r3, r3, #8
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d00a      	beq.n	800da72 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
 800da5c:	4b87      	ldr	r3, [pc, #540]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da62:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	691b      	ldr	r3, [r3, #16]
 800da6a:	4984      	ldr	r1, [pc, #528]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da6c:	4313      	orrs	r3, r2
 800da6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	f003 0310 	and.w	r3, r3, #16
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d00a      	beq.n	800da94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800da7e:	4b7f      	ldr	r3, [pc, #508]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	695b      	ldr	r3, [r3, #20]
 800da8c:	497b      	ldr	r1, [pc, #492]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da8e:	4313      	orrs	r3, r2
 800da90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	f003 0320 	and.w	r3, r3, #32
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d00a      	beq.n	800dab6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800daa0:	4b76      	ldr	r3, [pc, #472]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800daa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800daa6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	699b      	ldr	r3, [r3, #24]
 800daae:	4973      	ldr	r1, [pc, #460]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dab0:	4313      	orrs	r3, r2
 800dab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d00a      	beq.n	800dad8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
 800dac2:	4b6e      	ldr	r3, [pc, #440]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dac8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	69db      	ldr	r3, [r3, #28]
 800dad0:	496a      	ldr	r1, [pc, #424]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dad2:	4313      	orrs	r3, r2
 800dad4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d00a      	beq.n	800dafa <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800dae4:	4b65      	ldr	r3, [pc, #404]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800daea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6a1b      	ldr	r3, [r3, #32]
 800daf2:	4962      	ldr	r1, [pc, #392]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800daf4:	4313      	orrs	r3, r2
 800daf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800db02:	2b00      	cmp	r3, #0
 800db04:	d00a      	beq.n	800db1c <HAL_RCCEx_PeriphCLKConfig+0x280>
 800db06:	4b5d      	ldr	r3, [pc, #372]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db14:	4959      	ldr	r1, [pc, #356]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db16:	4313      	orrs	r3, r2
 800db18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db24:	2b00      	cmp	r3, #0
 800db26:	d00a      	beq.n	800db3e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800db28:	4b54      	ldr	r3, [pc, #336]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800db2e:	f023 0203 	bic.w	r2, r3, #3
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db36:	4951      	ldr	r1, [pc, #324]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db38:	4313      	orrs	r3, r2
 800db3a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800db46:	2b00      	cmp	r3, #0
 800db48:	d00a      	beq.n	800db60 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800db4a:	4b4c      	ldr	r3, [pc, #304]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db58:	4948      	ldr	r1, [pc, #288]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db5a:	4313      	orrs	r3, r2
 800db5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d015      	beq.n	800db98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800db6c:	4b43      	ldr	r3, [pc, #268]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db7a:	4940      	ldr	r1, [pc, #256]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db7c:	4313      	orrs	r3, r2
 800db7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800db8a:	d105      	bne.n	800db98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800db8c:	4b3b      	ldr	r3, [pc, #236]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db8e:	68db      	ldr	r3, [r3, #12]
 800db90:	4a3a      	ldr	r2, [pc, #232]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800db92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db96:	60d3      	str	r3, [r2, #12]
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d015      	beq.n	800dbd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
 800dba4:	4b35      	ldr	r3, [pc, #212]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dbaa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dbb2:	4932      	ldr	r1, [pc, #200]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dbbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dbc2:	d105      	bne.n	800dbd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
 800dbc4:	4b2d      	ldr	r3, [pc, #180]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbc6:	68db      	ldr	r3, [r3, #12]
 800dbc8:	4a2c      	ldr	r2, [pc, #176]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dbce:	60d3      	str	r3, [r2, #12]
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d015      	beq.n	800dc08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800dbdc:	4b27      	ldr	r3, [pc, #156]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dbe2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbea:	4924      	ldr	r1, [pc, #144]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbec:	4313      	orrs	r3, r2
 800dbee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbf6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800dbfa:	d105      	bne.n	800dc08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800dbfc:	4b1f      	ldr	r3, [pc, #124]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbfe:	68db      	ldr	r3, [r3, #12]
 800dc00:	4a1e      	ldr	r2, [pc, #120]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc06:	60d3      	str	r3, [r2, #12]
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d015      	beq.n	800dc40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800dc14:	4b19      	ldr	r3, [pc, #100]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc1a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc22:	4916      	ldr	r1, [pc, #88]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc24:	4313      	orrs	r3, r2
 800dc26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dc32:	d105      	bne.n	800dc40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800dc34:	4b11      	ldr	r3, [pc, #68]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc36:	68db      	ldr	r3, [r3, #12]
 800dc38:	4a10      	ldr	r2, [pc, #64]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc3e:	60d3      	str	r3, [r2, #12]
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d019      	beq.n	800dc80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800dc4c:	4b0b      	ldr	r3, [pc, #44]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc5a:	4908      	ldr	r1, [pc, #32]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dc6a:	d109      	bne.n	800dc80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800dc6c:	4b03      	ldr	r3, [pc, #12]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc6e:	68db      	ldr	r3, [r3, #12]
 800dc70:	4a02      	ldr	r2, [pc, #8]	; (800dc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc76:	60d3      	str	r3, [r2, #12]
 800dc78:	e002      	b.n	800dc80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800dc7a:	bf00      	nop
 800dc7c:	40021000 	.word	0x40021000
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d015      	beq.n	800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800dc8c:	4b29      	ldr	r3, [pc, #164]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dc8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc92:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc9a:	4926      	ldr	r1, [pc, #152]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dc9c:	4313      	orrs	r3, r2
 800dc9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dca6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dcaa:	d105      	bne.n	800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800dcac:	4b21      	ldr	r3, [pc, #132]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dcae:	68db      	ldr	r3, [r3, #12]
 800dcb0:	4a20      	ldr	r2, [pc, #128]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dcb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dcb6:	60d3      	str	r3, [r2, #12]
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d015      	beq.n	800dcf0 <HAL_RCCEx_PeriphCLKConfig+0x454>
 800dcc4:	4b1b      	ldr	r3, [pc, #108]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dcc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcca:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dcd2:	4918      	ldr	r1, [pc, #96]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dcd4:	4313      	orrs	r3, r2
 800dcd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dcde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dce2:	d105      	bne.n	800dcf0 <HAL_RCCEx_PeriphCLKConfig+0x454>
 800dce4:	4b13      	ldr	r3, [pc, #76]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dce6:	68db      	ldr	r3, [r3, #12]
 800dce8:	4a12      	ldr	r2, [pc, #72]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dcea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dcee:	60d3      	str	r3, [r2, #12]
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d015      	beq.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800dcfc:	4b0d      	ldr	r3, [pc, #52]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dcfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800dd02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd0a:	490a      	ldr	r1, [pc, #40]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dd0c:	4313      	orrs	r3, r2
 800dd0e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dd1a:	d105      	bne.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800dd1c:	4b05      	ldr	r3, [pc, #20]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dd1e:	68db      	ldr	r3, [r3, #12]
 800dd20:	4a04      	ldr	r2, [pc, #16]	; (800dd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dd22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dd26:	60d3      	str	r3, [r2, #12]
 800dd28:	7cbb      	ldrb	r3, [r7, #18]
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	3718      	adds	r7, #24
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	bd80      	pop	{r7, pc}
 800dd32:	bf00      	nop
 800dd34:	40021000 	.word	0x40021000

0800dd38 <HAL_SPI_Init>:
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b084      	sub	sp, #16
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d101      	bne.n	800dd4a <HAL_SPI_Init+0x12>
 800dd46:	2301      	movs	r3, #1
 800dd48:	e09d      	b.n	800de86 <HAL_SPI_Init+0x14e>
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d108      	bne.n	800dd64 <HAL_SPI_Init+0x2c>
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	685b      	ldr	r3, [r3, #4]
 800dd56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800dd5a:	d009      	beq.n	800dd70 <HAL_SPI_Init+0x38>
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	2200      	movs	r2, #0
 800dd60:	61da      	str	r2, [r3, #28]
 800dd62:	e005      	b.n	800dd70 <HAL_SPI_Init+0x38>
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2200      	movs	r2, #0
 800dd68:	611a      	str	r2, [r3, #16]
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	615a      	str	r2, [r3, #20]
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2200      	movs	r2, #0
 800dd74:	629a      	str	r2, [r3, #40]	; 0x28
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d106      	bne.n	800dd90 <HAL_SPI_Init+0x58>
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2200      	movs	r2, #0
 800dd86:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f7fb fae4 	bl	8009358 <HAL_SPI_MspInit>
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2202      	movs	r2, #2
 800dd94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	681a      	ldr	r2, [r3, #0]
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dda6:	601a      	str	r2, [r3, #0]
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	68db      	ldr	r3, [r3, #12]
 800ddac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ddb0:	d902      	bls.n	800ddb8 <HAL_SPI_Init+0x80>
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	60fb      	str	r3, [r7, #12]
 800ddb6:	e002      	b.n	800ddbe <HAL_SPI_Init+0x86>
 800ddb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ddbc:	60fb      	str	r3, [r7, #12]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	68db      	ldr	r3, [r3, #12]
 800ddc2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800ddc6:	d007      	beq.n	800ddd8 <HAL_SPI_Init+0xa0>
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	68db      	ldr	r3, [r3, #12]
 800ddcc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ddd0:	d002      	beq.n	800ddd8 <HAL_SPI_Init+0xa0>
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	629a      	str	r2, [r3, #40]	; 0x28
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	685b      	ldr	r3, [r3, #4]
 800dddc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	689b      	ldr	r3, [r3, #8]
 800dde4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800dde8:	431a      	orrs	r2, r3
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	691b      	ldr	r3, [r3, #16]
 800ddee:	f003 0302 	and.w	r3, r3, #2
 800ddf2:	431a      	orrs	r2, r3
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	695b      	ldr	r3, [r3, #20]
 800ddf8:	f003 0301 	and.w	r3, r3, #1
 800ddfc:	431a      	orrs	r2, r3
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	699b      	ldr	r3, [r3, #24]
 800de02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800de06:	431a      	orrs	r2, r3
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	69db      	ldr	r3, [r3, #28]
 800de0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800de10:	431a      	orrs	r2, r3
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6a1b      	ldr	r3, [r3, #32]
 800de16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de1a:	ea42 0103 	orr.w	r1, r2, r3
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de22:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	430a      	orrs	r2, r1
 800de2c:	601a      	str	r2, [r3, #0]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	699b      	ldr	r3, [r3, #24]
 800de32:	0c1b      	lsrs	r3, r3, #16
 800de34:	f003 0204 	and.w	r2, r3, #4
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de3c:	f003 0310 	and.w	r3, r3, #16
 800de40:	431a      	orrs	r2, r3
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de46:	f003 0308 	and.w	r3, r3, #8
 800de4a:	431a      	orrs	r2, r3
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	68db      	ldr	r3, [r3, #12]
 800de50:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800de54:	ea42 0103 	orr.w	r1, r2, r3
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	430a      	orrs	r2, r1
 800de64:	605a      	str	r2, [r3, #4]
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	69da      	ldr	r2, [r3, #28]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800de74:	61da      	str	r2, [r3, #28]
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	2200      	movs	r2, #0
 800de7a:	661a      	str	r2, [r3, #96]	; 0x60
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	2201      	movs	r2, #1
 800de80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800de84:	2300      	movs	r3, #0
 800de86:	4618      	mov	r0, r3
 800de88:	3710      	adds	r7, #16
 800de8a:	46bd      	mov	sp, r7
 800de8c:	bd80      	pop	{r7, pc}

0800de8e <HAL_SPI_Transmit>:
 800de8e:	b580      	push	{r7, lr}
 800de90:	b088      	sub	sp, #32
 800de92:	af00      	add	r7, sp, #0
 800de94:	60f8      	str	r0, [r7, #12]
 800de96:	60b9      	str	r1, [r7, #8]
 800de98:	603b      	str	r3, [r7, #0]
 800de9a:	4613      	mov	r3, r2
 800de9c:	80fb      	strh	r3, [r7, #6]
 800de9e:	2300      	movs	r3, #0
 800dea0:	77fb      	strb	r3, [r7, #31]
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800dea8:	2b01      	cmp	r3, #1
 800deaa:	d101      	bne.n	800deb0 <HAL_SPI_Transmit+0x22>
 800deac:	2302      	movs	r3, #2
 800deae:	e15f      	b.n	800e170 <HAL_SPI_Transmit+0x2e2>
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	2201      	movs	r2, #1
 800deb4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800deb8:	f7fc fa6c 	bl	800a394 <HAL_GetTick>
 800debc:	61b8      	str	r0, [r7, #24]
 800debe:	88fb      	ldrh	r3, [r7, #6]
 800dec0:	82fb      	strh	r3, [r7, #22]
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800dec8:	b2db      	uxtb	r3, r3
 800deca:	2b01      	cmp	r3, #1
 800decc:	d002      	beq.n	800ded4 <HAL_SPI_Transmit+0x46>
 800dece:	2302      	movs	r3, #2
 800ded0:	77fb      	strb	r3, [r7, #31]
 800ded2:	e148      	b.n	800e166 <HAL_SPI_Transmit+0x2d8>
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d002      	beq.n	800dee0 <HAL_SPI_Transmit+0x52>
 800deda:	88fb      	ldrh	r3, [r7, #6]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d102      	bne.n	800dee6 <HAL_SPI_Transmit+0x58>
 800dee0:	2301      	movs	r3, #1
 800dee2:	77fb      	strb	r3, [r7, #31]
 800dee4:	e13f      	b.n	800e166 <HAL_SPI_Transmit+0x2d8>
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	2203      	movs	r2, #3
 800deea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	2200      	movs	r2, #0
 800def2:	661a      	str	r2, [r3, #96]	; 0x60
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	68ba      	ldr	r2, [r7, #8]
 800def8:	639a      	str	r2, [r3, #56]	; 0x38
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	88fa      	ldrh	r2, [r7, #6]
 800defe:	879a      	strh	r2, [r3, #60]	; 0x3c
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	88fa      	ldrh	r2, [r7, #6]
 800df04:	87da      	strh	r2, [r3, #62]	; 0x3e
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2200      	movs	r2, #0
 800df0a:	641a      	str	r2, [r3, #64]	; 0x40
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	2200      	movs	r2, #0
 800df10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	2200      	movs	r2, #0
 800df18:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2200      	movs	r2, #0
 800df20:	651a      	str	r2, [r3, #80]	; 0x50
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	2200      	movs	r2, #0
 800df26:	64da      	str	r2, [r3, #76]	; 0x4c
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	689b      	ldr	r3, [r3, #8]
 800df2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800df30:	d10f      	bne.n	800df52 <HAL_SPI_Transmit+0xc4>
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	681a      	ldr	r2, [r3, #0]
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800df40:	601a      	str	r2, [r3, #0]
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	681a      	ldr	r2, [r3, #0]
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800df50:	601a      	str	r2, [r3, #0]
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df5c:	2b40      	cmp	r3, #64	; 0x40
 800df5e:	d007      	beq.n	800df70 <HAL_SPI_Transmit+0xe2>
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	681a      	ldr	r2, [r3, #0]
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800df6e:	601a      	str	r2, [r3, #0]
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	68db      	ldr	r3, [r3, #12]
 800df74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800df78:	d94f      	bls.n	800e01a <HAL_SPI_Transmit+0x18c>
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d002      	beq.n	800df88 <HAL_SPI_Transmit+0xfa>
 800df82:	8afb      	ldrh	r3, [r7, #22]
 800df84:	2b01      	cmp	r3, #1
 800df86:	d142      	bne.n	800e00e <HAL_SPI_Transmit+0x180>
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df8c:	881a      	ldrh	r2, [r3, #0]
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	60da      	str	r2, [r3, #12]
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df98:	1c9a      	adds	r2, r3, #2
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	639a      	str	r2, [r3, #56]	; 0x38
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dfa2:	b29b      	uxth	r3, r3
 800dfa4:	3b01      	subs	r3, #1
 800dfa6:	b29a      	uxth	r2, r3
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800dfac:	e02f      	b.n	800e00e <HAL_SPI_Transmit+0x180>
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	f003 0302 	and.w	r3, r3, #2
 800dfb8:	2b02      	cmp	r3, #2
 800dfba:	d112      	bne.n	800dfe2 <HAL_SPI_Transmit+0x154>
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfc0:	881a      	ldrh	r2, [r3, #0]
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	60da      	str	r2, [r3, #12]
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfcc:	1c9a      	adds	r2, r3, #2
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	639a      	str	r2, [r3, #56]	; 0x38
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dfd6:	b29b      	uxth	r3, r3
 800dfd8:	3b01      	subs	r3, #1
 800dfda:	b29a      	uxth	r2, r3
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	87da      	strh	r2, [r3, #62]	; 0x3e
 800dfe0:	e015      	b.n	800e00e <HAL_SPI_Transmit+0x180>
 800dfe2:	f7fc f9d7 	bl	800a394 <HAL_GetTick>
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	69bb      	ldr	r3, [r7, #24]
 800dfea:	1ad3      	subs	r3, r2, r3
 800dfec:	683a      	ldr	r2, [r7, #0]
 800dfee:	429a      	cmp	r2, r3
 800dff0:	d803      	bhi.n	800dffa <HAL_SPI_Transmit+0x16c>
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dff8:	d102      	bne.n	800e000 <HAL_SPI_Transmit+0x172>
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d106      	bne.n	800e00e <HAL_SPI_Transmit+0x180>
 800e000:	2303      	movs	r3, #3
 800e002:	77fb      	strb	r3, [r7, #31]
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	2201      	movs	r2, #1
 800e008:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e00c:	e0ab      	b.n	800e166 <HAL_SPI_Transmit+0x2d8>
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e012:	b29b      	uxth	r3, r3
 800e014:	2b00      	cmp	r3, #0
 800e016:	d1ca      	bne.n	800dfae <HAL_SPI_Transmit+0x120>
 800e018:	e080      	b.n	800e11c <HAL_SPI_Transmit+0x28e>
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	685b      	ldr	r3, [r3, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d002      	beq.n	800e028 <HAL_SPI_Transmit+0x19a>
 800e022:	8afb      	ldrh	r3, [r7, #22]
 800e024:	2b01      	cmp	r3, #1
 800e026:	d174      	bne.n	800e112 <HAL_SPI_Transmit+0x284>
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	2b01      	cmp	r3, #1
 800e030:	d912      	bls.n	800e058 <HAL_SPI_Transmit+0x1ca>
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e036:	881a      	ldrh	r2, [r3, #0]
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	60da      	str	r2, [r3, #12]
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e042:	1c9a      	adds	r2, r3, #2
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	639a      	str	r2, [r3, #56]	; 0x38
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e04c:	b29b      	uxth	r3, r3
 800e04e:	3b02      	subs	r3, #2
 800e050:	b29a      	uxth	r2, r3
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e056:	e05c      	b.n	800e112 <HAL_SPI_Transmit+0x284>
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	330c      	adds	r3, #12
 800e062:	7812      	ldrb	r2, [r2, #0]
 800e064:	701a      	strb	r2, [r3, #0]
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e06a:	1c5a      	adds	r2, r3, #1
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	639a      	str	r2, [r3, #56]	; 0x38
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e074:	b29b      	uxth	r3, r3
 800e076:	3b01      	subs	r3, #1
 800e078:	b29a      	uxth	r2, r3
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e07e:	e048      	b.n	800e112 <HAL_SPI_Transmit+0x284>
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	689b      	ldr	r3, [r3, #8]
 800e086:	f003 0302 	and.w	r3, r3, #2
 800e08a:	2b02      	cmp	r3, #2
 800e08c:	d12b      	bne.n	800e0e6 <HAL_SPI_Transmit+0x258>
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e092:	b29b      	uxth	r3, r3
 800e094:	2b01      	cmp	r3, #1
 800e096:	d912      	bls.n	800e0be <HAL_SPI_Transmit+0x230>
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e09c:	881a      	ldrh	r2, [r3, #0]
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	60da      	str	r2, [r3, #12]
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0a8:	1c9a      	adds	r2, r3, #2
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	639a      	str	r2, [r3, #56]	; 0x38
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e0b2:	b29b      	uxth	r3, r3
 800e0b4:	3b02      	subs	r3, #2
 800e0b6:	b29a      	uxth	r2, r3
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e0bc:	e029      	b.n	800e112 <HAL_SPI_Transmit+0x284>
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	330c      	adds	r3, #12
 800e0c8:	7812      	ldrb	r2, [r2, #0]
 800e0ca:	701a      	strb	r2, [r3, #0]
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0d0:	1c5a      	adds	r2, r3, #1
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	639a      	str	r2, [r3, #56]	; 0x38
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e0da:	b29b      	uxth	r3, r3
 800e0dc:	3b01      	subs	r3, #1
 800e0de:	b29a      	uxth	r2, r3
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e0e4:	e015      	b.n	800e112 <HAL_SPI_Transmit+0x284>
 800e0e6:	f7fc f955 	bl	800a394 <HAL_GetTick>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	69bb      	ldr	r3, [r7, #24]
 800e0ee:	1ad3      	subs	r3, r2, r3
 800e0f0:	683a      	ldr	r2, [r7, #0]
 800e0f2:	429a      	cmp	r2, r3
 800e0f4:	d803      	bhi.n	800e0fe <HAL_SPI_Transmit+0x270>
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0fc:	d102      	bne.n	800e104 <HAL_SPI_Transmit+0x276>
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d106      	bne.n	800e112 <HAL_SPI_Transmit+0x284>
 800e104:	2303      	movs	r3, #3
 800e106:	77fb      	strb	r3, [r7, #31]
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	2201      	movs	r2, #1
 800e10c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e110:	e029      	b.n	800e166 <HAL_SPI_Transmit+0x2d8>
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e116:	b29b      	uxth	r3, r3
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d1b1      	bne.n	800e080 <HAL_SPI_Transmit+0x1f2>
 800e11c:	69ba      	ldr	r2, [r7, #24]
 800e11e:	6839      	ldr	r1, [r7, #0]
 800e120:	68f8      	ldr	r0, [r7, #12]
 800e122:	f000 fc7d 	bl	800ea20 <SPI_EndRxTxTransaction>
 800e126:	4603      	mov	r3, r0
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d002      	beq.n	800e132 <HAL_SPI_Transmit+0x2a4>
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	2220      	movs	r2, #32
 800e130:	661a      	str	r2, [r3, #96]	; 0x60
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	689b      	ldr	r3, [r3, #8]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d10a      	bne.n	800e150 <HAL_SPI_Transmit+0x2c2>
 800e13a:	2300      	movs	r3, #0
 800e13c:	613b      	str	r3, [r7, #16]
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	68db      	ldr	r3, [r3, #12]
 800e144:	613b      	str	r3, [r7, #16]
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	689b      	ldr	r3, [r3, #8]
 800e14c:	613b      	str	r3, [r7, #16]
 800e14e:	693b      	ldr	r3, [r7, #16]
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e154:	2b00      	cmp	r3, #0
 800e156:	d002      	beq.n	800e15e <HAL_SPI_Transmit+0x2d0>
 800e158:	2301      	movs	r3, #1
 800e15a:	77fb      	strb	r3, [r7, #31]
 800e15c:	e003      	b.n	800e166 <HAL_SPI_Transmit+0x2d8>
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	2201      	movs	r2, #1
 800e162:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	2200      	movs	r2, #0
 800e16a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e16e:	7ffb      	ldrb	r3, [r7, #31]
 800e170:	4618      	mov	r0, r3
 800e172:	3720      	adds	r7, #32
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}

0800e178 <HAL_SPI_TransmitReceive>:
 800e178:	b580      	push	{r7, lr}
 800e17a:	b08a      	sub	sp, #40	; 0x28
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	60f8      	str	r0, [r7, #12]
 800e180:	60b9      	str	r1, [r7, #8]
 800e182:	607a      	str	r2, [r7, #4]
 800e184:	807b      	strh	r3, [r7, #2]
 800e186:	2301      	movs	r3, #1
 800e188:	627b      	str	r3, [r7, #36]	; 0x24
 800e18a:	2300      	movs	r3, #0
 800e18c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e196:	2b01      	cmp	r3, #1
 800e198:	d101      	bne.n	800e19e <HAL_SPI_TransmitReceive+0x26>
 800e19a:	2302      	movs	r3, #2
 800e19c:	e20a      	b.n	800e5b4 <HAL_SPI_TransmitReceive+0x43c>
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	2201      	movs	r2, #1
 800e1a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e1a6:	f7fc f8f5 	bl	800a394 <HAL_GetTick>
 800e1aa:	61f8      	str	r0, [r7, #28]
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e1b2:	76fb      	strb	r3, [r7, #27]
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	685b      	ldr	r3, [r3, #4]
 800e1b8:	617b      	str	r3, [r7, #20]
 800e1ba:	887b      	ldrh	r3, [r7, #2]
 800e1bc:	827b      	strh	r3, [r7, #18]
 800e1be:	887b      	ldrh	r3, [r7, #2]
 800e1c0:	823b      	strh	r3, [r7, #16]
 800e1c2:	7efb      	ldrb	r3, [r7, #27]
 800e1c4:	2b01      	cmp	r3, #1
 800e1c6:	d00e      	beq.n	800e1e6 <HAL_SPI_TransmitReceive+0x6e>
 800e1c8:	697b      	ldr	r3, [r7, #20]
 800e1ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e1ce:	d106      	bne.n	800e1de <HAL_SPI_TransmitReceive+0x66>
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	689b      	ldr	r3, [r3, #8]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d102      	bne.n	800e1de <HAL_SPI_TransmitReceive+0x66>
 800e1d8:	7efb      	ldrb	r3, [r7, #27]
 800e1da:	2b04      	cmp	r3, #4
 800e1dc:	d003      	beq.n	800e1e6 <HAL_SPI_TransmitReceive+0x6e>
 800e1de:	2302      	movs	r3, #2
 800e1e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e1e4:	e1e0      	b.n	800e5a8 <HAL_SPI_TransmitReceive+0x430>
 800e1e6:	68bb      	ldr	r3, [r7, #8]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d005      	beq.n	800e1f8 <HAL_SPI_TransmitReceive+0x80>
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d002      	beq.n	800e1f8 <HAL_SPI_TransmitReceive+0x80>
 800e1f2:	887b      	ldrh	r3, [r7, #2]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d103      	bne.n	800e200 <HAL_SPI_TransmitReceive+0x88>
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e1fe:	e1d3      	b.n	800e5a8 <HAL_SPI_TransmitReceive+0x430>
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e206:	b2db      	uxtb	r3, r3
 800e208:	2b04      	cmp	r3, #4
 800e20a:	d003      	beq.n	800e214 <HAL_SPI_TransmitReceive+0x9c>
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2205      	movs	r2, #5
 800e210:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	2200      	movs	r2, #0
 800e218:	661a      	str	r2, [r3, #96]	; 0x60
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	687a      	ldr	r2, [r7, #4]
 800e21e:	641a      	str	r2, [r3, #64]	; 0x40
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	887a      	ldrh	r2, [r7, #2]
 800e224:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	887a      	ldrh	r2, [r7, #2]
 800e22c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	68ba      	ldr	r2, [r7, #8]
 800e234:	639a      	str	r2, [r3, #56]	; 0x38
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	887a      	ldrh	r2, [r7, #2]
 800e23a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	887a      	ldrh	r2, [r7, #2]
 800e240:	879a      	strh	r2, [r3, #60]	; 0x3c
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2200      	movs	r2, #0
 800e246:	64da      	str	r2, [r3, #76]	; 0x4c
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	2200      	movs	r2, #0
 800e24c:	651a      	str	r2, [r3, #80]	; 0x50
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	68db      	ldr	r3, [r3, #12]
 800e252:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e256:	d802      	bhi.n	800e25e <HAL_SPI_TransmitReceive+0xe6>
 800e258:	8a3b      	ldrh	r3, [r7, #16]
 800e25a:	2b01      	cmp	r3, #1
 800e25c:	d908      	bls.n	800e270 <HAL_SPI_TransmitReceive+0xf8>
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	685a      	ldr	r2, [r3, #4]
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e26c:	605a      	str	r2, [r3, #4]
 800e26e:	e007      	b.n	800e280 <HAL_SPI_TransmitReceive+0x108>
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	685a      	ldr	r2, [r3, #4]
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e27e:	605a      	str	r2, [r3, #4]
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e28a:	2b40      	cmp	r3, #64	; 0x40
 800e28c:	d007      	beq.n	800e29e <HAL_SPI_TransmitReceive+0x126>
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	681a      	ldr	r2, [r3, #0]
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e29c:	601a      	str	r2, [r3, #0]
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	68db      	ldr	r3, [r3, #12]
 800e2a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e2a6:	f240 8081 	bls.w	800e3ac <HAL_SPI_TransmitReceive+0x234>
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	685b      	ldr	r3, [r3, #4]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d002      	beq.n	800e2b8 <HAL_SPI_TransmitReceive+0x140>
 800e2b2:	8a7b      	ldrh	r3, [r7, #18]
 800e2b4:	2b01      	cmp	r3, #1
 800e2b6:	d16d      	bne.n	800e394 <HAL_SPI_TransmitReceive+0x21c>
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2bc:	881a      	ldrh	r2, [r3, #0]
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	60da      	str	r2, [r3, #12]
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2c8:	1c9a      	adds	r2, r3, #2
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	639a      	str	r2, [r3, #56]	; 0x38
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2d2:	b29b      	uxth	r3, r3
 800e2d4:	3b01      	subs	r3, #1
 800e2d6:	b29a      	uxth	r2, r3
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e2dc:	e05a      	b.n	800e394 <HAL_SPI_TransmitReceive+0x21c>
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	689b      	ldr	r3, [r3, #8]
 800e2e4:	f003 0302 	and.w	r3, r3, #2
 800e2e8:	2b02      	cmp	r3, #2
 800e2ea:	d11b      	bne.n	800e324 <HAL_SPI_TransmitReceive+0x1ac>
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2f0:	b29b      	uxth	r3, r3
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d016      	beq.n	800e324 <HAL_SPI_TransmitReceive+0x1ac>
 800e2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2f8:	2b01      	cmp	r3, #1
 800e2fa:	d113      	bne.n	800e324 <HAL_SPI_TransmitReceive+0x1ac>
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e300:	881a      	ldrh	r2, [r3, #0]
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	60da      	str	r2, [r3, #12]
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e30c:	1c9a      	adds	r2, r3, #2
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	639a      	str	r2, [r3, #56]	; 0x38
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e316:	b29b      	uxth	r3, r3
 800e318:	3b01      	subs	r3, #1
 800e31a:	b29a      	uxth	r2, r3
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e320:	2300      	movs	r3, #0
 800e322:	627b      	str	r3, [r7, #36]	; 0x24
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	689b      	ldr	r3, [r3, #8]
 800e32a:	f003 0301 	and.w	r3, r3, #1
 800e32e:	2b01      	cmp	r3, #1
 800e330:	d11c      	bne.n	800e36c <HAL_SPI_TransmitReceive+0x1f4>
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e338:	b29b      	uxth	r3, r3
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d016      	beq.n	800e36c <HAL_SPI_TransmitReceive+0x1f4>
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	68da      	ldr	r2, [r3, #12]
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e348:	b292      	uxth	r2, r2
 800e34a:	801a      	strh	r2, [r3, #0]
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e350:	1c9a      	adds	r2, r3, #2
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	641a      	str	r2, [r3, #64]	; 0x40
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e35c:	b29b      	uxth	r3, r3
 800e35e:	3b01      	subs	r3, #1
 800e360:	b29a      	uxth	r2, r3
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e368:	2301      	movs	r3, #1
 800e36a:	627b      	str	r3, [r7, #36]	; 0x24
 800e36c:	f7fc f812 	bl	800a394 <HAL_GetTick>
 800e370:	4602      	mov	r2, r0
 800e372:	69fb      	ldr	r3, [r7, #28]
 800e374:	1ad3      	subs	r3, r2, r3
 800e376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e378:	429a      	cmp	r2, r3
 800e37a:	d80b      	bhi.n	800e394 <HAL_SPI_TransmitReceive+0x21c>
 800e37c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e37e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e382:	d007      	beq.n	800e394 <HAL_SPI_TransmitReceive+0x21c>
 800e384:	2303      	movs	r3, #3
 800e386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2201      	movs	r2, #1
 800e38e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e392:	e109      	b.n	800e5a8 <HAL_SPI_TransmitReceive+0x430>
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e398:	b29b      	uxth	r3, r3
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d19f      	bne.n	800e2de <HAL_SPI_TransmitReceive+0x166>
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d199      	bne.n	800e2de <HAL_SPI_TransmitReceive+0x166>
 800e3aa:	e0e3      	b.n	800e574 <HAL_SPI_TransmitReceive+0x3fc>
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	685b      	ldr	r3, [r3, #4]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d003      	beq.n	800e3bc <HAL_SPI_TransmitReceive+0x244>
 800e3b4:	8a7b      	ldrh	r3, [r7, #18]
 800e3b6:	2b01      	cmp	r3, #1
 800e3b8:	f040 80cf 	bne.w	800e55a <HAL_SPI_TransmitReceive+0x3e2>
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e3c0:	b29b      	uxth	r3, r3
 800e3c2:	2b01      	cmp	r3, #1
 800e3c4:	d912      	bls.n	800e3ec <HAL_SPI_TransmitReceive+0x274>
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3ca:	881a      	ldrh	r2, [r3, #0]
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	60da      	str	r2, [r3, #12]
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3d6:	1c9a      	adds	r2, r3, #2
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	639a      	str	r2, [r3, #56]	; 0x38
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e3e0:	b29b      	uxth	r3, r3
 800e3e2:	3b02      	subs	r3, #2
 800e3e4:	b29a      	uxth	r2, r3
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e3ea:	e0b6      	b.n	800e55a <HAL_SPI_TransmitReceive+0x3e2>
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	330c      	adds	r3, #12
 800e3f6:	7812      	ldrb	r2, [r2, #0]
 800e3f8:	701a      	strb	r2, [r3, #0]
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3fe:	1c5a      	adds	r2, r3, #1
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	639a      	str	r2, [r3, #56]	; 0x38
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e408:	b29b      	uxth	r3, r3
 800e40a:	3b01      	subs	r3, #1
 800e40c:	b29a      	uxth	r2, r3
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e412:	e0a2      	b.n	800e55a <HAL_SPI_TransmitReceive+0x3e2>
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	689b      	ldr	r3, [r3, #8]
 800e41a:	f003 0302 	and.w	r3, r3, #2
 800e41e:	2b02      	cmp	r3, #2
 800e420:	d134      	bne.n	800e48c <HAL_SPI_TransmitReceive+0x314>
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e426:	b29b      	uxth	r3, r3
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d02f      	beq.n	800e48c <HAL_SPI_TransmitReceive+0x314>
 800e42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e42e:	2b01      	cmp	r3, #1
 800e430:	d12c      	bne.n	800e48c <HAL_SPI_TransmitReceive+0x314>
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e436:	b29b      	uxth	r3, r3
 800e438:	2b01      	cmp	r3, #1
 800e43a:	d912      	bls.n	800e462 <HAL_SPI_TransmitReceive+0x2ea>
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e440:	881a      	ldrh	r2, [r3, #0]
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	60da      	str	r2, [r3, #12]
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e44c:	1c9a      	adds	r2, r3, #2
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	639a      	str	r2, [r3, #56]	; 0x38
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e456:	b29b      	uxth	r3, r3
 800e458:	3b02      	subs	r3, #2
 800e45a:	b29a      	uxth	r2, r3
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e460:	e012      	b.n	800e488 <HAL_SPI_TransmitReceive+0x310>
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	330c      	adds	r3, #12
 800e46c:	7812      	ldrb	r2, [r2, #0]
 800e46e:	701a      	strb	r2, [r3, #0]
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e474:	1c5a      	adds	r2, r3, #1
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	639a      	str	r2, [r3, #56]	; 0x38
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e47e:	b29b      	uxth	r3, r3
 800e480:	3b01      	subs	r3, #1
 800e482:	b29a      	uxth	r2, r3
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e488:	2300      	movs	r3, #0
 800e48a:	627b      	str	r3, [r7, #36]	; 0x24
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	689b      	ldr	r3, [r3, #8]
 800e492:	f003 0301 	and.w	r3, r3, #1
 800e496:	2b01      	cmp	r3, #1
 800e498:	d148      	bne.n	800e52c <HAL_SPI_TransmitReceive+0x3b4>
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e4a0:	b29b      	uxth	r3, r3
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d042      	beq.n	800e52c <HAL_SPI_TransmitReceive+0x3b4>
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	2b01      	cmp	r3, #1
 800e4b0:	d923      	bls.n	800e4fa <HAL_SPI_TransmitReceive+0x382>
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	68da      	ldr	r2, [r3, #12]
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4bc:	b292      	uxth	r2, r2
 800e4be:	801a      	strh	r2, [r3, #0]
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4c4:	1c9a      	adds	r2, r3, #2
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	641a      	str	r2, [r3, #64]	; 0x40
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e4d0:	b29b      	uxth	r3, r3
 800e4d2:	3b02      	subs	r3, #2
 800e4d4:	b29a      	uxth	r2, r3
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e4e2:	b29b      	uxth	r3, r3
 800e4e4:	2b01      	cmp	r3, #1
 800e4e6:	d81f      	bhi.n	800e528 <HAL_SPI_TransmitReceive+0x3b0>
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	685a      	ldr	r2, [r3, #4]
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e4f6:	605a      	str	r2, [r3, #4]
 800e4f8:	e016      	b.n	800e528 <HAL_SPI_TransmitReceive+0x3b0>
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	f103 020c 	add.w	r2, r3, #12
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e506:	7812      	ldrb	r2, [r2, #0]
 800e508:	b2d2      	uxtb	r2, r2
 800e50a:	701a      	strb	r2, [r3, #0]
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e510:	1c5a      	adds	r2, r3, #1
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	641a      	str	r2, [r3, #64]	; 0x40
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e51c:	b29b      	uxth	r3, r3
 800e51e:	3b01      	subs	r3, #1
 800e520:	b29a      	uxth	r2, r3
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e528:	2301      	movs	r3, #1
 800e52a:	627b      	str	r3, [r7, #36]	; 0x24
 800e52c:	f7fb ff32 	bl	800a394 <HAL_GetTick>
 800e530:	4602      	mov	r2, r0
 800e532:	69fb      	ldr	r3, [r7, #28]
 800e534:	1ad3      	subs	r3, r2, r3
 800e536:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e538:	429a      	cmp	r2, r3
 800e53a:	d803      	bhi.n	800e544 <HAL_SPI_TransmitReceive+0x3cc>
 800e53c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e542:	d102      	bne.n	800e54a <HAL_SPI_TransmitReceive+0x3d2>
 800e544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e546:	2b00      	cmp	r3, #0
 800e548:	d107      	bne.n	800e55a <HAL_SPI_TransmitReceive+0x3e2>
 800e54a:	2303      	movs	r3, #3
 800e54c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	2201      	movs	r2, #1
 800e554:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e558:	e026      	b.n	800e5a8 <HAL_SPI_TransmitReceive+0x430>
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e55e:	b29b      	uxth	r3, r3
 800e560:	2b00      	cmp	r3, #0
 800e562:	f47f af57 	bne.w	800e414 <HAL_SPI_TransmitReceive+0x29c>
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e56c:	b29b      	uxth	r3, r3
 800e56e:	2b00      	cmp	r3, #0
 800e570:	f47f af50 	bne.w	800e414 <HAL_SPI_TransmitReceive+0x29c>
 800e574:	69fa      	ldr	r2, [r7, #28]
 800e576:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e578:	68f8      	ldr	r0, [r7, #12]
 800e57a:	f000 fa51 	bl	800ea20 <SPI_EndRxTxTransaction>
 800e57e:	4603      	mov	r3, r0
 800e580:	2b00      	cmp	r3, #0
 800e582:	d005      	beq.n	800e590 <HAL_SPI_TransmitReceive+0x418>
 800e584:	2301      	movs	r3, #1
 800e586:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	2220      	movs	r2, #32
 800e58e:	661a      	str	r2, [r3, #96]	; 0x60
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e594:	2b00      	cmp	r3, #0
 800e596:	d003      	beq.n	800e5a0 <HAL_SPI_TransmitReceive+0x428>
 800e598:	2301      	movs	r3, #1
 800e59a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e59e:	e003      	b.n	800e5a8 <HAL_SPI_TransmitReceive+0x430>
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	2201      	movs	r2, #1
 800e5a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e5b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	3728      	adds	r7, #40	; 0x28
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	bd80      	pop	{r7, pc}

0800e5bc <HAL_SPI_IRQHandler>:
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b088      	sub	sp, #32
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	685b      	ldr	r3, [r3, #4]
 800e5ca:	61fb      	str	r3, [r7, #28]
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	689b      	ldr	r3, [r3, #8]
 800e5d2:	61bb      	str	r3, [r7, #24]
 800e5d4:	69bb      	ldr	r3, [r7, #24]
 800e5d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d10e      	bne.n	800e5fc <HAL_SPI_IRQHandler+0x40>
 800e5de:	69bb      	ldr	r3, [r7, #24]
 800e5e0:	f003 0301 	and.w	r3, r3, #1
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d009      	beq.n	800e5fc <HAL_SPI_IRQHandler+0x40>
 800e5e8:	69fb      	ldr	r3, [r7, #28]
 800e5ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d004      	beq.n	800e5fc <HAL_SPI_IRQHandler+0x40>
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	4798      	blx	r3
 800e5fa:	e0ce      	b.n	800e79a <HAL_SPI_IRQHandler+0x1de>
 800e5fc:	69bb      	ldr	r3, [r7, #24]
 800e5fe:	f003 0302 	and.w	r3, r3, #2
 800e602:	2b00      	cmp	r3, #0
 800e604:	d009      	beq.n	800e61a <HAL_SPI_IRQHandler+0x5e>
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d004      	beq.n	800e61a <HAL_SPI_IRQHandler+0x5e>
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e614:	6878      	ldr	r0, [r7, #4]
 800e616:	4798      	blx	r3
 800e618:	e0bf      	b.n	800e79a <HAL_SPI_IRQHandler+0x1de>
 800e61a:	69bb      	ldr	r3, [r7, #24]
 800e61c:	f003 0320 	and.w	r3, r3, #32
 800e620:	2b00      	cmp	r3, #0
 800e622:	d10a      	bne.n	800e63a <HAL_SPI_IRQHandler+0x7e>
 800e624:	69bb      	ldr	r3, [r7, #24]
 800e626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d105      	bne.n	800e63a <HAL_SPI_IRQHandler+0x7e>
 800e62e:	69bb      	ldr	r3, [r7, #24]
 800e630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e634:	2b00      	cmp	r3, #0
 800e636:	f000 80b0 	beq.w	800e79a <HAL_SPI_IRQHandler+0x1de>
 800e63a:	69fb      	ldr	r3, [r7, #28]
 800e63c:	f003 0320 	and.w	r3, r3, #32
 800e640:	2b00      	cmp	r3, #0
 800e642:	f000 80aa 	beq.w	800e79a <HAL_SPI_IRQHandler+0x1de>
 800e646:	69bb      	ldr	r3, [r7, #24]
 800e648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d023      	beq.n	800e698 <HAL_SPI_IRQHandler+0xdc>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e656:	b2db      	uxtb	r3, r3
 800e658:	2b03      	cmp	r3, #3
 800e65a:	d011      	beq.n	800e680 <HAL_SPI_IRQHandler+0xc4>
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e660:	f043 0204 	orr.w	r2, r3, #4
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	661a      	str	r2, [r3, #96]	; 0x60
 800e668:	2300      	movs	r3, #0
 800e66a:	617b      	str	r3, [r7, #20]
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	68db      	ldr	r3, [r3, #12]
 800e672:	617b      	str	r3, [r7, #20]
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	689b      	ldr	r3, [r3, #8]
 800e67a:	617b      	str	r3, [r7, #20]
 800e67c:	697b      	ldr	r3, [r7, #20]
 800e67e:	e00b      	b.n	800e698 <HAL_SPI_IRQHandler+0xdc>
 800e680:	2300      	movs	r3, #0
 800e682:	613b      	str	r3, [r7, #16]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	68db      	ldr	r3, [r3, #12]
 800e68a:	613b      	str	r3, [r7, #16]
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	689b      	ldr	r3, [r3, #8]
 800e692:	613b      	str	r3, [r7, #16]
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	e080      	b.n	800e79a <HAL_SPI_IRQHandler+0x1de>
 800e698:	69bb      	ldr	r3, [r7, #24]
 800e69a:	f003 0320 	and.w	r3, r3, #32
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d014      	beq.n	800e6cc <HAL_SPI_IRQHandler+0x110>
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e6a6:	f043 0201 	orr.w	r2, r3, #1
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	661a      	str	r2, [r3, #96]	; 0x60
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	60fb      	str	r3, [r7, #12]
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	60fb      	str	r3, [r7, #12]
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	681a      	ldr	r2, [r3, #0]
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e6c8:	601a      	str	r2, [r3, #0]
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	69bb      	ldr	r3, [r7, #24]
 800e6ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d00c      	beq.n	800e6f0 <HAL_SPI_IRQHandler+0x134>
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e6da:	f043 0208 	orr.w	r2, r3, #8
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	661a      	str	r2, [r3, #96]	; 0x60
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	60bb      	str	r3, [r7, #8]
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	689b      	ldr	r3, [r3, #8]
 800e6ec:	60bb      	str	r3, [r7, #8]
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d04f      	beq.n	800e798 <HAL_SPI_IRQHandler+0x1dc>
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	685a      	ldr	r2, [r3, #4]
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e706:	605a      	str	r2, [r3, #4]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2201      	movs	r2, #1
 800e70c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e710:	69fb      	ldr	r3, [r7, #28]
 800e712:	f003 0302 	and.w	r3, r3, #2
 800e716:	2b00      	cmp	r3, #0
 800e718:	d104      	bne.n	800e724 <HAL_SPI_IRQHandler+0x168>
 800e71a:	69fb      	ldr	r3, [r7, #28]
 800e71c:	f003 0301 	and.w	r3, r3, #1
 800e720:	2b00      	cmp	r3, #0
 800e722:	d034      	beq.n	800e78e <HAL_SPI_IRQHandler+0x1d2>
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	685a      	ldr	r2, [r3, #4]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	f022 0203 	bic.w	r2, r2, #3
 800e732:	605a      	str	r2, [r3, #4]
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d011      	beq.n	800e760 <HAL_SPI_IRQHandler+0x1a4>
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e740:	4a17      	ldr	r2, [pc, #92]	; (800e7a0 <HAL_SPI_IRQHandler+0x1e4>)
 800e742:	639a      	str	r2, [r3, #56]	; 0x38
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e748:	4618      	mov	r0, r3
 800e74a:	f7fc f862 	bl	800a812 <HAL_DMA_Abort_IT>
 800e74e:	4603      	mov	r3, r0
 800e750:	2b00      	cmp	r3, #0
 800e752:	d005      	beq.n	800e760 <HAL_SPI_IRQHandler+0x1a4>
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e758:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	661a      	str	r2, [r3, #96]	; 0x60
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e764:	2b00      	cmp	r3, #0
 800e766:	d016      	beq.n	800e796 <HAL_SPI_IRQHandler+0x1da>
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e76c:	4a0c      	ldr	r2, [pc, #48]	; (800e7a0 <HAL_SPI_IRQHandler+0x1e4>)
 800e76e:	639a      	str	r2, [r3, #56]	; 0x38
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e774:	4618      	mov	r0, r3
 800e776:	f7fc f84c 	bl	800a812 <HAL_DMA_Abort_IT>
 800e77a:	4603      	mov	r3, r0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d00a      	beq.n	800e796 <HAL_SPI_IRQHandler+0x1da>
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e784:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	661a      	str	r2, [r3, #96]	; 0x60
 800e78c:	e003      	b.n	800e796 <HAL_SPI_IRQHandler+0x1da>
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f000 f808 	bl	800e7a4 <HAL_SPI_ErrorCallback>
 800e794:	e000      	b.n	800e798 <HAL_SPI_IRQHandler+0x1dc>
 800e796:	bf00      	nop
 800e798:	bf00      	nop
 800e79a:	3720      	adds	r7, #32
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}
 800e7a0:	0800e7b9 	.word	0x0800e7b9

0800e7a4 <HAL_SPI_ErrorCallback>:
 800e7a4:	b480      	push	{r7}
 800e7a6:	b083      	sub	sp, #12
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
 800e7ac:	bf00      	nop
 800e7ae:	370c      	adds	r7, #12
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b6:	4770      	bx	lr

0800e7b8 <SPI_DMAAbortOnError>:
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b084      	sub	sp, #16
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7c4:	60fb      	str	r3, [r7, #12]
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e7d4:	68f8      	ldr	r0, [r7, #12]
 800e7d6:	f7ff ffe5 	bl	800e7a4 <HAL_SPI_ErrorCallback>
 800e7da:	bf00      	nop
 800e7dc:	3710      	adds	r7, #16
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bd80      	pop	{r7, pc}
	...

0800e7e4 <SPI_WaitFlagStateUntilTimeout>:
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b088      	sub	sp, #32
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	60f8      	str	r0, [r7, #12]
 800e7ec:	60b9      	str	r1, [r7, #8]
 800e7ee:	603b      	str	r3, [r7, #0]
 800e7f0:	4613      	mov	r3, r2
 800e7f2:	71fb      	strb	r3, [r7, #7]
 800e7f4:	f7fb fdce 	bl	800a394 <HAL_GetTick>
 800e7f8:	4602      	mov	r2, r0
 800e7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7fc:	1a9b      	subs	r3, r3, r2
 800e7fe:	683a      	ldr	r2, [r7, #0]
 800e800:	4413      	add	r3, r2
 800e802:	61fb      	str	r3, [r7, #28]
 800e804:	f7fb fdc6 	bl	800a394 <HAL_GetTick>
 800e808:	61b8      	str	r0, [r7, #24]
 800e80a:	4b39      	ldr	r3, [pc, #228]	; (800e8f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	015b      	lsls	r3, r3, #5
 800e810:	0d1b      	lsrs	r3, r3, #20
 800e812:	69fa      	ldr	r2, [r7, #28]
 800e814:	fb02 f303 	mul.w	r3, r2, r3
 800e818:	617b      	str	r3, [r7, #20]
 800e81a:	e054      	b.n	800e8c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e822:	d050      	beq.n	800e8c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
 800e824:	f7fb fdb6 	bl	800a394 <HAL_GetTick>
 800e828:	4602      	mov	r2, r0
 800e82a:	69bb      	ldr	r3, [r7, #24]
 800e82c:	1ad3      	subs	r3, r2, r3
 800e82e:	69fa      	ldr	r2, [r7, #28]
 800e830:	429a      	cmp	r2, r3
 800e832:	d902      	bls.n	800e83a <SPI_WaitFlagStateUntilTimeout+0x56>
 800e834:	69fb      	ldr	r3, [r7, #28]
 800e836:	2b00      	cmp	r3, #0
 800e838:	d13d      	bne.n	800e8b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	685a      	ldr	r2, [r3, #4]
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e848:	605a      	str	r2, [r3, #4]
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	685b      	ldr	r3, [r3, #4]
 800e84e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e852:	d111      	bne.n	800e878 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	689b      	ldr	r3, [r3, #8]
 800e858:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e85c:	d004      	beq.n	800e868 <SPI_WaitFlagStateUntilTimeout+0x84>
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	689b      	ldr	r3, [r3, #8]
 800e862:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e866:	d107      	bne.n	800e878 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	681a      	ldr	r2, [r3, #0]
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e876:	601a      	str	r2, [r3, #0]
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e87c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e880:	d10f      	bne.n	800e8a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	681a      	ldr	r2, [r3, #0]
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e890:	601a      	str	r2, [r3, #0]
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	681a      	ldr	r2, [r3, #0]
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e8a0:	601a      	str	r2, [r3, #0]
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	2201      	movs	r2, #1
 800e8a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e8b2:	2303      	movs	r3, #3
 800e8b4:	e017      	b.n	800e8e6 <SPI_WaitFlagStateUntilTimeout+0x102>
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d101      	bne.n	800e8c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
 800e8bc:	2300      	movs	r3, #0
 800e8be:	61fb      	str	r3, [r7, #28]
 800e8c0:	697b      	ldr	r3, [r7, #20]
 800e8c2:	3b01      	subs	r3, #1
 800e8c4:	617b      	str	r3, [r7, #20]
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	689a      	ldr	r2, [r3, #8]
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	4013      	ands	r3, r2
 800e8d0:	68ba      	ldr	r2, [r7, #8]
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	bf0c      	ite	eq
 800e8d6:	2301      	moveq	r3, #1
 800e8d8:	2300      	movne	r3, #0
 800e8da:	b2db      	uxtb	r3, r3
 800e8dc:	461a      	mov	r2, r3
 800e8de:	79fb      	ldrb	r3, [r7, #7]
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d19b      	bne.n	800e81c <SPI_WaitFlagStateUntilTimeout+0x38>
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3720      	adds	r7, #32
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}
 800e8ee:	bf00      	nop
 800e8f0:	20000074 	.word	0x20000074

0800e8f4 <SPI_WaitFifoStateUntilTimeout>:
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b08a      	sub	sp, #40	; 0x28
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	60f8      	str	r0, [r7, #12]
 800e8fc:	60b9      	str	r1, [r7, #8]
 800e8fe:	607a      	str	r2, [r7, #4]
 800e900:	603b      	str	r3, [r7, #0]
 800e902:	2300      	movs	r3, #0
 800e904:	75fb      	strb	r3, [r7, #23]
 800e906:	f7fb fd45 	bl	800a394 <HAL_GetTick>
 800e90a:	4602      	mov	r2, r0
 800e90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e90e:	1a9b      	subs	r3, r3, r2
 800e910:	683a      	ldr	r2, [r7, #0]
 800e912:	4413      	add	r3, r2
 800e914:	627b      	str	r3, [r7, #36]	; 0x24
 800e916:	f7fb fd3d 	bl	800a394 <HAL_GetTick>
 800e91a:	6238      	str	r0, [r7, #32]
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	330c      	adds	r3, #12
 800e922:	61fb      	str	r3, [r7, #28]
 800e924:	4b3d      	ldr	r3, [pc, #244]	; (800ea1c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e926:	681a      	ldr	r2, [r3, #0]
 800e928:	4613      	mov	r3, r2
 800e92a:	009b      	lsls	r3, r3, #2
 800e92c:	4413      	add	r3, r2
 800e92e:	00da      	lsls	r2, r3, #3
 800e930:	1ad3      	subs	r3, r2, r3
 800e932:	0d1b      	lsrs	r3, r3, #20
 800e934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e936:	fb02 f303 	mul.w	r3, r2, r3
 800e93a:	61bb      	str	r3, [r7, #24]
 800e93c:	e060      	b.n	800ea00 <SPI_WaitFifoStateUntilTimeout+0x10c>
 800e93e:	68bb      	ldr	r3, [r7, #8]
 800e940:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e944:	d107      	bne.n	800e956 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d104      	bne.n	800e956 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	781b      	ldrb	r3, [r3, #0]
 800e950:	b2db      	uxtb	r3, r3
 800e952:	75fb      	strb	r3, [r7, #23]
 800e954:	7dfb      	ldrb	r3, [r7, #23]
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e95c:	d050      	beq.n	800ea00 <SPI_WaitFifoStateUntilTimeout+0x10c>
 800e95e:	f7fb fd19 	bl	800a394 <HAL_GetTick>
 800e962:	4602      	mov	r2, r0
 800e964:	6a3b      	ldr	r3, [r7, #32]
 800e966:	1ad3      	subs	r3, r2, r3
 800e968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e96a:	429a      	cmp	r2, r3
 800e96c:	d902      	bls.n	800e974 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e970:	2b00      	cmp	r3, #0
 800e972:	d13d      	bne.n	800e9f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	685a      	ldr	r2, [r3, #4]
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e982:	605a      	str	r2, [r3, #4]
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	685b      	ldr	r3, [r3, #4]
 800e988:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e98c:	d111      	bne.n	800e9b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	689b      	ldr	r3, [r3, #8]
 800e992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e996:	d004      	beq.n	800e9a2 <SPI_WaitFifoStateUntilTimeout+0xae>
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	689b      	ldr	r3, [r3, #8]
 800e99c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e9a0:	d107      	bne.n	800e9b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	681a      	ldr	r2, [r3, #0]
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e9b0:	601a      	str	r2, [r3, #0]
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e9ba:	d10f      	bne.n	800e9dc <SPI_WaitFifoStateUntilTimeout+0xe8>
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	681a      	ldr	r2, [r3, #0]
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e9ca:	601a      	str	r2, [r3, #0]
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	681a      	ldr	r2, [r3, #0]
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e9da:	601a      	str	r2, [r3, #0]
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2201      	movs	r2, #1
 800e9e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e9ec:	2303      	movs	r3, #3
 800e9ee:	e010      	b.n	800ea12 <SPI_WaitFifoStateUntilTimeout+0x11e>
 800e9f0:	69bb      	ldr	r3, [r7, #24]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d101      	bne.n	800e9fa <SPI_WaitFifoStateUntilTimeout+0x106>
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	627b      	str	r3, [r7, #36]	; 0x24
 800e9fa:	69bb      	ldr	r3, [r7, #24]
 800e9fc:	3b01      	subs	r3, #1
 800e9fe:	61bb      	str	r3, [r7, #24]
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	689a      	ldr	r2, [r3, #8]
 800ea06:	68bb      	ldr	r3, [r7, #8]
 800ea08:	4013      	ands	r3, r2
 800ea0a:	687a      	ldr	r2, [r7, #4]
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	d196      	bne.n	800e93e <SPI_WaitFifoStateUntilTimeout+0x4a>
 800ea10:	2300      	movs	r3, #0
 800ea12:	4618      	mov	r0, r3
 800ea14:	3728      	adds	r7, #40	; 0x28
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
 800ea1a:	bf00      	nop
 800ea1c:	20000074 	.word	0x20000074

0800ea20 <SPI_EndRxTxTransaction>:
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b086      	sub	sp, #24
 800ea24:	af02      	add	r7, sp, #8
 800ea26:	60f8      	str	r0, [r7, #12]
 800ea28:	60b9      	str	r1, [r7, #8]
 800ea2a:	607a      	str	r2, [r7, #4]
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	9300      	str	r3, [sp, #0]
 800ea30:	68bb      	ldr	r3, [r7, #8]
 800ea32:	2200      	movs	r2, #0
 800ea34:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800ea38:	68f8      	ldr	r0, [r7, #12]
 800ea3a:	f7ff ff5b 	bl	800e8f4 <SPI_WaitFifoStateUntilTimeout>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d007      	beq.n	800ea54 <SPI_EndRxTxTransaction+0x34>
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea48:	f043 0220 	orr.w	r2, r3, #32
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	661a      	str	r2, [r3, #96]	; 0x60
 800ea50:	2303      	movs	r3, #3
 800ea52:	e027      	b.n	800eaa4 <SPI_EndRxTxTransaction+0x84>
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	9300      	str	r3, [sp, #0]
 800ea58:	68bb      	ldr	r3, [r7, #8]
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	2180      	movs	r1, #128	; 0x80
 800ea5e:	68f8      	ldr	r0, [r7, #12]
 800ea60:	f7ff fec0 	bl	800e7e4 <SPI_WaitFlagStateUntilTimeout>
 800ea64:	4603      	mov	r3, r0
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d007      	beq.n	800ea7a <SPI_EndRxTxTransaction+0x5a>
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea6e:	f043 0220 	orr.w	r2, r3, #32
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	661a      	str	r2, [r3, #96]	; 0x60
 800ea76:	2303      	movs	r3, #3
 800ea78:	e014      	b.n	800eaa4 <SPI_EndRxTxTransaction+0x84>
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	9300      	str	r3, [sp, #0]
 800ea7e:	68bb      	ldr	r3, [r7, #8]
 800ea80:	2200      	movs	r2, #0
 800ea82:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800ea86:	68f8      	ldr	r0, [r7, #12]
 800ea88:	f7ff ff34 	bl	800e8f4 <SPI_WaitFifoStateUntilTimeout>
 800ea8c:	4603      	mov	r3, r0
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d007      	beq.n	800eaa2 <SPI_EndRxTxTransaction+0x82>
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea96:	f043 0220 	orr.w	r2, r3, #32
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	661a      	str	r2, [r3, #96]	; 0x60
 800ea9e:	2303      	movs	r3, #3
 800eaa0:	e000      	b.n	800eaa4 <SPI_EndRxTxTransaction+0x84>
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	3710      	adds	r7, #16
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	bd80      	pop	{r7, pc}

0800eaac <HAL_TIM_Encoder_Init>:
 800eaac:	b580      	push	{r7, lr}
 800eaae:	b086      	sub	sp, #24
 800eab0:	af00      	add	r7, sp, #0
 800eab2:	6078      	str	r0, [r7, #4]
 800eab4:	6039      	str	r1, [r7, #0]
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d101      	bne.n	800eac0 <HAL_TIM_Encoder_Init+0x14>
 800eabc:	2301      	movs	r3, #1
 800eabe:	e097      	b.n	800ebf0 <HAL_TIM_Encoder_Init+0x144>
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eac6:	b2db      	uxtb	r3, r3
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d106      	bne.n	800eada <HAL_TIM_Encoder_Init+0x2e>
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2200      	movs	r2, #0
 800ead0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ead4:	6878      	ldr	r0, [r7, #4]
 800ead6:	f7fa fe79 	bl	80097cc <HAL_TIM_Encoder_MspInit>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	2202      	movs	r2, #2
 800eade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	689b      	ldr	r3, [r3, #8]
 800eae8:	687a      	ldr	r2, [r7, #4]
 800eaea:	6812      	ldr	r2, [r2, #0]
 800eaec:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800eaf0:	f023 0307 	bic.w	r3, r3, #7
 800eaf4:	6093      	str	r3, [r2, #8]
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681a      	ldr	r2, [r3, #0]
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	3304      	adds	r3, #4
 800eafe:	4619      	mov	r1, r3
 800eb00:	4610      	mov	r0, r2
 800eb02:	f000 f879 	bl	800ebf8 <TIM_Base_SetConfig>
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	689b      	ldr	r3, [r3, #8]
 800eb0c:	617b      	str	r3, [r7, #20]
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	699b      	ldr	r3, [r3, #24]
 800eb14:	613b      	str	r3, [r7, #16]
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	6a1b      	ldr	r3, [r3, #32]
 800eb1c:	60fb      	str	r3, [r7, #12]
 800eb1e:	683b      	ldr	r3, [r7, #0]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	697a      	ldr	r2, [r7, #20]
 800eb24:	4313      	orrs	r3, r2
 800eb26:	617b      	str	r3, [r7, #20]
 800eb28:	693b      	ldr	r3, [r7, #16]
 800eb2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eb2e:	f023 0303 	bic.w	r3, r3, #3
 800eb32:	613b      	str	r3, [r7, #16]
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	689a      	ldr	r2, [r3, #8]
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	699b      	ldr	r3, [r3, #24]
 800eb3c:	021b      	lsls	r3, r3, #8
 800eb3e:	4313      	orrs	r3, r2
 800eb40:	693a      	ldr	r2, [r7, #16]
 800eb42:	4313      	orrs	r3, r2
 800eb44:	613b      	str	r3, [r7, #16]
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800eb4c:	f023 030c 	bic.w	r3, r3, #12
 800eb50:	613b      	str	r3, [r7, #16]
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800eb58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800eb5c:	613b      	str	r3, [r7, #16]
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	68da      	ldr	r2, [r3, #12]
 800eb62:	683b      	ldr	r3, [r7, #0]
 800eb64:	69db      	ldr	r3, [r3, #28]
 800eb66:	021b      	lsls	r3, r3, #8
 800eb68:	4313      	orrs	r3, r2
 800eb6a:	693a      	ldr	r2, [r7, #16]
 800eb6c:	4313      	orrs	r3, r2
 800eb6e:	613b      	str	r3, [r7, #16]
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	691b      	ldr	r3, [r3, #16]
 800eb74:	011a      	lsls	r2, r3, #4
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	6a1b      	ldr	r3, [r3, #32]
 800eb7a:	031b      	lsls	r3, r3, #12
 800eb7c:	4313      	orrs	r3, r2
 800eb7e:	693a      	ldr	r2, [r7, #16]
 800eb80:	4313      	orrs	r3, r2
 800eb82:	613b      	str	r3, [r7, #16]
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800eb8a:	60fb      	str	r3, [r7, #12]
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800eb92:	60fb      	str	r3, [r7, #12]
 800eb94:	683b      	ldr	r3, [r7, #0]
 800eb96:	685a      	ldr	r2, [r3, #4]
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	695b      	ldr	r3, [r3, #20]
 800eb9c:	011b      	lsls	r3, r3, #4
 800eb9e:	4313      	orrs	r3, r2
 800eba0:	68fa      	ldr	r2, [r7, #12]
 800eba2:	4313      	orrs	r3, r2
 800eba4:	60fb      	str	r3, [r7, #12]
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	697a      	ldr	r2, [r7, #20]
 800ebac:	609a      	str	r2, [r3, #8]
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	693a      	ldr	r2, [r7, #16]
 800ebb4:	619a      	str	r2, [r3, #24]
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	68fa      	ldr	r2, [r7, #12]
 800ebbc:	621a      	str	r2, [r3, #32]
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	2201      	movs	r2, #1
 800ebc2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2201      	movs	r2, #1
 800ebca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	2201      	movs	r2, #1
 800ebd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	2201      	movs	r2, #1
 800ebda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	2201      	movs	r2, #1
 800ebe2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2201      	movs	r2, #1
 800ebea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ebee:	2300      	movs	r3, #0
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	3718      	adds	r7, #24
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	bd80      	pop	{r7, pc}

0800ebf8 <TIM_Base_SetConfig>:
 800ebf8:	b480      	push	{r7}
 800ebfa:	b085      	sub	sp, #20
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
 800ec00:	6039      	str	r1, [r7, #0]
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	60fb      	str	r3, [r7, #12]
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	4a4c      	ldr	r2, [pc, #304]	; (800ed3c <TIM_Base_SetConfig+0x144>)
 800ec0c:	4293      	cmp	r3, r2
 800ec0e:	d017      	beq.n	800ec40 <TIM_Base_SetConfig+0x48>
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec16:	d013      	beq.n	800ec40 <TIM_Base_SetConfig+0x48>
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	4a49      	ldr	r2, [pc, #292]	; (800ed40 <TIM_Base_SetConfig+0x148>)
 800ec1c:	4293      	cmp	r3, r2
 800ec1e:	d00f      	beq.n	800ec40 <TIM_Base_SetConfig+0x48>
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	4a48      	ldr	r2, [pc, #288]	; (800ed44 <TIM_Base_SetConfig+0x14c>)
 800ec24:	4293      	cmp	r3, r2
 800ec26:	d00b      	beq.n	800ec40 <TIM_Base_SetConfig+0x48>
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	4a47      	ldr	r2, [pc, #284]	; (800ed48 <TIM_Base_SetConfig+0x150>)
 800ec2c:	4293      	cmp	r3, r2
 800ec2e:	d007      	beq.n	800ec40 <TIM_Base_SetConfig+0x48>
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	4a46      	ldr	r2, [pc, #280]	; (800ed4c <TIM_Base_SetConfig+0x154>)
 800ec34:	4293      	cmp	r3, r2
 800ec36:	d003      	beq.n	800ec40 <TIM_Base_SetConfig+0x48>
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	4a45      	ldr	r2, [pc, #276]	; (800ed50 <TIM_Base_SetConfig+0x158>)
 800ec3c:	4293      	cmp	r3, r2
 800ec3e:	d108      	bne.n	800ec52 <TIM_Base_SetConfig+0x5a>
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec46:	60fb      	str	r3, [r7, #12]
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	685b      	ldr	r3, [r3, #4]
 800ec4c:	68fa      	ldr	r2, [r7, #12]
 800ec4e:	4313      	orrs	r3, r2
 800ec50:	60fb      	str	r3, [r7, #12]
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	4a39      	ldr	r2, [pc, #228]	; (800ed3c <TIM_Base_SetConfig+0x144>)
 800ec56:	4293      	cmp	r3, r2
 800ec58:	d023      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec60:	d01f      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	4a36      	ldr	r2, [pc, #216]	; (800ed40 <TIM_Base_SetConfig+0x148>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d01b      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	4a35      	ldr	r2, [pc, #212]	; (800ed44 <TIM_Base_SetConfig+0x14c>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d017      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	4a34      	ldr	r2, [pc, #208]	; (800ed48 <TIM_Base_SetConfig+0x150>)
 800ec76:	4293      	cmp	r3, r2
 800ec78:	d013      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	4a33      	ldr	r2, [pc, #204]	; (800ed4c <TIM_Base_SetConfig+0x154>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d00f      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	4a33      	ldr	r2, [pc, #204]	; (800ed54 <TIM_Base_SetConfig+0x15c>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d00b      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	4a32      	ldr	r2, [pc, #200]	; (800ed58 <TIM_Base_SetConfig+0x160>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d007      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	4a31      	ldr	r2, [pc, #196]	; (800ed5c <TIM_Base_SetConfig+0x164>)
 800ec96:	4293      	cmp	r3, r2
 800ec98:	d003      	beq.n	800eca2 <TIM_Base_SetConfig+0xaa>
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	4a2c      	ldr	r2, [pc, #176]	; (800ed50 <TIM_Base_SetConfig+0x158>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d108      	bne.n	800ecb4 <TIM_Base_SetConfig+0xbc>
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eca8:	60fb      	str	r3, [r7, #12]
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	68db      	ldr	r3, [r3, #12]
 800ecae:	68fa      	ldr	r2, [r7, #12]
 800ecb0:	4313      	orrs	r3, r2
 800ecb2:	60fb      	str	r3, [r7, #12]
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	695b      	ldr	r3, [r3, #20]
 800ecbe:	4313      	orrs	r3, r2
 800ecc0:	60fb      	str	r3, [r7, #12]
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	68fa      	ldr	r2, [r7, #12]
 800ecc6:	601a      	str	r2, [r3, #0]
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	689a      	ldr	r2, [r3, #8]
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	62da      	str	r2, [r3, #44]	; 0x2c
 800ecd0:	683b      	ldr	r3, [r7, #0]
 800ecd2:	681a      	ldr	r2, [r3, #0]
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	629a      	str	r2, [r3, #40]	; 0x28
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	4a18      	ldr	r2, [pc, #96]	; (800ed3c <TIM_Base_SetConfig+0x144>)
 800ecdc:	4293      	cmp	r3, r2
 800ecde:	d013      	beq.n	800ed08 <TIM_Base_SetConfig+0x110>
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	4a1a      	ldr	r2, [pc, #104]	; (800ed4c <TIM_Base_SetConfig+0x154>)
 800ece4:	4293      	cmp	r3, r2
 800ece6:	d00f      	beq.n	800ed08 <TIM_Base_SetConfig+0x110>
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	4a1a      	ldr	r2, [pc, #104]	; (800ed54 <TIM_Base_SetConfig+0x15c>)
 800ecec:	4293      	cmp	r3, r2
 800ecee:	d00b      	beq.n	800ed08 <TIM_Base_SetConfig+0x110>
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	4a19      	ldr	r2, [pc, #100]	; (800ed58 <TIM_Base_SetConfig+0x160>)
 800ecf4:	4293      	cmp	r3, r2
 800ecf6:	d007      	beq.n	800ed08 <TIM_Base_SetConfig+0x110>
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	4a18      	ldr	r2, [pc, #96]	; (800ed5c <TIM_Base_SetConfig+0x164>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d003      	beq.n	800ed08 <TIM_Base_SetConfig+0x110>
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	4a13      	ldr	r2, [pc, #76]	; (800ed50 <TIM_Base_SetConfig+0x158>)
 800ed04:	4293      	cmp	r3, r2
 800ed06:	d103      	bne.n	800ed10 <TIM_Base_SetConfig+0x118>
 800ed08:	683b      	ldr	r3, [r7, #0]
 800ed0a:	691a      	ldr	r2, [r3, #16]
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	631a      	str	r2, [r3, #48]	; 0x30
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2201      	movs	r2, #1
 800ed14:	615a      	str	r2, [r3, #20]
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	691b      	ldr	r3, [r3, #16]
 800ed1a:	f003 0301 	and.w	r3, r3, #1
 800ed1e:	2b01      	cmp	r3, #1
 800ed20:	d105      	bne.n	800ed2e <TIM_Base_SetConfig+0x136>
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	691b      	ldr	r3, [r3, #16]
 800ed26:	f023 0201 	bic.w	r2, r3, #1
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	611a      	str	r2, [r3, #16]
 800ed2e:	bf00      	nop
 800ed30:	3714      	adds	r7, #20
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr
 800ed3a:	bf00      	nop
 800ed3c:	40012c00 	.word	0x40012c00
 800ed40:	40000400 	.word	0x40000400
 800ed44:	40000800 	.word	0x40000800
 800ed48:	40000c00 	.word	0x40000c00
 800ed4c:	40013400 	.word	0x40013400
 800ed50:	40015000 	.word	0x40015000
 800ed54:	40014000 	.word	0x40014000
 800ed58:	40014400 	.word	0x40014400
 800ed5c:	40014800 	.word	0x40014800

0800ed60 <HAL_TIMEx_MasterConfigSynchronization>:
 800ed60:	b480      	push	{r7}
 800ed62:	b085      	sub	sp, #20
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	6039      	str	r1, [r7, #0]
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed70:	2b01      	cmp	r3, #1
 800ed72:	d101      	bne.n	800ed78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ed74:	2302      	movs	r3, #2
 800ed76:	e074      	b.n	800ee62 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2201      	movs	r2, #1
 800ed7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2202      	movs	r2, #2
 800ed84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	685b      	ldr	r3, [r3, #4]
 800ed8e:	60fb      	str	r3, [r7, #12]
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	689b      	ldr	r3, [r3, #8]
 800ed96:	60bb      	str	r3, [r7, #8]
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	4a34      	ldr	r2, [pc, #208]	; (800ee70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	d009      	beq.n	800edb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	4a33      	ldr	r2, [pc, #204]	; (800ee74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800eda8:	4293      	cmp	r3, r2
 800edaa:	d004      	beq.n	800edb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	4a31      	ldr	r2, [pc, #196]	; (800ee78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800edb2:	4293      	cmp	r3, r2
 800edb4:	d108      	bne.n	800edc8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800edbc:	60fb      	str	r3, [r7, #12]
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	685b      	ldr	r3, [r3, #4]
 800edc2:	68fa      	ldr	r2, [r7, #12]
 800edc4:	4313      	orrs	r3, r2
 800edc6:	60fb      	str	r3, [r7, #12]
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800edce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800edd2:	60fb      	str	r3, [r7, #12]
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	68fa      	ldr	r2, [r7, #12]
 800edda:	4313      	orrs	r3, r2
 800eddc:	60fb      	str	r3, [r7, #12]
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	68fa      	ldr	r2, [r7, #12]
 800ede4:	605a      	str	r2, [r3, #4]
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a21      	ldr	r2, [pc, #132]	; (800ee70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800edec:	4293      	cmp	r3, r2
 800edee:	d022      	beq.n	800ee36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800edf8:	d01d      	beq.n	800ee36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	4a1f      	ldr	r2, [pc, #124]	; (800ee7c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ee00:	4293      	cmp	r3, r2
 800ee02:	d018      	beq.n	800ee36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	4a1d      	ldr	r2, [pc, #116]	; (800ee80 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ee0a:	4293      	cmp	r3, r2
 800ee0c:	d013      	beq.n	800ee36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	4a1c      	ldr	r2, [pc, #112]	; (800ee84 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ee14:	4293      	cmp	r3, r2
 800ee16:	d00e      	beq.n	800ee36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	4a15      	ldr	r2, [pc, #84]	; (800ee74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ee1e:	4293      	cmp	r3, r2
 800ee20:	d009      	beq.n	800ee36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	4a18      	ldr	r2, [pc, #96]	; (800ee88 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ee28:	4293      	cmp	r3, r2
 800ee2a:	d004      	beq.n	800ee36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	4a11      	ldr	r2, [pc, #68]	; (800ee78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ee32:	4293      	cmp	r3, r2
 800ee34:	d10c      	bne.n	800ee50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
 800ee36:	68bb      	ldr	r3, [r7, #8]
 800ee38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ee3c:	60bb      	str	r3, [r7, #8]
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	689b      	ldr	r3, [r3, #8]
 800ee42:	68ba      	ldr	r2, [r7, #8]
 800ee44:	4313      	orrs	r3, r2
 800ee46:	60bb      	str	r3, [r7, #8]
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	68ba      	ldr	r2, [r7, #8]
 800ee4e:	609a      	str	r2, [r3, #8]
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2201      	movs	r2, #1
 800ee54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ee60:	2300      	movs	r3, #0
 800ee62:	4618      	mov	r0, r3
 800ee64:	3714      	adds	r7, #20
 800ee66:	46bd      	mov	sp, r7
 800ee68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6c:	4770      	bx	lr
 800ee6e:	bf00      	nop
 800ee70:	40012c00 	.word	0x40012c00
 800ee74:	40013400 	.word	0x40013400
 800ee78:	40015000 	.word	0x40015000
 800ee7c:	40000400 	.word	0x40000400
 800ee80:	40000800 	.word	0x40000800
 800ee84:	40000c00 	.word	0x40000c00
 800ee88:	40014000 	.word	0x40014000

0800ee8c <HAL_UART_Init>:
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b082      	sub	sp, #8
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d101      	bne.n	800ee9e <HAL_UART_Init+0x12>
 800ee9a:	2301      	movs	r3, #1
 800ee9c:	e042      	b.n	800ef24 <HAL_UART_Init+0x98>
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d106      	bne.n	800eeb6 <HAL_UART_Init+0x2a>
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2200      	movs	r2, #0
 800eeac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800eeb0:	6878      	ldr	r0, [r7, #4]
 800eeb2:	f7fb f8f1 	bl	800a098 <HAL_UART_MspInit>
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	2224      	movs	r2, #36	; 0x24
 800eeba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	681a      	ldr	r2, [r3, #0]
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f022 0201 	bic.w	r2, r2, #1
 800eecc:	601a      	str	r2, [r3, #0]
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d002      	beq.n	800eedc <HAL_UART_Init+0x50>
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f000 fe68 	bl	800fbac <UART_AdvFeatureConfig>
 800eedc:	6878      	ldr	r0, [r7, #4]
 800eede:	f000 fb69 	bl	800f5b4 <UART_SetConfig>
 800eee2:	4603      	mov	r3, r0
 800eee4:	2b01      	cmp	r3, #1
 800eee6:	d101      	bne.n	800eeec <HAL_UART_Init+0x60>
 800eee8:	2301      	movs	r3, #1
 800eeea:	e01b      	b.n	800ef24 <HAL_UART_Init+0x98>
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	685a      	ldr	r2, [r3, #4]
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800eefa:	605a      	str	r2, [r3, #4]
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	689a      	ldr	r2, [r3, #8]
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ef0a:	609a      	str	r2, [r3, #8]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	681a      	ldr	r2, [r3, #0]
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	f042 0201 	orr.w	r2, r2, #1
 800ef1a:	601a      	str	r2, [r3, #0]
 800ef1c:	6878      	ldr	r0, [r7, #4]
 800ef1e:	f000 fee7 	bl	800fcf0 <UART_CheckIdleState>
 800ef22:	4603      	mov	r3, r0
 800ef24:	4618      	mov	r0, r3
 800ef26:	3708      	adds	r7, #8
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	bd80      	pop	{r7, pc}

0800ef2c <HAL_UART_IRQHandler>:
 800ef2c:	b580      	push	{r7, lr}
 800ef2e:	b0ba      	sub	sp, #232	; 0xe8
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	69db      	ldr	r3, [r3, #28]
 800ef3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	689b      	ldr	r3, [r3, #8]
 800ef4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ef52:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800ef56:	f640 030f 	movw	r3, #2063	; 0x80f
 800ef5a:	4013      	ands	r3, r2
 800ef5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ef60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d11b      	bne.n	800efa0 <HAL_UART_IRQHandler+0x74>
 800ef68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ef6c:	f003 0320 	and.w	r3, r3, #32
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d015      	beq.n	800efa0 <HAL_UART_IRQHandler+0x74>
 800ef74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ef78:	f003 0320 	and.w	r3, r3, #32
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d105      	bne.n	800ef8c <HAL_UART_IRQHandler+0x60>
 800ef80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ef84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d009      	beq.n	800efa0 <HAL_UART_IRQHandler+0x74>
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	f000 82e3 	beq.w	800f55c <HAL_UART_IRQHandler+0x630>
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ef9a:	6878      	ldr	r0, [r7, #4]
 800ef9c:	4798      	blx	r3
 800ef9e:	e2dd      	b.n	800f55c <HAL_UART_IRQHandler+0x630>
 800efa0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	f000 8123 	beq.w	800f1f0 <HAL_UART_IRQHandler+0x2c4>
 800efaa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800efae:	4b8d      	ldr	r3, [pc, #564]	; (800f1e4 <HAL_UART_IRQHandler+0x2b8>)
 800efb0:	4013      	ands	r3, r2
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d106      	bne.n	800efc4 <HAL_UART_IRQHandler+0x98>
 800efb6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800efba:	4b8b      	ldr	r3, [pc, #556]	; (800f1e8 <HAL_UART_IRQHandler+0x2bc>)
 800efbc:	4013      	ands	r3, r2
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	f000 8116 	beq.w	800f1f0 <HAL_UART_IRQHandler+0x2c4>
 800efc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800efc8:	f003 0301 	and.w	r3, r3, #1
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d011      	beq.n	800eff4 <HAL_UART_IRQHandler+0xc8>
 800efd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800efd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d00b      	beq.n	800eff4 <HAL_UART_IRQHandler+0xc8>
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	2201      	movs	r2, #1
 800efe2:	621a      	str	r2, [r3, #32]
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800efea:	f043 0201 	orr.w	r2, r3, #1
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800eff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eff8:	f003 0302 	and.w	r3, r3, #2
 800effc:	2b00      	cmp	r3, #0
 800effe:	d011      	beq.n	800f024 <HAL_UART_IRQHandler+0xf8>
 800f000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f004:	f003 0301 	and.w	r3, r3, #1
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d00b      	beq.n	800f024 <HAL_UART_IRQHandler+0xf8>
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	2202      	movs	r2, #2
 800f012:	621a      	str	r2, [r3, #32]
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f01a:	f043 0204 	orr.w	r2, r3, #4
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800f024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f028:	f003 0304 	and.w	r3, r3, #4
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d011      	beq.n	800f054 <HAL_UART_IRQHandler+0x128>
 800f030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f034:	f003 0301 	and.w	r3, r3, #1
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d00b      	beq.n	800f054 <HAL_UART_IRQHandler+0x128>
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	2204      	movs	r2, #4
 800f042:	621a      	str	r2, [r3, #32]
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f04a:	f043 0202 	orr.w	r2, r3, #2
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800f054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f058:	f003 0308 	and.w	r3, r3, #8
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d017      	beq.n	800f090 <HAL_UART_IRQHandler+0x164>
 800f060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f064:	f003 0320 	and.w	r3, r3, #32
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d105      	bne.n	800f078 <HAL_UART_IRQHandler+0x14c>
 800f06c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800f070:	4b5c      	ldr	r3, [pc, #368]	; (800f1e4 <HAL_UART_IRQHandler+0x2b8>)
 800f072:	4013      	ands	r3, r2
 800f074:	2b00      	cmp	r3, #0
 800f076:	d00b      	beq.n	800f090 <HAL_UART_IRQHandler+0x164>
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	2208      	movs	r2, #8
 800f07e:	621a      	str	r2, [r3, #32]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f086:	f043 0208 	orr.w	r2, r3, #8
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800f090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f094:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d012      	beq.n	800f0c2 <HAL_UART_IRQHandler+0x196>
 800f09c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f0a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d00c      	beq.n	800f0c2 <HAL_UART_IRQHandler+0x196>
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f0b0:	621a      	str	r2, [r3, #32]
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f0b8:	f043 0220 	orr.w	r2, r3, #32
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	f000 8249 	beq.w	800f560 <HAL_UART_IRQHandler+0x634>
 800f0ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f0d2:	f003 0320 	and.w	r3, r3, #32
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d013      	beq.n	800f102 <HAL_UART_IRQHandler+0x1d6>
 800f0da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f0de:	f003 0320 	and.w	r3, r3, #32
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d105      	bne.n	800f0f2 <HAL_UART_IRQHandler+0x1c6>
 800f0e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f0ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d007      	beq.n	800f102 <HAL_UART_IRQHandler+0x1d6>
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d003      	beq.n	800f102 <HAL_UART_IRQHandler+0x1d6>
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	4798      	blx	r3
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f108:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	689b      	ldr	r3, [r3, #8]
 800f112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f116:	2b40      	cmp	r3, #64	; 0x40
 800f118:	d005      	beq.n	800f126 <HAL_UART_IRQHandler+0x1fa>
 800f11a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f11e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800f122:	2b00      	cmp	r3, #0
 800f124:	d054      	beq.n	800f1d0 <HAL_UART_IRQHandler+0x2a4>
 800f126:	6878      	ldr	r0, [r7, #4]
 800f128:	f000 fef9 	bl	800ff1e <UART_EndRxTransfer>
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	689b      	ldr	r3, [r3, #8]
 800f132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f136:	2b40      	cmp	r3, #64	; 0x40
 800f138:	d146      	bne.n	800f1c8 <HAL_UART_IRQHandler+0x29c>
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	3308      	adds	r3, #8
 800f140:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f144:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f148:	e853 3f00 	ldrex	r3, [r3]
 800f14c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800f150:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f154:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f158:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	3308      	adds	r3, #8
 800f162:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800f166:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800f16a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f16e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800f172:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f176:	e841 2300 	strex	r3, r2, [r1]
 800f17a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800f17e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f182:	2b00      	cmp	r3, #0
 800f184:	d1d9      	bne.n	800f13a <HAL_UART_IRQHandler+0x20e>
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d017      	beq.n	800f1c0 <HAL_UART_IRQHandler+0x294>
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f196:	4a15      	ldr	r2, [pc, #84]	; (800f1ec <HAL_UART_IRQHandler+0x2c0>)
 800f198:	639a      	str	r2, [r3, #56]	; 0x38
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f7fb fb36 	bl	800a812 <HAL_DMA_Abort_IT>
 800f1a6:	4603      	mov	r3, r0
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d019      	beq.n	800f1e0 <HAL_UART_IRQHandler+0x2b4>
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f1b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1b4:	687a      	ldr	r2, [r7, #4]
 800f1b6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800f1ba:	4610      	mov	r0, r2
 800f1bc:	4798      	blx	r3
 800f1be:	e00f      	b.n	800f1e0 <HAL_UART_IRQHandler+0x2b4>
 800f1c0:	6878      	ldr	r0, [r7, #4]
 800f1c2:	f000 f9e1 	bl	800f588 <HAL_UART_ErrorCallback>
 800f1c6:	e00b      	b.n	800f1e0 <HAL_UART_IRQHandler+0x2b4>
 800f1c8:	6878      	ldr	r0, [r7, #4]
 800f1ca:	f000 f9dd 	bl	800f588 <HAL_UART_ErrorCallback>
 800f1ce:	e007      	b.n	800f1e0 <HAL_UART_IRQHandler+0x2b4>
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	f000 f9d9 	bl	800f588 <HAL_UART_ErrorCallback>
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2200      	movs	r2, #0
 800f1da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800f1de:	e1bf      	b.n	800f560 <HAL_UART_IRQHandler+0x634>
 800f1e0:	bf00      	nop
 800f1e2:	e1bd      	b.n	800f560 <HAL_UART_IRQHandler+0x634>
 800f1e4:	10000001 	.word	0x10000001
 800f1e8:	04000120 	.word	0x04000120
 800f1ec:	0800ffeb 	.word	0x0800ffeb
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f1f4:	2b01      	cmp	r3, #1
 800f1f6:	f040 8153 	bne.w	800f4a0 <HAL_UART_IRQHandler+0x574>
 800f1fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1fe:	f003 0310 	and.w	r3, r3, #16
 800f202:	2b00      	cmp	r3, #0
 800f204:	f000 814c 	beq.w	800f4a0 <HAL_UART_IRQHandler+0x574>
 800f208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f20c:	f003 0310 	and.w	r3, r3, #16
 800f210:	2b00      	cmp	r3, #0
 800f212:	f000 8145 	beq.w	800f4a0 <HAL_UART_IRQHandler+0x574>
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	2210      	movs	r2, #16
 800f21c:	621a      	str	r2, [r3, #32]
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	689b      	ldr	r3, [r3, #8]
 800f224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f228:	2b40      	cmp	r3, #64	; 0x40
 800f22a:	f040 80bb 	bne.w	800f3a4 <HAL_UART_IRQHandler+0x478>
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	685b      	ldr	r3, [r3, #4]
 800f238:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
 800f23c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f240:	2b00      	cmp	r3, #0
 800f242:	f000 818f 	beq.w	800f564 <HAL_UART_IRQHandler+0x638>
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f24c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f250:	429a      	cmp	r2, r3
 800f252:	f080 8187 	bcs.w	800f564 <HAL_UART_IRQHandler+0x638>
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f25c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f003 0320 	and.w	r3, r3, #32
 800f26e:	2b00      	cmp	r3, #0
 800f270:	f040 8087 	bne.w	800f382 <HAL_UART_IRQHandler+0x456>
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800f27c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f280:	e853 3f00 	ldrex	r3, [r3]
 800f284:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f288:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f28c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f290:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	461a      	mov	r2, r3
 800f29a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f29e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f2a2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800f2a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800f2aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f2ae:	e841 2300 	strex	r3, r2, [r1]
 800f2b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800f2b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d1da      	bne.n	800f274 <HAL_UART_IRQHandler+0x348>
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	3308      	adds	r3, #8
 800f2c4:	677b      	str	r3, [r7, #116]	; 0x74
 800f2c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f2c8:	e853 3f00 	ldrex	r3, [r3]
 800f2cc:	673b      	str	r3, [r7, #112]	; 0x70
 800f2ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f2d0:	f023 0301 	bic.w	r3, r3, #1
 800f2d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	3308      	adds	r3, #8
 800f2de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800f2e2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800f2e6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f2e8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800f2ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f2ee:	e841 2300 	strex	r3, r2, [r1]
 800f2f2:	67bb      	str	r3, [r7, #120]	; 0x78
 800f2f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d1e1      	bne.n	800f2be <HAL_UART_IRQHandler+0x392>
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	3308      	adds	r3, #8
 800f300:	663b      	str	r3, [r7, #96]	; 0x60
 800f302:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f304:	e853 3f00 	ldrex	r3, [r3]
 800f308:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f30a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f30c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f310:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	3308      	adds	r3, #8
 800f31a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800f31e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800f320:	66bb      	str	r3, [r7, #104]	; 0x68
 800f322:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f324:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f326:	e841 2300 	strex	r3, r2, [r1]
 800f32a:	667b      	str	r3, [r7, #100]	; 0x64
 800f32c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d1e3      	bne.n	800f2fa <HAL_UART_IRQHandler+0x3ce>
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	2220      	movs	r2, #32
 800f336:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	2200      	movs	r2, #0
 800f33e:	66da      	str	r2, [r3, #108]	; 0x6c
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f346:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f348:	e853 3f00 	ldrex	r3, [r3]
 800f34c:	64bb      	str	r3, [r7, #72]	; 0x48
 800f34e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f350:	f023 0310 	bic.w	r3, r3, #16
 800f354:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	461a      	mov	r2, r3
 800f35e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f362:	65bb      	str	r3, [r7, #88]	; 0x58
 800f364:	657a      	str	r2, [r7, #84]	; 0x54
 800f366:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f368:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f36a:	e841 2300 	strex	r3, r2, [r1]
 800f36e:	653b      	str	r3, [r7, #80]	; 0x50
 800f370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f372:	2b00      	cmp	r3, #0
 800f374:	d1e4      	bne.n	800f340 <HAL_UART_IRQHandler+0x414>
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f37c:	4618      	mov	r0, r3
 800f37e:	f7fb f9ef 	bl	800a760 <HAL_DMA_Abort>
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	2202      	movs	r2, #2
 800f386:	671a      	str	r2, [r3, #112]	; 0x70
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f394:	b29b      	uxth	r3, r3
 800f396:	1ad3      	subs	r3, r2, r3
 800f398:	b29b      	uxth	r3, r3
 800f39a:	4619      	mov	r1, r3
 800f39c:	6878      	ldr	r0, [r7, #4]
 800f39e:	f000 f8fd 	bl	800f59c <HAL_UARTEx_RxEventCallback>
 800f3a2:	e0df      	b.n	800f564 <HAL_UART_IRQHandler+0x638>
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f3b0:	b29b      	uxth	r3, r3
 800f3b2:	1ad3      	subs	r3, r2, r3
 800f3b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	f000 80d1 	beq.w	800f568 <HAL_UART_IRQHandler+0x63c>
 800f3c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	f000 80cc 	beq.w	800f568 <HAL_UART_IRQHandler+0x63c>
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	63bb      	str	r3, [r7, #56]	; 0x38
 800f3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3d8:	e853 3f00 	ldrex	r3, [r3]
 800f3dc:	637b      	str	r3, [r7, #52]	; 0x34
 800f3de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f3e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f3e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	461a      	mov	r2, r3
 800f3ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f3f2:	647b      	str	r3, [r7, #68]	; 0x44
 800f3f4:	643a      	str	r2, [r7, #64]	; 0x40
 800f3f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f3f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f3fa:	e841 2300 	strex	r3, r2, [r1]
 800f3fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f402:	2b00      	cmp	r3, #0
 800f404:	d1e4      	bne.n	800f3d0 <HAL_UART_IRQHandler+0x4a4>
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	3308      	adds	r3, #8
 800f40c:	627b      	str	r3, [r7, #36]	; 0x24
 800f40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f410:	e853 3f00 	ldrex	r3, [r3]
 800f414:	623b      	str	r3, [r7, #32]
 800f416:	6a3b      	ldr	r3, [r7, #32]
 800f418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f41c:	f023 0301 	bic.w	r3, r3, #1
 800f420:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	3308      	adds	r3, #8
 800f42a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800f42e:	633a      	str	r2, [r7, #48]	; 0x30
 800f430:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f432:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f436:	e841 2300 	strex	r3, r2, [r1]
 800f43a:	62bb      	str	r3, [r7, #40]	; 0x28
 800f43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d1e1      	bne.n	800f406 <HAL_UART_IRQHandler+0x4da>
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2220      	movs	r2, #32
 800f446:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2200      	movs	r2, #0
 800f44e:	66da      	str	r2, [r3, #108]	; 0x6c
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	2200      	movs	r2, #0
 800f454:	675a      	str	r2, [r3, #116]	; 0x74
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	613b      	str	r3, [r7, #16]
 800f45c:	693b      	ldr	r3, [r7, #16]
 800f45e:	e853 3f00 	ldrex	r3, [r3]
 800f462:	60fb      	str	r3, [r7, #12]
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	f023 0310 	bic.w	r3, r3, #16
 800f46a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	461a      	mov	r2, r3
 800f474:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f478:	61fb      	str	r3, [r7, #28]
 800f47a:	61ba      	str	r2, [r7, #24]
 800f47c:	69b9      	ldr	r1, [r7, #24]
 800f47e:	69fa      	ldr	r2, [r7, #28]
 800f480:	e841 2300 	strex	r3, r2, [r1]
 800f484:	617b      	str	r3, [r7, #20]
 800f486:	697b      	ldr	r3, [r7, #20]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d1e4      	bne.n	800f456 <HAL_UART_IRQHandler+0x52a>
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2202      	movs	r2, #2
 800f490:	671a      	str	r2, [r3, #112]	; 0x70
 800f492:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f496:	4619      	mov	r1, r3
 800f498:	6878      	ldr	r0, [r7, #4]
 800f49a:	f000 f87f 	bl	800f59c <HAL_UARTEx_RxEventCallback>
 800f49e:	e063      	b.n	800f568 <HAL_UART_IRQHandler+0x63c>
 800f4a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f4a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d00e      	beq.n	800f4ca <HAL_UART_IRQHandler+0x59e>
 800f4ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f4b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d008      	beq.n	800f4ca <HAL_UART_IRQHandler+0x59e>
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f4c0:	621a      	str	r2, [r3, #32]
 800f4c2:	6878      	ldr	r0, [r7, #4]
 800f4c4:	f000 fdd2 	bl	801006c <HAL_UARTEx_WakeupCallback>
 800f4c8:	e051      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f4ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f4ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d014      	beq.n	800f500 <HAL_UART_IRQHandler+0x5d4>
 800f4d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f4da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d105      	bne.n	800f4ee <HAL_UART_IRQHandler+0x5c2>
 800f4e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f4e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d008      	beq.n	800f500 <HAL_UART_IRQHandler+0x5d4>
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d03a      	beq.n	800f56c <HAL_UART_IRQHandler+0x640>
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f4fa:	6878      	ldr	r0, [r7, #4]
 800f4fc:	4798      	blx	r3
 800f4fe:	e035      	b.n	800f56c <HAL_UART_IRQHandler+0x640>
 800f500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d009      	beq.n	800f520 <HAL_UART_IRQHandler+0x5f4>
 800f50c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f514:	2b00      	cmp	r3, #0
 800f516:	d003      	beq.n	800f520 <HAL_UART_IRQHandler+0x5f4>
 800f518:	6878      	ldr	r0, [r7, #4]
 800f51a:	f000 fd7c 	bl	8010016 <UART_EndTransmit_IT>
 800f51e:	e026      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f524:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d009      	beq.n	800f540 <HAL_UART_IRQHandler+0x614>
 800f52c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f530:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f534:	2b00      	cmp	r3, #0
 800f536:	d003      	beq.n	800f540 <HAL_UART_IRQHandler+0x614>
 800f538:	6878      	ldr	r0, [r7, #4]
 800f53a:	f000 fdab 	bl	8010094 <HAL_UARTEx_TxFifoEmptyCallback>
 800f53e:	e016      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f544:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d010      	beq.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f54c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f550:	2b00      	cmp	r3, #0
 800f552:	da0c      	bge.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f554:	6878      	ldr	r0, [r7, #4]
 800f556:	f000 fd93 	bl	8010080 <HAL_UARTEx_RxFifoFullCallback>
 800f55a:	e008      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f55c:	bf00      	nop
 800f55e:	e006      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f560:	bf00      	nop
 800f562:	e004      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f564:	bf00      	nop
 800f566:	e002      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f568:	bf00      	nop
 800f56a:	e000      	b.n	800f56e <HAL_UART_IRQHandler+0x642>
 800f56c:	bf00      	nop
 800f56e:	37e8      	adds	r7, #232	; 0xe8
 800f570:	46bd      	mov	sp, r7
 800f572:	bd80      	pop	{r7, pc}

0800f574 <HAL_UART_TxCpltCallback>:
 800f574:	b480      	push	{r7}
 800f576:	b083      	sub	sp, #12
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]
 800f57c:	bf00      	nop
 800f57e:	370c      	adds	r7, #12
 800f580:	46bd      	mov	sp, r7
 800f582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f586:	4770      	bx	lr

0800f588 <HAL_UART_ErrorCallback>:
 800f588:	b480      	push	{r7}
 800f58a:	b083      	sub	sp, #12
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
 800f590:	bf00      	nop
 800f592:	370c      	adds	r7, #12
 800f594:	46bd      	mov	sp, r7
 800f596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59a:	4770      	bx	lr

0800f59c <HAL_UARTEx_RxEventCallback>:
 800f59c:	b480      	push	{r7}
 800f59e:	b083      	sub	sp, #12
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	6078      	str	r0, [r7, #4]
 800f5a4:	460b      	mov	r3, r1
 800f5a6:	807b      	strh	r3, [r7, #2]
 800f5a8:	bf00      	nop
 800f5aa:	370c      	adds	r7, #12
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b2:	4770      	bx	lr

0800f5b4 <UART_SetConfig>:
 800f5b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f5b8:	b08c      	sub	sp, #48	; 0x30
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6178      	str	r0, [r7, #20]
 800f5be:	2300      	movs	r3, #0
 800f5c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f5c4:	697b      	ldr	r3, [r7, #20]
 800f5c6:	689a      	ldr	r2, [r3, #8]
 800f5c8:	697b      	ldr	r3, [r7, #20]
 800f5ca:	691b      	ldr	r3, [r3, #16]
 800f5cc:	431a      	orrs	r2, r3
 800f5ce:	697b      	ldr	r3, [r7, #20]
 800f5d0:	695b      	ldr	r3, [r3, #20]
 800f5d2:	431a      	orrs	r2, r3
 800f5d4:	697b      	ldr	r3, [r7, #20]
 800f5d6:	69db      	ldr	r3, [r3, #28]
 800f5d8:	4313      	orrs	r3, r2
 800f5da:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f5dc:	697b      	ldr	r3, [r7, #20]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	681a      	ldr	r2, [r3, #0]
 800f5e2:	4baa      	ldr	r3, [pc, #680]	; (800f88c <UART_SetConfig+0x2d8>)
 800f5e4:	4013      	ands	r3, r2
 800f5e6:	697a      	ldr	r2, [r7, #20]
 800f5e8:	6812      	ldr	r2, [r2, #0]
 800f5ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f5ec:	430b      	orrs	r3, r1
 800f5ee:	6013      	str	r3, [r2, #0]
 800f5f0:	697b      	ldr	r3, [r7, #20]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	685b      	ldr	r3, [r3, #4]
 800f5f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f5fa:	697b      	ldr	r3, [r7, #20]
 800f5fc:	68da      	ldr	r2, [r3, #12]
 800f5fe:	697b      	ldr	r3, [r7, #20]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	430a      	orrs	r2, r1
 800f604:	605a      	str	r2, [r3, #4]
 800f606:	697b      	ldr	r3, [r7, #20]
 800f608:	699b      	ldr	r3, [r3, #24]
 800f60a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f60c:	697b      	ldr	r3, [r7, #20]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	4a9f      	ldr	r2, [pc, #636]	; (800f890 <UART_SetConfig+0x2dc>)
 800f612:	4293      	cmp	r3, r2
 800f614:	d004      	beq.n	800f620 <UART_SetConfig+0x6c>
 800f616:	697b      	ldr	r3, [r7, #20]
 800f618:	6a1b      	ldr	r3, [r3, #32]
 800f61a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f61c:	4313      	orrs	r3, r2
 800f61e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f620:	697b      	ldr	r3, [r7, #20]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	689b      	ldr	r3, [r3, #8]
 800f626:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800f62a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800f62e:	697a      	ldr	r2, [r7, #20]
 800f630:	6812      	ldr	r2, [r2, #0]
 800f632:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f634:	430b      	orrs	r3, r1
 800f636:	6093      	str	r3, [r2, #8]
 800f638:	697b      	ldr	r3, [r7, #20]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f63e:	f023 010f 	bic.w	r1, r3, #15
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f646:	697b      	ldr	r3, [r7, #20]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	430a      	orrs	r2, r1
 800f64c:	62da      	str	r2, [r3, #44]	; 0x2c
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	4a90      	ldr	r2, [pc, #576]	; (800f894 <UART_SetConfig+0x2e0>)
 800f654:	4293      	cmp	r3, r2
 800f656:	d125      	bne.n	800f6a4 <UART_SetConfig+0xf0>
 800f658:	4b8f      	ldr	r3, [pc, #572]	; (800f898 <UART_SetConfig+0x2e4>)
 800f65a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f65e:	f003 0303 	and.w	r3, r3, #3
 800f662:	2b03      	cmp	r3, #3
 800f664:	d81a      	bhi.n	800f69c <UART_SetConfig+0xe8>
 800f666:	a201      	add	r2, pc, #4	; (adr r2, 800f66c <UART_SetConfig+0xb8>)
 800f668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f66c:	0800f67d 	.word	0x0800f67d
 800f670:	0800f68d 	.word	0x0800f68d
 800f674:	0800f685 	.word	0x0800f685
 800f678:	0800f695 	.word	0x0800f695
 800f67c:	2301      	movs	r3, #1
 800f67e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f682:	e116      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f684:	2302      	movs	r3, #2
 800f686:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f68a:	e112      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f68c:	2304      	movs	r3, #4
 800f68e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f692:	e10e      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f694:	2308      	movs	r3, #8
 800f696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f69a:	e10a      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f69c:	2310      	movs	r3, #16
 800f69e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6a2:	e106      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f6a4:	697b      	ldr	r3, [r7, #20]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	4a7c      	ldr	r2, [pc, #496]	; (800f89c <UART_SetConfig+0x2e8>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d138      	bne.n	800f720 <UART_SetConfig+0x16c>
 800f6ae:	4b7a      	ldr	r3, [pc, #488]	; (800f898 <UART_SetConfig+0x2e4>)
 800f6b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f6b4:	f003 030c 	and.w	r3, r3, #12
 800f6b8:	2b0c      	cmp	r3, #12
 800f6ba:	d82d      	bhi.n	800f718 <UART_SetConfig+0x164>
 800f6bc:	a201      	add	r2, pc, #4	; (adr r2, 800f6c4 <UART_SetConfig+0x110>)
 800f6be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6c2:	bf00      	nop
 800f6c4:	0800f6f9 	.word	0x0800f6f9
 800f6c8:	0800f719 	.word	0x0800f719
 800f6cc:	0800f719 	.word	0x0800f719
 800f6d0:	0800f719 	.word	0x0800f719
 800f6d4:	0800f709 	.word	0x0800f709
 800f6d8:	0800f719 	.word	0x0800f719
 800f6dc:	0800f719 	.word	0x0800f719
 800f6e0:	0800f719 	.word	0x0800f719
 800f6e4:	0800f701 	.word	0x0800f701
 800f6e8:	0800f719 	.word	0x0800f719
 800f6ec:	0800f719 	.word	0x0800f719
 800f6f0:	0800f719 	.word	0x0800f719
 800f6f4:	0800f711 	.word	0x0800f711
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6fe:	e0d8      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f700:	2302      	movs	r3, #2
 800f702:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f706:	e0d4      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f708:	2304      	movs	r3, #4
 800f70a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f70e:	e0d0      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f710:	2308      	movs	r3, #8
 800f712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f716:	e0cc      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f718:	2310      	movs	r3, #16
 800f71a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f71e:	e0c8      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f720:	697b      	ldr	r3, [r7, #20]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	4a5e      	ldr	r2, [pc, #376]	; (800f8a0 <UART_SetConfig+0x2ec>)
 800f726:	4293      	cmp	r3, r2
 800f728:	d125      	bne.n	800f776 <UART_SetConfig+0x1c2>
 800f72a:	4b5b      	ldr	r3, [pc, #364]	; (800f898 <UART_SetConfig+0x2e4>)
 800f72c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f730:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f734:	2b30      	cmp	r3, #48	; 0x30
 800f736:	d016      	beq.n	800f766 <UART_SetConfig+0x1b2>
 800f738:	2b30      	cmp	r3, #48	; 0x30
 800f73a:	d818      	bhi.n	800f76e <UART_SetConfig+0x1ba>
 800f73c:	2b20      	cmp	r3, #32
 800f73e:	d00a      	beq.n	800f756 <UART_SetConfig+0x1a2>
 800f740:	2b20      	cmp	r3, #32
 800f742:	d814      	bhi.n	800f76e <UART_SetConfig+0x1ba>
 800f744:	2b00      	cmp	r3, #0
 800f746:	d002      	beq.n	800f74e <UART_SetConfig+0x19a>
 800f748:	2b10      	cmp	r3, #16
 800f74a:	d008      	beq.n	800f75e <UART_SetConfig+0x1aa>
 800f74c:	e00f      	b.n	800f76e <UART_SetConfig+0x1ba>
 800f74e:	2300      	movs	r3, #0
 800f750:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f754:	e0ad      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f756:	2302      	movs	r3, #2
 800f758:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f75c:	e0a9      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f75e:	2304      	movs	r3, #4
 800f760:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f764:	e0a5      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f766:	2308      	movs	r3, #8
 800f768:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f76c:	e0a1      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f76e:	2310      	movs	r3, #16
 800f770:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f774:	e09d      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f776:	697b      	ldr	r3, [r7, #20]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	4a4a      	ldr	r2, [pc, #296]	; (800f8a4 <UART_SetConfig+0x2f0>)
 800f77c:	4293      	cmp	r3, r2
 800f77e:	d125      	bne.n	800f7cc <UART_SetConfig+0x218>
 800f780:	4b45      	ldr	r3, [pc, #276]	; (800f898 <UART_SetConfig+0x2e4>)
 800f782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f786:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f78a:	2bc0      	cmp	r3, #192	; 0xc0
 800f78c:	d016      	beq.n	800f7bc <UART_SetConfig+0x208>
 800f78e:	2bc0      	cmp	r3, #192	; 0xc0
 800f790:	d818      	bhi.n	800f7c4 <UART_SetConfig+0x210>
 800f792:	2b80      	cmp	r3, #128	; 0x80
 800f794:	d00a      	beq.n	800f7ac <UART_SetConfig+0x1f8>
 800f796:	2b80      	cmp	r3, #128	; 0x80
 800f798:	d814      	bhi.n	800f7c4 <UART_SetConfig+0x210>
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d002      	beq.n	800f7a4 <UART_SetConfig+0x1f0>
 800f79e:	2b40      	cmp	r3, #64	; 0x40
 800f7a0:	d008      	beq.n	800f7b4 <UART_SetConfig+0x200>
 800f7a2:	e00f      	b.n	800f7c4 <UART_SetConfig+0x210>
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f7aa:	e082      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f7ac:	2302      	movs	r3, #2
 800f7ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f7b2:	e07e      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f7b4:	2304      	movs	r3, #4
 800f7b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f7ba:	e07a      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f7bc:	2308      	movs	r3, #8
 800f7be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f7c2:	e076      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f7c4:	2310      	movs	r3, #16
 800f7c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f7ca:	e072      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f7cc:	697b      	ldr	r3, [r7, #20]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	4a35      	ldr	r2, [pc, #212]	; (800f8a8 <UART_SetConfig+0x2f4>)
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	d12a      	bne.n	800f82c <UART_SetConfig+0x278>
 800f7d6:	4b30      	ldr	r3, [pc, #192]	; (800f898 <UART_SetConfig+0x2e4>)
 800f7d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f7dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f7e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f7e4:	d01a      	beq.n	800f81c <UART_SetConfig+0x268>
 800f7e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f7ea:	d81b      	bhi.n	800f824 <UART_SetConfig+0x270>
 800f7ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f7f0:	d00c      	beq.n	800f80c <UART_SetConfig+0x258>
 800f7f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f7f6:	d815      	bhi.n	800f824 <UART_SetConfig+0x270>
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d003      	beq.n	800f804 <UART_SetConfig+0x250>
 800f7fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f800:	d008      	beq.n	800f814 <UART_SetConfig+0x260>
 800f802:	e00f      	b.n	800f824 <UART_SetConfig+0x270>
 800f804:	2300      	movs	r3, #0
 800f806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f80a:	e052      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f80c:	2302      	movs	r3, #2
 800f80e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f812:	e04e      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f814:	2304      	movs	r3, #4
 800f816:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f81a:	e04a      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f81c:	2308      	movs	r3, #8
 800f81e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f822:	e046      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f824:	2310      	movs	r3, #16
 800f826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f82a:	e042      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f82c:	697b      	ldr	r3, [r7, #20]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	4a17      	ldr	r2, [pc, #92]	; (800f890 <UART_SetConfig+0x2dc>)
 800f832:	4293      	cmp	r3, r2
 800f834:	d13a      	bne.n	800f8ac <UART_SetConfig+0x2f8>
 800f836:	4b18      	ldr	r3, [pc, #96]	; (800f898 <UART_SetConfig+0x2e4>)
 800f838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f83c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800f840:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f844:	d01a      	beq.n	800f87c <UART_SetConfig+0x2c8>
 800f846:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f84a:	d81b      	bhi.n	800f884 <UART_SetConfig+0x2d0>
 800f84c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f850:	d00c      	beq.n	800f86c <UART_SetConfig+0x2b8>
 800f852:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f856:	d815      	bhi.n	800f884 <UART_SetConfig+0x2d0>
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d003      	beq.n	800f864 <UART_SetConfig+0x2b0>
 800f85c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f860:	d008      	beq.n	800f874 <UART_SetConfig+0x2c0>
 800f862:	e00f      	b.n	800f884 <UART_SetConfig+0x2d0>
 800f864:	2300      	movs	r3, #0
 800f866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f86a:	e022      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f86c:	2302      	movs	r3, #2
 800f86e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f872:	e01e      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f874:	2304      	movs	r3, #4
 800f876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f87a:	e01a      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f87c:	2308      	movs	r3, #8
 800f87e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f882:	e016      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f884:	2310      	movs	r3, #16
 800f886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f88a:	e012      	b.n	800f8b2 <UART_SetConfig+0x2fe>
 800f88c:	cfff69f3 	.word	0xcfff69f3
 800f890:	40008000 	.word	0x40008000
 800f894:	40013800 	.word	0x40013800
 800f898:	40021000 	.word	0x40021000
 800f89c:	40004400 	.word	0x40004400
 800f8a0:	40004800 	.word	0x40004800
 800f8a4:	40004c00 	.word	0x40004c00
 800f8a8:	40005000 	.word	0x40005000
 800f8ac:	2310      	movs	r3, #16
 800f8ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f8b2:	697b      	ldr	r3, [r7, #20]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	4aae      	ldr	r2, [pc, #696]	; (800fb70 <UART_SetConfig+0x5bc>)
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	f040 8097 	bne.w	800f9ec <UART_SetConfig+0x438>
 800f8be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f8c2:	2b08      	cmp	r3, #8
 800f8c4:	d823      	bhi.n	800f90e <UART_SetConfig+0x35a>
 800f8c6:	a201      	add	r2, pc, #4	; (adr r2, 800f8cc <UART_SetConfig+0x318>)
 800f8c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8cc:	0800f8f1 	.word	0x0800f8f1
 800f8d0:	0800f90f 	.word	0x0800f90f
 800f8d4:	0800f8f9 	.word	0x0800f8f9
 800f8d8:	0800f90f 	.word	0x0800f90f
 800f8dc:	0800f8ff 	.word	0x0800f8ff
 800f8e0:	0800f90f 	.word	0x0800f90f
 800f8e4:	0800f90f 	.word	0x0800f90f
 800f8e8:	0800f90f 	.word	0x0800f90f
 800f8ec:	0800f907 	.word	0x0800f907
 800f8f0:	f7fd ff62 	bl	800d7b8 <HAL_RCC_GetPCLK1Freq>
 800f8f4:	6278      	str	r0, [r7, #36]	; 0x24
 800f8f6:	e010      	b.n	800f91a <UART_SetConfig+0x366>
 800f8f8:	4b9e      	ldr	r3, [pc, #632]	; (800fb74 <UART_SetConfig+0x5c0>)
 800f8fa:	627b      	str	r3, [r7, #36]	; 0x24
 800f8fc:	e00d      	b.n	800f91a <UART_SetConfig+0x366>
 800f8fe:	f7fd feed 	bl	800d6dc <HAL_RCC_GetSysClockFreq>
 800f902:	6278      	str	r0, [r7, #36]	; 0x24
 800f904:	e009      	b.n	800f91a <UART_SetConfig+0x366>
 800f906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f90a:	627b      	str	r3, [r7, #36]	; 0x24
 800f90c:	e005      	b.n	800f91a <UART_SetConfig+0x366>
 800f90e:	2300      	movs	r3, #0
 800f910:	627b      	str	r3, [r7, #36]	; 0x24
 800f912:	2301      	movs	r3, #1
 800f914:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f918:	bf00      	nop
 800f91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	f000 8130 	beq.w	800fb82 <UART_SetConfig+0x5ce>
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f926:	4a94      	ldr	r2, [pc, #592]	; (800fb78 <UART_SetConfig+0x5c4>)
 800f928:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f92c:	461a      	mov	r2, r3
 800f92e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f930:	fbb3 f3f2 	udiv	r3, r3, r2
 800f934:	61bb      	str	r3, [r7, #24]
 800f936:	697b      	ldr	r3, [r7, #20]
 800f938:	685a      	ldr	r2, [r3, #4]
 800f93a:	4613      	mov	r3, r2
 800f93c:	005b      	lsls	r3, r3, #1
 800f93e:	4413      	add	r3, r2
 800f940:	69ba      	ldr	r2, [r7, #24]
 800f942:	429a      	cmp	r2, r3
 800f944:	d305      	bcc.n	800f952 <UART_SetConfig+0x39e>
 800f946:	697b      	ldr	r3, [r7, #20]
 800f948:	685b      	ldr	r3, [r3, #4]
 800f94a:	031b      	lsls	r3, r3, #12
 800f94c:	69ba      	ldr	r2, [r7, #24]
 800f94e:	429a      	cmp	r2, r3
 800f950:	d903      	bls.n	800f95a <UART_SetConfig+0x3a6>
 800f952:	2301      	movs	r3, #1
 800f954:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f958:	e113      	b.n	800fb82 <UART_SetConfig+0x5ce>
 800f95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f95c:	2200      	movs	r2, #0
 800f95e:	60bb      	str	r3, [r7, #8]
 800f960:	60fa      	str	r2, [r7, #12]
 800f962:	697b      	ldr	r3, [r7, #20]
 800f964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f966:	4a84      	ldr	r2, [pc, #528]	; (800fb78 <UART_SetConfig+0x5c4>)
 800f968:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f96c:	b29b      	uxth	r3, r3
 800f96e:	2200      	movs	r2, #0
 800f970:	603b      	str	r3, [r7, #0]
 800f972:	607a      	str	r2, [r7, #4]
 800f974:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f978:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f97c:	f7f1 f9ac 	bl	8000cd8 <__aeabi_uldivmod>
 800f980:	4602      	mov	r2, r0
 800f982:	460b      	mov	r3, r1
 800f984:	4610      	mov	r0, r2
 800f986:	4619      	mov	r1, r3
 800f988:	f04f 0200 	mov.w	r2, #0
 800f98c:	f04f 0300 	mov.w	r3, #0
 800f990:	020b      	lsls	r3, r1, #8
 800f992:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f996:	0202      	lsls	r2, r0, #8
 800f998:	6979      	ldr	r1, [r7, #20]
 800f99a:	6849      	ldr	r1, [r1, #4]
 800f99c:	0849      	lsrs	r1, r1, #1
 800f99e:	2000      	movs	r0, #0
 800f9a0:	460c      	mov	r4, r1
 800f9a2:	4605      	mov	r5, r0
 800f9a4:	eb12 0804 	adds.w	r8, r2, r4
 800f9a8:	eb43 0905 	adc.w	r9, r3, r5
 800f9ac:	697b      	ldr	r3, [r7, #20]
 800f9ae:	685b      	ldr	r3, [r3, #4]
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	469a      	mov	sl, r3
 800f9b4:	4693      	mov	fp, r2
 800f9b6:	4652      	mov	r2, sl
 800f9b8:	465b      	mov	r3, fp
 800f9ba:	4640      	mov	r0, r8
 800f9bc:	4649      	mov	r1, r9
 800f9be:	f7f1 f98b 	bl	8000cd8 <__aeabi_uldivmod>
 800f9c2:	4602      	mov	r2, r0
 800f9c4:	460b      	mov	r3, r1
 800f9c6:	4613      	mov	r3, r2
 800f9c8:	623b      	str	r3, [r7, #32]
 800f9ca:	6a3b      	ldr	r3, [r7, #32]
 800f9cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f9d0:	d308      	bcc.n	800f9e4 <UART_SetConfig+0x430>
 800f9d2:	6a3b      	ldr	r3, [r7, #32]
 800f9d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f9d8:	d204      	bcs.n	800f9e4 <UART_SetConfig+0x430>
 800f9da:	697b      	ldr	r3, [r7, #20]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	6a3a      	ldr	r2, [r7, #32]
 800f9e0:	60da      	str	r2, [r3, #12]
 800f9e2:	e0ce      	b.n	800fb82 <UART_SetConfig+0x5ce>
 800f9e4:	2301      	movs	r3, #1
 800f9e6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f9ea:	e0ca      	b.n	800fb82 <UART_SetConfig+0x5ce>
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	69db      	ldr	r3, [r3, #28]
 800f9f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f9f4:	d166      	bne.n	800fac4 <UART_SetConfig+0x510>
 800f9f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f9fa:	2b08      	cmp	r3, #8
 800f9fc:	d827      	bhi.n	800fa4e <UART_SetConfig+0x49a>
 800f9fe:	a201      	add	r2, pc, #4	; (adr r2, 800fa04 <UART_SetConfig+0x450>)
 800fa00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa04:	0800fa29 	.word	0x0800fa29
 800fa08:	0800fa31 	.word	0x0800fa31
 800fa0c:	0800fa39 	.word	0x0800fa39
 800fa10:	0800fa4f 	.word	0x0800fa4f
 800fa14:	0800fa3f 	.word	0x0800fa3f
 800fa18:	0800fa4f 	.word	0x0800fa4f
 800fa1c:	0800fa4f 	.word	0x0800fa4f
 800fa20:	0800fa4f 	.word	0x0800fa4f
 800fa24:	0800fa47 	.word	0x0800fa47
 800fa28:	f7fd fec6 	bl	800d7b8 <HAL_RCC_GetPCLK1Freq>
 800fa2c:	6278      	str	r0, [r7, #36]	; 0x24
 800fa2e:	e014      	b.n	800fa5a <UART_SetConfig+0x4a6>
 800fa30:	f7fd fed8 	bl	800d7e4 <HAL_RCC_GetPCLK2Freq>
 800fa34:	6278      	str	r0, [r7, #36]	; 0x24
 800fa36:	e010      	b.n	800fa5a <UART_SetConfig+0x4a6>
 800fa38:	4b4e      	ldr	r3, [pc, #312]	; (800fb74 <UART_SetConfig+0x5c0>)
 800fa3a:	627b      	str	r3, [r7, #36]	; 0x24
 800fa3c:	e00d      	b.n	800fa5a <UART_SetConfig+0x4a6>
 800fa3e:	f7fd fe4d 	bl	800d6dc <HAL_RCC_GetSysClockFreq>
 800fa42:	6278      	str	r0, [r7, #36]	; 0x24
 800fa44:	e009      	b.n	800fa5a <UART_SetConfig+0x4a6>
 800fa46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fa4a:	627b      	str	r3, [r7, #36]	; 0x24
 800fa4c:	e005      	b.n	800fa5a <UART_SetConfig+0x4a6>
 800fa4e:	2300      	movs	r3, #0
 800fa50:	627b      	str	r3, [r7, #36]	; 0x24
 800fa52:	2301      	movs	r3, #1
 800fa54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800fa58:	bf00      	nop
 800fa5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	f000 8090 	beq.w	800fb82 <UART_SetConfig+0x5ce>
 800fa62:	697b      	ldr	r3, [r7, #20]
 800fa64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa66:	4a44      	ldr	r2, [pc, #272]	; (800fb78 <UART_SetConfig+0x5c4>)
 800fa68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa6c:	461a      	mov	r2, r3
 800fa6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa70:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa74:	005a      	lsls	r2, r3, #1
 800fa76:	697b      	ldr	r3, [r7, #20]
 800fa78:	685b      	ldr	r3, [r3, #4]
 800fa7a:	085b      	lsrs	r3, r3, #1
 800fa7c:	441a      	add	r2, r3
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	685b      	ldr	r3, [r3, #4]
 800fa82:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa86:	623b      	str	r3, [r7, #32]
 800fa88:	6a3b      	ldr	r3, [r7, #32]
 800fa8a:	2b0f      	cmp	r3, #15
 800fa8c:	d916      	bls.n	800fabc <UART_SetConfig+0x508>
 800fa8e:	6a3b      	ldr	r3, [r7, #32]
 800fa90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fa94:	d212      	bcs.n	800fabc <UART_SetConfig+0x508>
 800fa96:	6a3b      	ldr	r3, [r7, #32]
 800fa98:	b29b      	uxth	r3, r3
 800fa9a:	f023 030f 	bic.w	r3, r3, #15
 800fa9e:	83fb      	strh	r3, [r7, #30]
 800faa0:	6a3b      	ldr	r3, [r7, #32]
 800faa2:	085b      	lsrs	r3, r3, #1
 800faa4:	b29b      	uxth	r3, r3
 800faa6:	f003 0307 	and.w	r3, r3, #7
 800faaa:	b29a      	uxth	r2, r3
 800faac:	8bfb      	ldrh	r3, [r7, #30]
 800faae:	4313      	orrs	r3, r2
 800fab0:	83fb      	strh	r3, [r7, #30]
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	8bfa      	ldrh	r2, [r7, #30]
 800fab8:	60da      	str	r2, [r3, #12]
 800faba:	e062      	b.n	800fb82 <UART_SetConfig+0x5ce>
 800fabc:	2301      	movs	r3, #1
 800fabe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800fac2:	e05e      	b.n	800fb82 <UART_SetConfig+0x5ce>
 800fac4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800fac8:	2b08      	cmp	r3, #8
 800faca:	d828      	bhi.n	800fb1e <UART_SetConfig+0x56a>
 800facc:	a201      	add	r2, pc, #4	; (adr r2, 800fad4 <UART_SetConfig+0x520>)
 800face:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fad2:	bf00      	nop
 800fad4:	0800faf9 	.word	0x0800faf9
 800fad8:	0800fb01 	.word	0x0800fb01
 800fadc:	0800fb09 	.word	0x0800fb09
 800fae0:	0800fb1f 	.word	0x0800fb1f
 800fae4:	0800fb0f 	.word	0x0800fb0f
 800fae8:	0800fb1f 	.word	0x0800fb1f
 800faec:	0800fb1f 	.word	0x0800fb1f
 800faf0:	0800fb1f 	.word	0x0800fb1f
 800faf4:	0800fb17 	.word	0x0800fb17
 800faf8:	f7fd fe5e 	bl	800d7b8 <HAL_RCC_GetPCLK1Freq>
 800fafc:	6278      	str	r0, [r7, #36]	; 0x24
 800fafe:	e014      	b.n	800fb2a <UART_SetConfig+0x576>
 800fb00:	f7fd fe70 	bl	800d7e4 <HAL_RCC_GetPCLK2Freq>
 800fb04:	6278      	str	r0, [r7, #36]	; 0x24
 800fb06:	e010      	b.n	800fb2a <UART_SetConfig+0x576>
 800fb08:	4b1a      	ldr	r3, [pc, #104]	; (800fb74 <UART_SetConfig+0x5c0>)
 800fb0a:	627b      	str	r3, [r7, #36]	; 0x24
 800fb0c:	e00d      	b.n	800fb2a <UART_SetConfig+0x576>
 800fb0e:	f7fd fde5 	bl	800d6dc <HAL_RCC_GetSysClockFreq>
 800fb12:	6278      	str	r0, [r7, #36]	; 0x24
 800fb14:	e009      	b.n	800fb2a <UART_SetConfig+0x576>
 800fb16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fb1a:	627b      	str	r3, [r7, #36]	; 0x24
 800fb1c:	e005      	b.n	800fb2a <UART_SetConfig+0x576>
 800fb1e:	2300      	movs	r3, #0
 800fb20:	627b      	str	r3, [r7, #36]	; 0x24
 800fb22:	2301      	movs	r3, #1
 800fb24:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800fb28:	bf00      	nop
 800fb2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d028      	beq.n	800fb82 <UART_SetConfig+0x5ce>
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb34:	4a10      	ldr	r2, [pc, #64]	; (800fb78 <UART_SetConfig+0x5c4>)
 800fb36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb3a:	461a      	mov	r2, r3
 800fb3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb3e:	fbb3 f2f2 	udiv	r2, r3, r2
 800fb42:	697b      	ldr	r3, [r7, #20]
 800fb44:	685b      	ldr	r3, [r3, #4]
 800fb46:	085b      	lsrs	r3, r3, #1
 800fb48:	441a      	add	r2, r3
 800fb4a:	697b      	ldr	r3, [r7, #20]
 800fb4c:	685b      	ldr	r3, [r3, #4]
 800fb4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb52:	623b      	str	r3, [r7, #32]
 800fb54:	6a3b      	ldr	r3, [r7, #32]
 800fb56:	2b0f      	cmp	r3, #15
 800fb58:	d910      	bls.n	800fb7c <UART_SetConfig+0x5c8>
 800fb5a:	6a3b      	ldr	r3, [r7, #32]
 800fb5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fb60:	d20c      	bcs.n	800fb7c <UART_SetConfig+0x5c8>
 800fb62:	6a3b      	ldr	r3, [r7, #32]
 800fb64:	b29a      	uxth	r2, r3
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	60da      	str	r2, [r3, #12]
 800fb6c:	e009      	b.n	800fb82 <UART_SetConfig+0x5ce>
 800fb6e:	bf00      	nop
 800fb70:	40008000 	.word	0x40008000
 800fb74:	00f42400 	.word	0x00f42400
 800fb78:	080183a8 	.word	0x080183a8
 800fb7c:	2301      	movs	r3, #1
 800fb7e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800fb82:	697b      	ldr	r3, [r7, #20]
 800fb84:	2201      	movs	r2, #1
 800fb86:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800fb8a:	697b      	ldr	r3, [r7, #20]
 800fb8c:	2201      	movs	r2, #1
 800fb8e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 800fb92:	697b      	ldr	r3, [r7, #20]
 800fb94:	2200      	movs	r2, #0
 800fb96:	675a      	str	r2, [r3, #116]	; 0x74
 800fb98:	697b      	ldr	r3, [r7, #20]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	679a      	str	r2, [r3, #120]	; 0x78
 800fb9e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800fba2:	4618      	mov	r0, r3
 800fba4:	3730      	adds	r7, #48	; 0x30
 800fba6:	46bd      	mov	sp, r7
 800fba8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800fbac <UART_AdvFeatureConfig>:
 800fbac:	b480      	push	{r7}
 800fbae:	b083      	sub	sp, #12
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbb8:	f003 0308 	and.w	r3, r3, #8
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d00a      	beq.n	800fbd6 <UART_AdvFeatureConfig+0x2a>
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	685b      	ldr	r3, [r3, #4]
 800fbc6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	430a      	orrs	r2, r1
 800fbd4:	605a      	str	r2, [r3, #4]
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbda:	f003 0301 	and.w	r3, r3, #1
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d00a      	beq.n	800fbf8 <UART_AdvFeatureConfig+0x4c>
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	685b      	ldr	r3, [r3, #4]
 800fbe8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	430a      	orrs	r2, r1
 800fbf6:	605a      	str	r2, [r3, #4]
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbfc:	f003 0302 	and.w	r3, r3, #2
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d00a      	beq.n	800fc1a <UART_AdvFeatureConfig+0x6e>
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	685b      	ldr	r3, [r3, #4]
 800fc0a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	430a      	orrs	r2, r1
 800fc18:	605a      	str	r2, [r3, #4]
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc1e:	f003 0304 	and.w	r3, r3, #4
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d00a      	beq.n	800fc3c <UART_AdvFeatureConfig+0x90>
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	685b      	ldr	r3, [r3, #4]
 800fc2c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	430a      	orrs	r2, r1
 800fc3a:	605a      	str	r2, [r3, #4]
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc40:	f003 0310 	and.w	r3, r3, #16
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d00a      	beq.n	800fc5e <UART_AdvFeatureConfig+0xb2>
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	689b      	ldr	r3, [r3, #8]
 800fc4e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	430a      	orrs	r2, r1
 800fc5c:	609a      	str	r2, [r3, #8]
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc62:	f003 0320 	and.w	r3, r3, #32
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d00a      	beq.n	800fc80 <UART_AdvFeatureConfig+0xd4>
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	689b      	ldr	r3, [r3, #8]
 800fc70:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	430a      	orrs	r2, r1
 800fc7e:	609a      	str	r2, [r3, #8]
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d01a      	beq.n	800fcc2 <UART_AdvFeatureConfig+0x116>
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	685b      	ldr	r3, [r3, #4]
 800fc92:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	430a      	orrs	r2, r1
 800fca0:	605a      	str	r2, [r3, #4]
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fca6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fcaa:	d10a      	bne.n	800fcc2 <UART_AdvFeatureConfig+0x116>
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	685b      	ldr	r3, [r3, #4]
 800fcb2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	430a      	orrs	r2, r1
 800fcc0:	605a      	str	r2, [r3, #4]
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fcc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d00a      	beq.n	800fce4 <UART_AdvFeatureConfig+0x138>
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	685b      	ldr	r3, [r3, #4]
 800fcd4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	430a      	orrs	r2, r1
 800fce2:	605a      	str	r2, [r3, #4]
 800fce4:	bf00      	nop
 800fce6:	370c      	adds	r7, #12
 800fce8:	46bd      	mov	sp, r7
 800fcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcee:	4770      	bx	lr

0800fcf0 <UART_CheckIdleState>:
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b098      	sub	sp, #96	; 0x60
 800fcf4:	af02      	add	r7, sp, #8
 800fcf6:	6078      	str	r0, [r7, #4]
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	2200      	movs	r2, #0
 800fcfc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800fd00:	f7fa fb48 	bl	800a394 <HAL_GetTick>
 800fd04:	6578      	str	r0, [r7, #84]	; 0x54
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	f003 0308 	and.w	r3, r3, #8
 800fd10:	2b08      	cmp	r3, #8
 800fd12:	d12f      	bne.n	800fd74 <UART_CheckIdleState+0x84>
 800fd14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800fd18:	9300      	str	r3, [sp, #0]
 800fd1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800fd22:	6878      	ldr	r0, [r7, #4]
 800fd24:	f000 f88e 	bl	800fe44 <UART_WaitOnFlagUntilTimeout>
 800fd28:	4603      	mov	r3, r0
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d022      	beq.n	800fd74 <UART_CheckIdleState+0x84>
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	63bb      	str	r3, [r7, #56]	; 0x38
 800fd34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd36:	e853 3f00 	ldrex	r3, [r3]
 800fd3a:	637b      	str	r3, [r7, #52]	; 0x34
 800fd3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fd42:	653b      	str	r3, [r7, #80]	; 0x50
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	461a      	mov	r2, r3
 800fd4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd4c:	647b      	str	r3, [r7, #68]	; 0x44
 800fd4e:	643a      	str	r2, [r7, #64]	; 0x40
 800fd50:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fd52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd54:	e841 2300 	strex	r3, r2, [r1]
 800fd58:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fd5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d1e6      	bne.n	800fd2e <UART_CheckIdleState+0x3e>
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	2220      	movs	r2, #32
 800fd64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	2200      	movs	r2, #0
 800fd6c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fd70:	2303      	movs	r3, #3
 800fd72:	e063      	b.n	800fe3c <UART_CheckIdleState+0x14c>
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	f003 0304 	and.w	r3, r3, #4
 800fd7e:	2b04      	cmp	r3, #4
 800fd80:	d149      	bne.n	800fe16 <UART_CheckIdleState+0x126>
 800fd82:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800fd86:	9300      	str	r3, [sp, #0]
 800fd88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800fd90:	6878      	ldr	r0, [r7, #4]
 800fd92:	f000 f857 	bl	800fe44 <UART_WaitOnFlagUntilTimeout>
 800fd96:	4603      	mov	r3, r0
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d03c      	beq.n	800fe16 <UART_CheckIdleState+0x126>
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	627b      	str	r3, [r7, #36]	; 0x24
 800fda2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fda4:	e853 3f00 	ldrex	r3, [r3]
 800fda8:	623b      	str	r3, [r7, #32]
 800fdaa:	6a3b      	ldr	r3, [r7, #32]
 800fdac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fdb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fdba:	633b      	str	r3, [r7, #48]	; 0x30
 800fdbc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fdbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fdc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fdc2:	e841 2300 	strex	r3, r2, [r1]
 800fdc6:	62bb      	str	r3, [r7, #40]	; 0x28
 800fdc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d1e6      	bne.n	800fd9c <UART_CheckIdleState+0xac>
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	3308      	adds	r3, #8
 800fdd4:	613b      	str	r3, [r7, #16]
 800fdd6:	693b      	ldr	r3, [r7, #16]
 800fdd8:	e853 3f00 	ldrex	r3, [r3]
 800fddc:	60fb      	str	r3, [r7, #12]
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	f023 0301 	bic.w	r3, r3, #1
 800fde4:	64bb      	str	r3, [r7, #72]	; 0x48
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	3308      	adds	r3, #8
 800fdec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fdee:	61fa      	str	r2, [r7, #28]
 800fdf0:	61bb      	str	r3, [r7, #24]
 800fdf2:	69b9      	ldr	r1, [r7, #24]
 800fdf4:	69fa      	ldr	r2, [r7, #28]
 800fdf6:	e841 2300 	strex	r3, r2, [r1]
 800fdfa:	617b      	str	r3, [r7, #20]
 800fdfc:	697b      	ldr	r3, [r7, #20]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d1e5      	bne.n	800fdce <UART_CheckIdleState+0xde>
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2220      	movs	r2, #32
 800fe06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fe12:	2303      	movs	r3, #3
 800fe14:	e012      	b.n	800fe3c <UART_CheckIdleState+0x14c>
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	2220      	movs	r2, #32
 800fe1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2220      	movs	r2, #32
 800fe22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	66da      	str	r2, [r3, #108]	; 0x6c
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	2200      	movs	r2, #0
 800fe30:	671a      	str	r2, [r3, #112]	; 0x70
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	2200      	movs	r2, #0
 800fe36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	4618      	mov	r0, r3
 800fe3e:	3758      	adds	r7, #88	; 0x58
 800fe40:	46bd      	mov	sp, r7
 800fe42:	bd80      	pop	{r7, pc}

0800fe44 <UART_WaitOnFlagUntilTimeout>:
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b084      	sub	sp, #16
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	60f8      	str	r0, [r7, #12]
 800fe4c:	60b9      	str	r1, [r7, #8]
 800fe4e:	603b      	str	r3, [r7, #0]
 800fe50:	4613      	mov	r3, r2
 800fe52:	71fb      	strb	r3, [r7, #7]
 800fe54:	e04f      	b.n	800fef6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fe56:	69bb      	ldr	r3, [r7, #24]
 800fe58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe5c:	d04b      	beq.n	800fef6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fe5e:	f7fa fa99 	bl	800a394 <HAL_GetTick>
 800fe62:	4602      	mov	r2, r0
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	1ad3      	subs	r3, r2, r3
 800fe68:	69ba      	ldr	r2, [r7, #24]
 800fe6a:	429a      	cmp	r2, r3
 800fe6c:	d302      	bcc.n	800fe74 <UART_WaitOnFlagUntilTimeout+0x30>
 800fe6e:	69bb      	ldr	r3, [r7, #24]
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d101      	bne.n	800fe78 <UART_WaitOnFlagUntilTimeout+0x34>
 800fe74:	2303      	movs	r3, #3
 800fe76:	e04e      	b.n	800ff16 <UART_WaitOnFlagUntilTimeout+0xd2>
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	f003 0304 	and.w	r3, r3, #4
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d037      	beq.n	800fef6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	2b80      	cmp	r3, #128	; 0x80
 800fe8a:	d034      	beq.n	800fef6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fe8c:	68bb      	ldr	r3, [r7, #8]
 800fe8e:	2b40      	cmp	r3, #64	; 0x40
 800fe90:	d031      	beq.n	800fef6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	69db      	ldr	r3, [r3, #28]
 800fe98:	f003 0308 	and.w	r3, r3, #8
 800fe9c:	2b08      	cmp	r3, #8
 800fe9e:	d110      	bne.n	800fec2 <UART_WaitOnFlagUntilTimeout+0x7e>
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	2208      	movs	r2, #8
 800fea6:	621a      	str	r2, [r3, #32]
 800fea8:	68f8      	ldr	r0, [r7, #12]
 800feaa:	f000 f838 	bl	800ff1e <UART_EndRxTransfer>
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	2208      	movs	r2, #8
 800feb2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	2200      	movs	r2, #0
 800feba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800febe:	2301      	movs	r3, #1
 800fec0:	e029      	b.n	800ff16 <UART_WaitOnFlagUntilTimeout+0xd2>
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	69db      	ldr	r3, [r3, #28]
 800fec8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fecc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fed0:	d111      	bne.n	800fef6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800feda:	621a      	str	r2, [r3, #32]
 800fedc:	68f8      	ldr	r0, [r7, #12]
 800fede:	f000 f81e 	bl	800ff1e <UART_EndRxTransfer>
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	2220      	movs	r2, #32
 800fee6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	2200      	movs	r2, #0
 800feee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fef2:	2303      	movs	r3, #3
 800fef4:	e00f      	b.n	800ff16 <UART_WaitOnFlagUntilTimeout+0xd2>
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	69da      	ldr	r2, [r3, #28]
 800fefc:	68bb      	ldr	r3, [r7, #8]
 800fefe:	4013      	ands	r3, r2
 800ff00:	68ba      	ldr	r2, [r7, #8]
 800ff02:	429a      	cmp	r2, r3
 800ff04:	bf0c      	ite	eq
 800ff06:	2301      	moveq	r3, #1
 800ff08:	2300      	movne	r3, #0
 800ff0a:	b2db      	uxtb	r3, r3
 800ff0c:	461a      	mov	r2, r3
 800ff0e:	79fb      	ldrb	r3, [r7, #7]
 800ff10:	429a      	cmp	r2, r3
 800ff12:	d0a0      	beq.n	800fe56 <UART_WaitOnFlagUntilTimeout+0x12>
 800ff14:	2300      	movs	r3, #0
 800ff16:	4618      	mov	r0, r3
 800ff18:	3710      	adds	r7, #16
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	bd80      	pop	{r7, pc}

0800ff1e <UART_EndRxTransfer>:
 800ff1e:	b480      	push	{r7}
 800ff20:	b095      	sub	sp, #84	; 0x54
 800ff22:	af00      	add	r7, sp, #0
 800ff24:	6078      	str	r0, [r7, #4]
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	637b      	str	r3, [r7, #52]	; 0x34
 800ff2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff2e:	e853 3f00 	ldrex	r3, [r3]
 800ff32:	633b      	str	r3, [r7, #48]	; 0x30
 800ff34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff36:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ff3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	461a      	mov	r2, r3
 800ff42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff44:	643b      	str	r3, [r7, #64]	; 0x40
 800ff46:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ff48:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ff4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ff4c:	e841 2300 	strex	r3, r2, [r1]
 800ff50:	63bb      	str	r3, [r7, #56]	; 0x38
 800ff52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d1e6      	bne.n	800ff26 <UART_EndRxTransfer+0x8>
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	3308      	adds	r3, #8
 800ff5e:	623b      	str	r3, [r7, #32]
 800ff60:	6a3b      	ldr	r3, [r7, #32]
 800ff62:	e853 3f00 	ldrex	r3, [r3]
 800ff66:	61fb      	str	r3, [r7, #28]
 800ff68:	69fb      	ldr	r3, [r7, #28]
 800ff6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ff6e:	f023 0301 	bic.w	r3, r3, #1
 800ff72:	64bb      	str	r3, [r7, #72]	; 0x48
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	3308      	adds	r3, #8
 800ff7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ff7c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ff7e:	62bb      	str	r3, [r7, #40]	; 0x28
 800ff80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ff82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ff84:	e841 2300 	strex	r3, r2, [r1]
 800ff88:	627b      	str	r3, [r7, #36]	; 0x24
 800ff8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d1e3      	bne.n	800ff58 <UART_EndRxTransfer+0x3a>
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ff94:	2b01      	cmp	r3, #1
 800ff96:	d118      	bne.n	800ffca <UART_EndRxTransfer+0xac>
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	60fb      	str	r3, [r7, #12]
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	e853 3f00 	ldrex	r3, [r3]
 800ffa4:	60bb      	str	r3, [r7, #8]
 800ffa6:	68bb      	ldr	r3, [r7, #8]
 800ffa8:	f023 0310 	bic.w	r3, r3, #16
 800ffac:	647b      	str	r3, [r7, #68]	; 0x44
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	461a      	mov	r2, r3
 800ffb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ffb6:	61bb      	str	r3, [r7, #24]
 800ffb8:	617a      	str	r2, [r7, #20]
 800ffba:	6979      	ldr	r1, [r7, #20]
 800ffbc:	69ba      	ldr	r2, [r7, #24]
 800ffbe:	e841 2300 	strex	r3, r2, [r1]
 800ffc2:	613b      	str	r3, [r7, #16]
 800ffc4:	693b      	ldr	r3, [r7, #16]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d1e6      	bne.n	800ff98 <UART_EndRxTransfer+0x7a>
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	2220      	movs	r2, #32
 800ffce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	66da      	str	r2, [r3, #108]	; 0x6c
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	2200      	movs	r2, #0
 800ffdc:	675a      	str	r2, [r3, #116]	; 0x74
 800ffde:	bf00      	nop
 800ffe0:	3754      	adds	r7, #84	; 0x54
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe8:	4770      	bx	lr

0800ffea <UART_DMAAbortOnError>:
 800ffea:	b580      	push	{r7, lr}
 800ffec:	b084      	sub	sp, #16
 800ffee:	af00      	add	r7, sp, #0
 800fff0:	6078      	str	r0, [r7, #4]
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fff6:	60fb      	str	r3, [r7, #12]
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	2200      	movs	r2, #0
 800fffc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	2200      	movs	r2, #0
 8010004:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 8010008:	68f8      	ldr	r0, [r7, #12]
 801000a:	f7ff fabd 	bl	800f588 <HAL_UART_ErrorCallback>
 801000e:	bf00      	nop
 8010010:	3710      	adds	r7, #16
 8010012:	46bd      	mov	sp, r7
 8010014:	bd80      	pop	{r7, pc}

08010016 <UART_EndTransmit_IT>:
 8010016:	b580      	push	{r7, lr}
 8010018:	b088      	sub	sp, #32
 801001a:	af00      	add	r7, sp, #0
 801001c:	6078      	str	r0, [r7, #4]
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	60fb      	str	r3, [r7, #12]
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	e853 3f00 	ldrex	r3, [r3]
 801002a:	60bb      	str	r3, [r7, #8]
 801002c:	68bb      	ldr	r3, [r7, #8]
 801002e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010032:	61fb      	str	r3, [r7, #28]
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	461a      	mov	r2, r3
 801003a:	69fb      	ldr	r3, [r7, #28]
 801003c:	61bb      	str	r3, [r7, #24]
 801003e:	617a      	str	r2, [r7, #20]
 8010040:	6979      	ldr	r1, [r7, #20]
 8010042:	69ba      	ldr	r2, [r7, #24]
 8010044:	e841 2300 	strex	r3, r2, [r1]
 8010048:	613b      	str	r3, [r7, #16]
 801004a:	693b      	ldr	r3, [r7, #16]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d1e6      	bne.n	801001e <UART_EndTransmit_IT+0x8>
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	2220      	movs	r2, #32
 8010054:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2200      	movs	r2, #0
 801005c:	679a      	str	r2, [r3, #120]	; 0x78
 801005e:	6878      	ldr	r0, [r7, #4]
 8010060:	f7ff fa88 	bl	800f574 <HAL_UART_TxCpltCallback>
 8010064:	bf00      	nop
 8010066:	3720      	adds	r7, #32
 8010068:	46bd      	mov	sp, r7
 801006a:	bd80      	pop	{r7, pc}

0801006c <HAL_UARTEx_WakeupCallback>:
 801006c:	b480      	push	{r7}
 801006e:	b083      	sub	sp, #12
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
 8010074:	bf00      	nop
 8010076:	370c      	adds	r7, #12
 8010078:	46bd      	mov	sp, r7
 801007a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007e:	4770      	bx	lr

08010080 <HAL_UARTEx_RxFifoFullCallback>:
 8010080:	b480      	push	{r7}
 8010082:	b083      	sub	sp, #12
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
 8010088:	bf00      	nop
 801008a:	370c      	adds	r7, #12
 801008c:	46bd      	mov	sp, r7
 801008e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010092:	4770      	bx	lr

08010094 <HAL_UARTEx_TxFifoEmptyCallback>:
 8010094:	b480      	push	{r7}
 8010096:	b083      	sub	sp, #12
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
 801009c:	bf00      	nop
 801009e:	370c      	adds	r7, #12
 80100a0:	46bd      	mov	sp, r7
 80100a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a6:	4770      	bx	lr

080100a8 <HAL_UARTEx_DisableFifoMode>:
 80100a8:	b480      	push	{r7}
 80100aa:	b085      	sub	sp, #20
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80100b6:	2b01      	cmp	r3, #1
 80100b8:	d101      	bne.n	80100be <HAL_UARTEx_DisableFifoMode+0x16>
 80100ba:	2302      	movs	r3, #2
 80100bc:	e027      	b.n	801010e <HAL_UARTEx_DisableFifoMode+0x66>
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	2201      	movs	r2, #1
 80100c2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	2224      	movs	r2, #36	; 0x24
 80100ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	60fb      	str	r3, [r7, #12]
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	681a      	ldr	r2, [r3, #0]
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	f022 0201 	bic.w	r2, r2, #1
 80100e4:	601a      	str	r2, [r3, #0]
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80100ec:	60fb      	str	r3, [r7, #12]
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	2200      	movs	r2, #0
 80100f2:	665a      	str	r2, [r3, #100]	; 0x64
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	68fa      	ldr	r2, [r7, #12]
 80100fa:	601a      	str	r2, [r3, #0]
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	2220      	movs	r2, #32
 8010100:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	2200      	movs	r2, #0
 8010108:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 801010c:	2300      	movs	r3, #0
 801010e:	4618      	mov	r0, r3
 8010110:	3714      	adds	r7, #20
 8010112:	46bd      	mov	sp, r7
 8010114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010118:	4770      	bx	lr

0801011a <HAL_UARTEx_SetTxFifoThreshold>:
 801011a:	b580      	push	{r7, lr}
 801011c:	b084      	sub	sp, #16
 801011e:	af00      	add	r7, sp, #0
 8010120:	6078      	str	r0, [r7, #4]
 8010122:	6039      	str	r1, [r7, #0]
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801012a:	2b01      	cmp	r3, #1
 801012c:	d101      	bne.n	8010132 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801012e:	2302      	movs	r3, #2
 8010130:	e02d      	b.n	801018e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	2201      	movs	r2, #1
 8010136:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	2224      	movs	r2, #36	; 0x24
 801013e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	60fb      	str	r3, [r7, #12]
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	681a      	ldr	r2, [r3, #0]
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	f022 0201 	bic.w	r2, r2, #1
 8010158:	601a      	str	r2, [r3, #0]
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	689b      	ldr	r3, [r3, #8]
 8010160:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	683a      	ldr	r2, [r7, #0]
 801016a:	430a      	orrs	r2, r1
 801016c:	609a      	str	r2, [r3, #8]
 801016e:	6878      	ldr	r0, [r7, #4]
 8010170:	f000 f850 	bl	8010214 <UARTEx_SetNbDataToProcess>
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	68fa      	ldr	r2, [r7, #12]
 801017a:	601a      	str	r2, [r3, #0]
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	2220      	movs	r2, #32
 8010180:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2200      	movs	r2, #0
 8010188:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 801018c:	2300      	movs	r3, #0
 801018e:	4618      	mov	r0, r3
 8010190:	3710      	adds	r7, #16
 8010192:	46bd      	mov	sp, r7
 8010194:	bd80      	pop	{r7, pc}

08010196 <HAL_UARTEx_SetRxFifoThreshold>:
 8010196:	b580      	push	{r7, lr}
 8010198:	b084      	sub	sp, #16
 801019a:	af00      	add	r7, sp, #0
 801019c:	6078      	str	r0, [r7, #4]
 801019e:	6039      	str	r1, [r7, #0]
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80101a6:	2b01      	cmp	r3, #1
 80101a8:	d101      	bne.n	80101ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80101aa:	2302      	movs	r3, #2
 80101ac:	e02d      	b.n	801020a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	2201      	movs	r2, #1
 80101b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	2224      	movs	r2, #36	; 0x24
 80101ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	60fb      	str	r3, [r7, #12]
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	681a      	ldr	r2, [r3, #0]
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	f022 0201 	bic.w	r2, r2, #1
 80101d4:	601a      	str	r2, [r3, #0]
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	689b      	ldr	r3, [r3, #8]
 80101dc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	683a      	ldr	r2, [r7, #0]
 80101e6:	430a      	orrs	r2, r1
 80101e8:	609a      	str	r2, [r3, #8]
 80101ea:	6878      	ldr	r0, [r7, #4]
 80101ec:	f000 f812 	bl	8010214 <UARTEx_SetNbDataToProcess>
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	68fa      	ldr	r2, [r7, #12]
 80101f6:	601a      	str	r2, [r3, #0]
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	2220      	movs	r2, #32
 80101fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	2200      	movs	r2, #0
 8010204:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8010208:	2300      	movs	r3, #0
 801020a:	4618      	mov	r0, r3
 801020c:	3710      	adds	r7, #16
 801020e:	46bd      	mov	sp, r7
 8010210:	bd80      	pop	{r7, pc}
	...

08010214 <UARTEx_SetNbDataToProcess>:
 8010214:	b480      	push	{r7}
 8010216:	b085      	sub	sp, #20
 8010218:	af00      	add	r7, sp, #0
 801021a:	6078      	str	r0, [r7, #4]
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010220:	2b00      	cmp	r3, #0
 8010222:	d108      	bne.n	8010236 <UARTEx_SetNbDataToProcess+0x22>
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	2201      	movs	r2, #1
 8010228:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	2201      	movs	r2, #1
 8010230:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8010234:	e031      	b.n	801029a <UARTEx_SetNbDataToProcess+0x86>
 8010236:	2308      	movs	r3, #8
 8010238:	73fb      	strb	r3, [r7, #15]
 801023a:	2308      	movs	r3, #8
 801023c:	73bb      	strb	r3, [r7, #14]
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	689b      	ldr	r3, [r3, #8]
 8010244:	0e5b      	lsrs	r3, r3, #25
 8010246:	b2db      	uxtb	r3, r3
 8010248:	f003 0307 	and.w	r3, r3, #7
 801024c:	737b      	strb	r3, [r7, #13]
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	689b      	ldr	r3, [r3, #8]
 8010254:	0f5b      	lsrs	r3, r3, #29
 8010256:	b2db      	uxtb	r3, r3
 8010258:	f003 0307 	and.w	r3, r3, #7
 801025c:	733b      	strb	r3, [r7, #12]
 801025e:	7bbb      	ldrb	r3, [r7, #14]
 8010260:	7b3a      	ldrb	r2, [r7, #12]
 8010262:	4911      	ldr	r1, [pc, #68]	; (80102a8 <UARTEx_SetNbDataToProcess+0x94>)
 8010264:	5c8a      	ldrb	r2, [r1, r2]
 8010266:	fb02 f303 	mul.w	r3, r2, r3
 801026a:	7b3a      	ldrb	r2, [r7, #12]
 801026c:	490f      	ldr	r1, [pc, #60]	; (80102ac <UARTEx_SetNbDataToProcess+0x98>)
 801026e:	5c8a      	ldrb	r2, [r1, r2]
 8010270:	fb93 f3f2 	sdiv	r3, r3, r2
 8010274:	b29a      	uxth	r2, r3
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801027c:	7bfb      	ldrb	r3, [r7, #15]
 801027e:	7b7a      	ldrb	r2, [r7, #13]
 8010280:	4909      	ldr	r1, [pc, #36]	; (80102a8 <UARTEx_SetNbDataToProcess+0x94>)
 8010282:	5c8a      	ldrb	r2, [r1, r2]
 8010284:	fb02 f303 	mul.w	r3, r2, r3
 8010288:	7b7a      	ldrb	r2, [r7, #13]
 801028a:	4908      	ldr	r1, [pc, #32]	; (80102ac <UARTEx_SetNbDataToProcess+0x98>)
 801028c:	5c8a      	ldrb	r2, [r1, r2]
 801028e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010292:	b29a      	uxth	r2, r3
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801029a:	bf00      	nop
 801029c:	3714      	adds	r7, #20
 801029e:	46bd      	mov	sp, r7
 80102a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a4:	4770      	bx	lr
 80102a6:	bf00      	nop
 80102a8:	080183c0 	.word	0x080183c0
 80102ac:	080183c8 	.word	0x080183c8

080102b0 <_ZN17AbstractAllocatorD1Ev>:
 80102b0:	b480      	push	{r7}
 80102b2:	b083      	sub	sp, #12
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
 80102b8:	4a04      	ldr	r2, [pc, #16]	; (80102cc <_ZN17AbstractAllocatorD1Ev+0x1c>)
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	601a      	str	r2, [r3, #0]
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	4618      	mov	r0, r3
 80102c2:	370c      	adds	r7, #12
 80102c4:	46bd      	mov	sp, r7
 80102c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ca:	4770      	bx	lr
 80102cc:	08018354 	.word	0x08018354

080102d0 <_ZN17AbstractAllocatorD0Ev>:
 80102d0:	b580      	push	{r7, lr}
 80102d2:	b082      	sub	sp, #8
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	6078      	str	r0, [r7, #4]
 80102d8:	6878      	ldr	r0, [r7, #4]
 80102da:	f7ff ffe9 	bl	80102b0 <_ZN17AbstractAllocatorD1Ev>
 80102de:	2108      	movs	r1, #8
 80102e0:	6878      	ldr	r0, [r7, #4]
 80102e2:	f002 fe7a 	bl	8012fda <_ZdlPvj>
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	4618      	mov	r0, r3
 80102ea:	3708      	adds	r7, #8
 80102ec:	46bd      	mov	sp, r7
 80102ee:	bd80      	pop	{r7, pc}

080102f0 <_ZN15SystemAllocator8allocateEP14CanardInstancej>:
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b086      	sub	sp, #24
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	60f8      	str	r0, [r7, #12]
 80102f8:	60b9      	str	r1, [r7, #8]
 80102fa:	607a      	str	r2, [r7, #4]
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	f002 fec5 	bl	801308c <malloc>
 8010302:	4603      	mov	r3, r0
 8010304:	617b      	str	r3, [r7, #20]
 8010306:	697b      	ldr	r3, [r7, #20]
 8010308:	2b00      	cmp	r3, #0
 801030a:	d105      	bne.n	8010318 <_ZN15SystemAllocator8allocateEP14CanardInstancej+0x28>
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	685b      	ldr	r3, [r3, #4]
 8010310:	3310      	adds	r3, #16
 8010312:	4618      	mov	r0, r3
 8010314:	f7f7 fd84 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
 8010318:	697b      	ldr	r3, [r7, #20]
 801031a:	4618      	mov	r0, r3
 801031c:	3718      	adds	r7, #24
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}

08010322 <_ZN15SystemAllocator4freeEP14CanardInstancePv>:
 8010322:	b580      	push	{r7, lr}
 8010324:	b084      	sub	sp, #16
 8010326:	af00      	add	r7, sp, #0
 8010328:	60f8      	str	r0, [r7, #12]
 801032a:	60b9      	str	r1, [r7, #8]
 801032c:	607a      	str	r2, [r7, #4]
 801032e:	6878      	ldr	r0, [r7, #4]
 8010330:	f002 feb4 	bl	801309c <free>
 8010334:	bf00      	nop
 8010336:	3710      	adds	r7, #16
 8010338:	46bd      	mov	sp, r7
 801033a:	bd80      	pop	{r7, pc}

0801033c <_ZN15SystemAllocatorD1Ev>:
 801033c:	b580      	push	{r7, lr}
 801033e:	b082      	sub	sp, #8
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
 8010344:	4a05      	ldr	r2, [pc, #20]	; (801035c <_ZN15SystemAllocatorD1Ev+0x20>)
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	601a      	str	r2, [r3, #0]
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	4618      	mov	r0, r3
 801034e:	f7ff ffaf 	bl	80102b0 <_ZN17AbstractAllocatorD1Ev>
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	4618      	mov	r0, r3
 8010356:	3708      	adds	r7, #8
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}
 801035c:	080183d8 	.word	0x080183d8

08010360 <_ZN15SystemAllocatorD0Ev>:
 8010360:	b580      	push	{r7, lr}
 8010362:	b082      	sub	sp, #8
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
 8010368:	6878      	ldr	r0, [r7, #4]
 801036a:	f7ff ffe7 	bl	801033c <_ZN15SystemAllocatorD1Ev>
 801036e:	2108      	movs	r1, #8
 8010370:	6878      	ldr	r0, [r7, #4]
 8010372:	f002 fe32 	bl	8012fda <_ZdlPvj>
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	4618      	mov	r0, r3
 801037a:	3708      	adds	r7, #8
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>:
 8010380:	b590      	push	{r4, r7, lr}
 8010382:	b08b      	sub	sp, #44	; 0x2c
 8010384:	af04      	add	r7, sp, #16
 8010386:	60f8      	str	r0, [r7, #12]
 8010388:	e9c7 2300 	strd	r2, r3, [r7]
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	3308      	adds	r3, #8
 8010390:	4618      	mov	r0, r3
 8010392:	f000 f876 	bl	8010482 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010396:	4603      	mov	r3, r0
 8010398:	f103 040c 	add.w	r4, r3, #12
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	3308      	adds	r3, #8
 80103a0:	4618      	mov	r0, r3
 80103a2:	f000 f86e 	bl	8010482 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 80103a6:	4603      	mov	r3, r0
 80103a8:	f103 0120 	add.w	r1, r3, #32
 80103ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103ae:	9302      	str	r3, [sp, #8]
 80103b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103b2:	9301      	str	r3, [sp, #4]
 80103b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103b6:	9300      	str	r3, [sp, #0]
 80103b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80103bc:	4620      	mov	r0, r4
 80103be:	f002 fb65 	bl	8012a8c <canardTxPush>
 80103c2:	6178      	str	r0, [r7, #20]
 80103c4:	697b      	ldr	r3, [r7, #20]
 80103c6:	f113 0f03 	cmn.w	r3, #3
 80103ca:	d106      	bne.n	80103da <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x5a>
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	685b      	ldr	r3, [r3, #4]
 80103d0:	3310      	adds	r3, #16
 80103d2:	4618      	mov	r0, r3
 80103d4:	f7f7 fd24 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
 80103d8:	e008      	b.n	80103ec <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
 80103da:	697b      	ldr	r3, [r7, #20]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	da05      	bge.n	80103ec <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	3310      	adds	r3, #16
 80103e6:	4618      	mov	r0, r3
 80103e8:	f7f7 fd1a 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
 80103ec:	371c      	adds	r7, #28
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd90      	pop	{r4, r7, pc}
	...

080103f4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>:
 80103f4:	b590      	push	{r4, r7, lr}
 80103f6:	b089      	sub	sp, #36	; 0x24
 80103f8:	af04      	add	r7, sp, #16
 80103fa:	60f8      	str	r0, [r7, #12]
 80103fc:	607a      	str	r2, [r7, #4]
 80103fe:	461a      	mov	r2, r3
 8010400:	460b      	mov	r3, r1
 8010402:	817b      	strh	r3, [r7, #10]
 8010404:	4613      	mov	r3, r2
 8010406:	727b      	strb	r3, [r7, #9]
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	3308      	adds	r3, #8
 801040c:	4618      	mov	r0, r3
 801040e:	f000 f838 	bl	8010482 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010412:	4603      	mov	r3, r0
 8010414:	f103 0020 	add.w	r0, r3, #32
 8010418:	897c      	ldrh	r4, [r7, #10]
 801041a:	7a79      	ldrb	r1, [r7, #9]
 801041c:	6a3b      	ldr	r3, [r7, #32]
 801041e:	9302      	str	r3, [sp, #8]
 8010420:	4a0d      	ldr	r2, [pc, #52]	; (8010458 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x64>)
 8010422:	f04f 0300 	mov.w	r3, #0
 8010426:	e9cd 2300 	strd	r2, r3, [sp]
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	4622      	mov	r2, r4
 801042e:	f002 fc7d 	bl	8012d2c <canardRxSubscribe>
 8010432:	4603      	mov	r3, r0
 8010434:	2b01      	cmp	r3, #1
 8010436:	bf14      	ite	ne
 8010438:	2301      	movne	r3, #1
 801043a:	2300      	moveq	r3, #0
 801043c:	b2db      	uxtb	r3, r3
 801043e:	2b00      	cmp	r3, #0
 8010440:	d005      	beq.n	801044e <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x5a>
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	685b      	ldr	r3, [r3, #4]
 8010446:	3310      	adds	r3, #16
 8010448:	4618      	mov	r0, r3
 801044a:	f7f7 fce9 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
 801044e:	bf00      	nop
 8010450:	3714      	adds	r7, #20
 8010452:	46bd      	mov	sp, r7
 8010454:	bd90      	pop	{r4, r7, pc}
 8010456:	bf00      	nop
 8010458:	001e8480 	.word	0x001e8480

0801045c <_ZN15CyphalInterface4loopEv>:
 801045c:	b580      	push	{r7, lr}
 801045e:	b082      	sub	sp, #8
 8010460:	af00      	add	r7, sp, #0
 8010462:	6078      	str	r0, [r7, #4]
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	3308      	adds	r3, #8
 8010468:	4618      	mov	r0, r3
 801046a:	f000 f80a 	bl	8010482 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 801046e:	4603      	mov	r3, r0
 8010470:	681a      	ldr	r2, [r3, #0]
 8010472:	3208      	adds	r2, #8
 8010474:	6812      	ldr	r2, [r2, #0]
 8010476:	4618      	mov	r0, r3
 8010478:	4790      	blx	r2
 801047a:	bf00      	nop
 801047c:	3708      	adds	r7, #8
 801047e:	46bd      	mov	sp, r7
 8010480:	bd80      	pop	{r7, pc}

08010482 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>:
 8010482:	b580      	push	{r7, lr}
 8010484:	b082      	sub	sp, #8
 8010486:	af00      	add	r7, sp, #0
 8010488:	6078      	str	r0, [r7, #4]
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	f000 f805 	bl	801049a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>
 8010490:	4603      	mov	r3, r0
 8010492:	4618      	mov	r0, r3
 8010494:	3708      	adds	r7, #8
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>:
 801049a:	b580      	push	{r7, lr}
 801049c:	b082      	sub	sp, #8
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	4618      	mov	r0, r3
 80104a6:	f000 f805 	bl	80104b4 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 80104aa:	4603      	mov	r3, r0
 80104ac:	4618      	mov	r0, r3
 80104ae:	3708      	adds	r7, #8
 80104b0:	46bd      	mov	sp, r7
 80104b2:	bd80      	pop	{r7, pc}

080104b4 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b082      	sub	sp, #8
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	4618      	mov	r0, r3
 80104c0:	f000 f806 	bl	80104d0 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 80104c4:	4603      	mov	r3, r0
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	4618      	mov	r0, r3
 80104ca:	3708      	adds	r7, #8
 80104cc:	46bd      	mov	sp, r7
 80104ce:	bd80      	pop	{r7, pc}

080104d0 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
 80104d0:	b580      	push	{r7, lr}
 80104d2:	b082      	sub	sp, #8
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	6078      	str	r0, [r7, #4]
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	4618      	mov	r0, r3
 80104dc:	f000 f805 	bl	80104ea <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80104e0:	4603      	mov	r3, r0
 80104e2:	4618      	mov	r0, r3
 80104e4:	3708      	adds	r7, #8
 80104e6:	46bd      	mov	sp, r7
 80104e8:	bd80      	pop	{r7, pc}

080104ea <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
 80104ea:	b580      	push	{r7, lr}
 80104ec:	b082      	sub	sp, #8
 80104ee:	af00      	add	r7, sp, #0
 80104f0:	6078      	str	r0, [r7, #4]
 80104f2:	6878      	ldr	r0, [r7, #4]
 80104f4:	f000 f805 	bl	8010502 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>
 80104f8:	4603      	mov	r3, r0
 80104fa:	4618      	mov	r0, r3
 80104fc:	3708      	adds	r7, #8
 80104fe:	46bd      	mov	sp, r7
 8010500:	bd80      	pop	{r7, pc}

08010502 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>:
 8010502:	b580      	push	{r7, lr}
 8010504:	b082      	sub	sp, #8
 8010506:	af00      	add	r7, sp, #0
 8010508:	6078      	str	r0, [r7, #4]
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	4618      	mov	r0, r3
 801050e:	f000 f805 	bl	801051c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>
 8010512:	4603      	mov	r3, r0
 8010514:	4618      	mov	r0, r3
 8010516:	3708      	adds	r7, #8
 8010518:	46bd      	mov	sp, r7
 801051a:	bd80      	pop	{r7, pc}

0801051c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>:
 801051c:	b480      	push	{r7}
 801051e:	b083      	sub	sp, #12
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	4618      	mov	r0, r3
 8010528:	370c      	adds	r7, #12
 801052a:	46bd      	mov	sp, r7
 801052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010530:	4770      	bx	lr

08010532 <_Z16fdcan_dlc_to_lenm>:
 8010532:	b480      	push	{r7}
 8010534:	b085      	sub	sp, #20
 8010536:	af00      	add	r7, sp, #0
 8010538:	6078      	str	r0, [r7, #4]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	0c1b      	lsrs	r3, r3, #16
 801053e:	73fb      	strb	r3, [r7, #15]
 8010540:	7bfb      	ldrb	r3, [r7, #15]
 8010542:	2b08      	cmp	r3, #8
 8010544:	d801      	bhi.n	801054a <_Z16fdcan_dlc_to_lenm+0x18>
 8010546:	7bfb      	ldrb	r3, [r7, #15]
 8010548:	e009      	b.n	801055e <_Z16fdcan_dlc_to_lenm+0x2c>
 801054a:	7bfb      	ldrb	r3, [r7, #15]
 801054c:	2b0c      	cmp	r3, #12
 801054e:	d803      	bhi.n	8010558 <_Z16fdcan_dlc_to_lenm+0x26>
 8010550:	7bfb      	ldrb	r3, [r7, #15]
 8010552:	3b06      	subs	r3, #6
 8010554:	009b      	lsls	r3, r3, #2
 8010556:	e002      	b.n	801055e <_Z16fdcan_dlc_to_lenm+0x2c>
 8010558:	7bfb      	ldrb	r3, [r7, #15]
 801055a:	3b0b      	subs	r3, #11
 801055c:	011b      	lsls	r3, r3, #4
 801055e:	4618      	mov	r0, r3
 8010560:	3714      	adds	r7, #20
 8010562:	46bd      	mov	sp, r7
 8010564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010568:	4770      	bx	lr
	...

0801056c <_ZL12delay_cyclest>:
 801056c:	f1a0 0308 	sub.w	r3, r0, #8
 8010570:	4a07      	ldr	r2, [pc, #28]	; (8010590 <_ZL12delay_cyclest+0x24>)
 8010572:	fb82 1203 	smull	r1, r2, r2, r3
 8010576:	17db      	asrs	r3, r3, #31
 8010578:	ebc3 0362 	rsb	r3, r3, r2, asr #1
 801057c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8010580:	d004      	beq.n	801058c <_ZL12delay_cyclest+0x20>
 8010582:	bf00      	nop
 8010584:	3b01      	subs	r3, #1
 8010586:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 801058a:	d1fa      	bne.n	8010582 <_ZL12delay_cyclest+0x16>
 801058c:	4770      	bx	lr
 801058e:	bf00      	nop
 8010590:	66666667 	.word	0x66666667

08010594 <_ZN5G4CAN10len_to_dlcEj>:
 8010594:	b480      	push	{r7}
 8010596:	b083      	sub	sp, #12
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
 801059c:	6039      	str	r1, [r7, #0]
 801059e:	4a05      	ldr	r2, [pc, #20]	; (80105b4 <_ZN5G4CAN10len_to_dlcEj+0x20>)
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80105a6:	4618      	mov	r0, r3
 80105a8:	370c      	adds	r7, #12
 80105aa:	46bd      	mov	sp, r7
 80105ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b0:	4770      	bx	lr
 80105b2:	bf00      	nop
 80105b4:	080183e8 	.word	0x080183e8

080105b8 <_ZN5G4CAN10dlc_to_lenEm>:
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b082      	sub	sp, #8
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
 80105c0:	6039      	str	r1, [r7, #0]
 80105c2:	6838      	ldr	r0, [r7, #0]
 80105c4:	f7ff ffb5 	bl	8010532 <_Z16fdcan_dlc_to_lenm>
 80105c8:	4603      	mov	r3, r0
 80105ca:	4618      	mov	r0, r3
 80105cc:	3708      	adds	r7, #8
 80105ce:	46bd      	mov	sp, r7
 80105d0:	bd80      	pop	{r7, pc}

080105d2 <_ZN5G4CAN8can_loopEv>:
 80105d2:	b580      	push	{r7, lr}
 80105d4:	b086      	sub	sp, #24
 80105d6:	af00      	add	r7, sp, #0
 80105d8:	6078      	str	r0, [r7, #4]
 80105da:	e017      	b.n	801060c <_ZN5G4CAN8can_loopEv+0x3a>
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	330c      	adds	r3, #12
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	f107 0208 	add.w	r2, r7, #8
 80105e8:	4611      	mov	r1, r2
 80105ea:	6878      	ldr	r0, [r7, #4]
 80105ec:	4798      	blx	r3
 80105ee:	4603      	mov	r3, r0
 80105f0:	75fb      	strb	r3, [r7, #23]
 80105f2:	7dfb      	ldrb	r3, [r7, #23]
 80105f4:	f083 0301 	eor.w	r3, r3, #1
 80105f8:	b2db      	uxtb	r3, r3
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d115      	bne.n	801062a <_ZN5G4CAN8can_loopEv+0x58>
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	f107 0208 	add.w	r2, r7, #8
 8010604:	4611      	mov	r1, r2
 8010606:	4618      	mov	r0, r3
 8010608:	f000 f904 	bl	8010814 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010610:	2140      	movs	r1, #64	; 0x40
 8010612:	4618      	mov	r0, r3
 8010614:	f7fa fdf2 	bl	800b1fc <HAL_FDCAN_GetRxFifoFillLevel>
 8010618:	4603      	mov	r3, r0
 801061a:	2b00      	cmp	r3, #0
 801061c:	bf14      	ite	ne
 801061e:	2301      	movne	r3, #1
 8010620:	2300      	moveq	r3, #0
 8010622:	b2db      	uxtb	r3, r3
 8010624:	2b00      	cmp	r3, #0
 8010626:	d1d9      	bne.n	80105dc <_ZN5G4CAN8can_loopEv+0xa>
 8010628:	e000      	b.n	801062c <_ZN5G4CAN8can_loopEv+0x5a>
 801062a:	bf00      	nop
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	4618      	mov	r0, r3
 8010630:	f000 f944 	bl	80108bc <_ZN19AbstractCANProvider17process_canard_txEv>
 8010634:	bf00      	nop
 8010636:	3718      	adds	r7, #24
 8010638:	46bd      	mov	sp, r7
 801063a:	bd80      	pop	{r7, pc}

0801063c <_ZN5G4CAN10read_frameEP11CanardFrame>:
 801063c:	b580      	push	{r7, lr}
 801063e:	b08e      	sub	sp, #56	; 0x38
 8010640:	af00      	add	r7, sp, #0
 8010642:	6078      	str	r0, [r7, #4]
 8010644:	6039      	str	r1, [r7, #0]
 8010646:	f04f 33ff 	mov.w	r3, #4294967295
 801064a:	637b      	str	r3, [r7, #52]	; 0x34
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010650:	2140      	movs	r1, #64	; 0x40
 8010652:	4618      	mov	r0, r3
 8010654:	f7fa fdd2 	bl	800b1fc <HAL_FDCAN_GetRxFifoFillLevel>
 8010658:	4603      	mov	r3, r0
 801065a:	2b00      	cmp	r3, #0
 801065c:	bf14      	ite	ne
 801065e:	2301      	movne	r3, #1
 8010660:	2300      	moveq	r3, #0
 8010662:	b2db      	uxtb	r3, r3
 8010664:	2b00      	cmp	r3, #0
 8010666:	d002      	beq.n	801066e <_ZN5G4CAN10read_frameEP11CanardFrame+0x32>
 8010668:	2340      	movs	r3, #64	; 0x40
 801066a:	637b      	str	r3, [r7, #52]	; 0x34
 801066c:	e00f      	b.n	801068e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010672:	2141      	movs	r1, #65	; 0x41
 8010674:	4618      	mov	r0, r3
 8010676:	f7fa fdc1 	bl	800b1fc <HAL_FDCAN_GetRxFifoFillLevel>
 801067a:	4603      	mov	r3, r0
 801067c:	2b00      	cmp	r3, #0
 801067e:	bf14      	ite	ne
 8010680:	2301      	movne	r3, #1
 8010682:	2300      	moveq	r3, #0
 8010684:	b2db      	uxtb	r3, r3
 8010686:	2b00      	cmp	r3, #0
 8010688:	d001      	beq.n	801068e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
 801068a:	2341      	movs	r3, #65	; 0x41
 801068c:	637b      	str	r3, [r7, #52]	; 0x34
 801068e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010694:	d101      	bne.n	801069a <_ZN5G4CAN10read_frameEP11CanardFrame+0x5e>
 8010696:	2300      	movs	r3, #0
 8010698:	e02e      	b.n	80106f8 <_ZN5G4CAN10read_frameEP11CanardFrame+0xbc>
 801069a:	f107 030c 	add.w	r3, r7, #12
 801069e:	2228      	movs	r2, #40	; 0x28
 80106a0:	2100      	movs	r1, #0
 80106a2:	4618      	mov	r0, r3
 80106a4:	f003 fd85 	bl	80141b2 <memset>
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80106ac:	f107 020c 	add.w	r2, r7, #12
 80106b0:	4b13      	ldr	r3, [pc, #76]	; (8010700 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 80106b2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80106b4:	f7fa fcc8 	bl	800b048 <HAL_FDCAN_GetRxMessage>
 80106b8:	4603      	mov	r3, r0
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	bf14      	ite	ne
 80106be:	2301      	movne	r3, #1
 80106c0:	2300      	moveq	r3, #0
 80106c2:	b2db      	uxtb	r3, r3
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d005      	beq.n	80106d4 <_ZN5G4CAN10read_frameEP11CanardFrame+0x98>
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80106cc:	3310      	adds	r3, #16
 80106ce:	4618      	mov	r0, r3
 80106d0:	f7f7 fba6 	bl	8007e20 <_ZNKSt8functionIFvvEEclEv>
 80106d4:	68fa      	ldr	r2, [r7, #12]
 80106d6:	683b      	ldr	r3, [r7, #0]
 80106d8:	601a      	str	r2, [r3, #0]
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	3304      	adds	r3, #4
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	69ba      	ldr	r2, [r7, #24]
 80106e4:	4611      	mov	r1, r2
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	4798      	blx	r3
 80106ea:	4602      	mov	r2, r0
 80106ec:	683b      	ldr	r3, [r7, #0]
 80106ee:	605a      	str	r2, [r3, #4]
 80106f0:	683b      	ldr	r3, [r7, #0]
 80106f2:	4a03      	ldr	r2, [pc, #12]	; (8010700 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 80106f4:	609a      	str	r2, [r3, #8]
 80106f6:	2301      	movs	r3, #1
 80106f8:	4618      	mov	r0, r3
 80106fa:	3738      	adds	r7, #56	; 0x38
 80106fc:	46bd      	mov	sp, r7
 80106fe:	bd80      	pop	{r7, pc}
 8010700:	20000954 	.word	0x20000954

08010704 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem>:
 8010704:	b580      	push	{r7, lr}
 8010706:	b08c      	sub	sp, #48	; 0x30
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
 801070c:	6039      	str	r1, [r7, #0]
 801070e:	683b      	ldr	r3, [r7, #0]
 8010710:	6a1b      	ldr	r3, [r3, #32]
 8010712:	60bb      	str	r3, [r7, #8]
 8010714:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010718:	60fb      	str	r3, [r7, #12]
 801071a:	2300      	movs	r3, #0
 801071c:	613b      	str	r3, [r7, #16]
 801071e:	683b      	ldr	r3, [r7, #0]
 8010720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010722:	4a2a      	ldr	r2, [pc, #168]	; (80107cc <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xc8>)
 8010724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010728:	617b      	str	r3, [r7, #20]
 801072a:	2300      	movs	r3, #0
 801072c:	61bb      	str	r3, [r7, #24]
 801072e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010732:	61fb      	str	r3, [r7, #28]
 8010734:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010738:	623b      	str	r3, [r7, #32]
 801073a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801073e:	627b      	str	r3, [r7, #36]	; 0x24
 8010740:	2300      	movs	r3, #0
 8010742:	62bb      	str	r3, [r7, #40]	; 0x28
 8010744:	2300      	movs	r3, #0
 8010746:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010748:	e006      	b.n	8010758 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x54>
 801074a:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 801074e:	f7ff ff0d 	bl	801056c <_ZL12delay_cyclest>
 8010752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010754:	3301      	adds	r3, #1
 8010756:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801075c:	4618      	mov	r0, r3
 801075e:	f7fa fd6b 	bl	800b238 <HAL_FDCAN_GetTxFifoFreeLevel>
 8010762:	4603      	mov	r3, r0
 8010764:	2b03      	cmp	r3, #3
 8010766:	d004      	beq.n	8010772 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 8010768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801076a:	2b02      	cmp	r3, #2
 801076c:	dc01      	bgt.n	8010772 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 801076e:	2301      	movs	r3, #1
 8010770:	e000      	b.n	8010774 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x70>
 8010772:	2300      	movs	r3, #0
 8010774:	2b00      	cmp	r3, #0
 8010776:	d1e8      	bne.n	801074a <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x46>
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801077c:	4618      	mov	r0, r3
 801077e:	f7fa fd5b 	bl	800b238 <HAL_FDCAN_GetTxFifoFreeLevel>
 8010782:	4603      	mov	r3, r0
 8010784:	2b03      	cmp	r3, #3
 8010786:	bf14      	ite	ne
 8010788:	2301      	movne	r3, #1
 801078a:	2300      	moveq	r3, #0
 801078c:	b2db      	uxtb	r3, r3
 801078e:	2b00      	cmp	r3, #0
 8010790:	d002      	beq.n	8010798 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x94>
 8010792:	f04f 33ff 	mov.w	r3, #4294967295
 8010796:	e014      	b.n	80107c2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80107a0:	f107 0308 	add.w	r3, r7, #8
 80107a4:	4619      	mov	r1, r3
 80107a6:	f7fa fc0b 	bl	800afc0 <HAL_FDCAN_AddMessageToTxFifoQ>
 80107aa:	4603      	mov	r3, r0
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	bf14      	ite	ne
 80107b0:	2301      	movne	r3, #1
 80107b2:	2300      	moveq	r3, #0
 80107b4:	b2db      	uxtb	r3, r3
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d002      	beq.n	80107c0 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbc>
 80107ba:	f04f 33ff 	mov.w	r3, #4294967295
 80107be:	e000      	b.n	80107c2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	4618      	mov	r0, r3
 80107c4:	3730      	adds	r7, #48	; 0x30
 80107c6:	46bd      	mov	sp, r7
 80107c8:	bd80      	pop	{r7, pc}
 80107ca:	bf00      	nop
 80107cc:	080183e8 	.word	0x080183e8

080107d0 <_ZN5G4CAND1Ev>:
 80107d0:	b580      	push	{r7, lr}
 80107d2:	b082      	sub	sp, #8
 80107d4:	af00      	add	r7, sp, #0
 80107d6:	6078      	str	r0, [r7, #4]
 80107d8:	4a05      	ldr	r2, [pc, #20]	; (80107f0 <_ZN5G4CAND1Ev+0x20>)
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	601a      	str	r2, [r3, #0]
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	4618      	mov	r0, r3
 80107e2:	f000 f8b1 	bl	8010948 <_ZN19AbstractCANProviderD1Ev>
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	4618      	mov	r0, r3
 80107ea:	3708      	adds	r7, #8
 80107ec:	46bd      	mov	sp, r7
 80107ee:	bd80      	pop	{r7, pc}
 80107f0:	080184f4 	.word	0x080184f4

080107f4 <_ZN5G4CAND0Ev>:
 80107f4:	b580      	push	{r7, lr}
 80107f6:	b082      	sub	sp, #8
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]
 80107fc:	6878      	ldr	r0, [r7, #4]
 80107fe:	f7ff ffe7 	bl	80107d0 <_ZN5G4CAND1Ev>
 8010802:	2144      	movs	r1, #68	; 0x44
 8010804:	6878      	ldr	r0, [r7, #4]
 8010806:	f002 fbe8 	bl	8012fda <_ZdlPvj>
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	4618      	mov	r0, r3
 801080e:	3708      	adds	r7, #8
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}

08010814 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>:
 8010814:	b590      	push	{r4, r7, lr}
 8010816:	b091      	sub	sp, #68	; 0x44
 8010818:	af04      	add	r7, sp, #16
 801081a:	6078      	str	r0, [r7, #4]
 801081c:	6039      	str	r1, [r7, #0]
 801081e:	f107 0310 	add.w	r3, r7, #16
 8010822:	2200      	movs	r2, #0
 8010824:	601a      	str	r2, [r3, #0]
 8010826:	605a      	str	r2, [r3, #4]
 8010828:	609a      	str	r2, [r3, #8]
 801082a:	60da      	str	r2, [r3, #12]
 801082c:	611a      	str	r2, [r3, #16]
 801082e:	615a      	str	r2, [r3, #20]
 8010830:	2300      	movs	r3, #0
 8010832:	60fb      	str	r3, [r7, #12]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	f103 0420 	add.w	r4, r3, #32
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801083e:	4618      	mov	r0, r3
 8010840:	f7f7 fb04 	bl	8007e4c <_ZNKSt8functionIFyvEEclEv>
 8010844:	4602      	mov	r2, r0
 8010846:	460b      	mov	r3, r1
 8010848:	f107 010c 	add.w	r1, r7, #12
 801084c:	9103      	str	r1, [sp, #12]
 801084e:	f107 0110 	add.w	r1, r7, #16
 8010852:	9102      	str	r1, [sp, #8]
 8010854:	2100      	movs	r1, #0
 8010856:	9101      	str	r1, [sp, #4]
 8010858:	6839      	ldr	r1, [r7, #0]
 801085a:	9100      	str	r1, [sp, #0]
 801085c:	4620      	mov	r0, r4
 801085e:	f002 f9d5 	bl	8012c0c <canardRxAccept>
 8010862:	4603      	mov	r3, r0
 8010864:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010868:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801086c:	2b01      	cmp	r3, #1
 801086e:	d10e      	bne.n	801088e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x7a>
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	6a1b      	ldr	r3, [r3, #32]
 8010874:	62bb      	str	r3, [r7, #40]	; 0x28
 8010876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010878:	2b00      	cmp	r3, #0
 801087a:	d010      	beq.n	801089e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
 801087c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	f107 0210 	add.w	r2, r7, #16
 8010886:	4611      	mov	r1, r2
 8010888:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801088a:	4798      	blx	r3
 801088c:	e007      	b.n	801089e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
 801088e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8010892:	2b00      	cmp	r3, #0
 8010894:	d00e      	beq.n	80108b4 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
 8010896:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801089a:	2b01      	cmp	r3, #1
 801089c:	dc0a      	bgt.n	80108b4 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
 801089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d008      	beq.n	80108b6 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108a8:	687a      	ldr	r2, [r7, #4]
 80108aa:	3220      	adds	r2, #32
 80108ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80108ae:	4610      	mov	r0, r2
 80108b0:	4798      	blx	r3
 80108b2:	e000      	b.n	80108b6 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
 80108b4:	bf00      	nop
 80108b6:	3734      	adds	r7, #52	; 0x34
 80108b8:	46bd      	mov	sp, r7
 80108ba:	bd90      	pop	{r4, r7, pc}

080108bc <_ZN19AbstractCANProvider17process_canard_txEv>:
 80108bc:	b5b0      	push	{r4, r5, r7, lr}
 80108be:	b084      	sub	sp, #16
 80108c0:	af00      	add	r7, sp, #0
 80108c2:	6078      	str	r0, [r7, #4]
 80108c4:	e036      	b.n	8010934 <_ZN19AbstractCANProvider17process_canard_txEv+0x78>
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	330c      	adds	r3, #12
 80108ca:	4618      	mov	r0, r3
 80108cc:	f002 f968 	bl	8012ba0 <canardTxPeek>
 80108d0:	60f8      	str	r0, [r7, #12]
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80108d8:	4313      	orrs	r3, r2
 80108da:	d00c      	beq.n	80108f6 <_ZN19AbstractCANProvider17process_canard_txEv+0x3a>
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80108e6:	4618      	mov	r0, r3
 80108e8:	f7f7 fab0 	bl	8007e4c <_ZNKSt8functionIFyvEEclEv>
 80108ec:	4602      	mov	r2, r0
 80108ee:	460b      	mov	r3, r1
 80108f0:	42a2      	cmp	r2, r4
 80108f2:	41ab      	sbcs	r3, r5
 80108f4:	d201      	bcs.n	80108fa <_ZN19AbstractCANProvider17process_canard_txEv+0x3e>
 80108f6:	2301      	movs	r3, #1
 80108f8:	e000      	b.n	80108fc <_ZN19AbstractCANProvider17process_canard_txEv+0x40>
 80108fa:	2300      	movs	r3, #0
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d00a      	beq.n	8010916 <_ZN19AbstractCANProvider17process_canard_txEv+0x5a>
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	3310      	adds	r3, #16
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	68f9      	ldr	r1, [r7, #12]
 801090a:	6878      	ldr	r0, [r7, #4]
 801090c:	4798      	blx	r3
 801090e:	60b8      	str	r0, [r7, #8]
 8010910:	68bb      	ldr	r3, [r7, #8]
 8010912:	2b00      	cmp	r3, #0
 8010914:	db13      	blt.n	801093e <_ZN19AbstractCANProvider17process_canard_txEv+0x82>
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	f103 0520 	add.w	r5, r3, #32
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	330c      	adds	r3, #12
 8010924:	68f9      	ldr	r1, [r7, #12]
 8010926:	4618      	mov	r0, r3
 8010928:	f002 f94f 	bl	8012bca <canardTxPop>
 801092c:	4603      	mov	r3, r0
 801092e:	4619      	mov	r1, r3
 8010930:	4628      	mov	r0, r5
 8010932:	47a0      	blx	r4
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	695b      	ldr	r3, [r3, #20]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d1c4      	bne.n	80108c6 <_ZN19AbstractCANProvider17process_canard_txEv+0xa>
 801093c:	e000      	b.n	8010940 <_ZN19AbstractCANProvider17process_canard_txEv+0x84>
 801093e:	bf00      	nop
 8010940:	bf00      	nop
 8010942:	3710      	adds	r7, #16
 8010944:	46bd      	mov	sp, r7
 8010946:	bdb0      	pop	{r4, r5, r7, pc}

08010948 <_ZN19AbstractCANProviderD1Ev>:
 8010948:	b480      	push	{r7}
 801094a:	b083      	sub	sp, #12
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	4a04      	ldr	r2, [pc, #16]	; (8010964 <_ZN19AbstractCANProviderD1Ev+0x1c>)
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	601a      	str	r2, [r3, #0]
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	4618      	mov	r0, r3
 801095a:	370c      	adds	r7, #12
 801095c:	46bd      	mov	sp, r7
 801095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010962:	4770      	bx	lr
 8010964:	08018518 	.word	0x08018518

08010968 <_Z41__static_initialization_and_destruction_0ii>:
 8010968:	b580      	push	{r7, lr}
 801096a:	b082      	sub	sp, #8
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
 8010970:	6039      	str	r1, [r7, #0]
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d107      	bne.n	8010988 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8010978:	683b      	ldr	r3, [r7, #0]
 801097a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801097e:	4293      	cmp	r3, r2
 8010980:	d102      	bne.n	8010988 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8010982:	4803      	ldr	r0, [pc, #12]	; (8010990 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8010984:	f000 f806 	bl	8010994 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>
 8010988:	bf00      	nop
 801098a:	3708      	adds	r7, #8
 801098c:	46bd      	mov	sp, r7
 801098e:	bd80      	pop	{r7, pc}
 8010990:	20000994 	.word	0x20000994

08010994 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>:
 8010994:	b590      	push	{r4, r7, lr}
 8010996:	b085      	sub	sp, #20
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	4618      	mov	r0, r3
 80109a0:	f7f8 f9b2 	bl	8008d08 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80109a4:	60f8      	str	r0, [r7, #12]
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d00c      	beq.n	80109c8 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev+0x34>
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f7f8 f877 	bl	8008aa2 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 80109b4:	4604      	mov	r4, r0
 80109b6:	68f8      	ldr	r0, [r7, #12]
 80109b8:	f7f8 f904 	bl	8008bc4 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 80109bc:	4603      	mov	r3, r0
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	4619      	mov	r1, r3
 80109c2:	4620      	mov	r0, r4
 80109c4:	f7f8 f9ad 	bl	8008d22 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	2200      	movs	r2, #0
 80109cc:	601a      	str	r2, [r3, #0]
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	4618      	mov	r0, r3
 80109d2:	3714      	adds	r7, #20
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd90      	pop	{r4, r7, pc}

080109d8 <_GLOBAL__sub_I_queue>:
 80109d8:	b580      	push	{r7, lr}
 80109da:	af00      	add	r7, sp, #0
 80109dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80109e0:	2001      	movs	r0, #1
 80109e2:	f7ff ffc1 	bl	8010968 <_Z41__static_initialization_and_destruction_0ii>
 80109e6:	bd80      	pop	{r7, pc}

080109e8 <_GLOBAL__sub_D_queue>:
 80109e8:	b580      	push	{r7, lr}
 80109ea:	af00      	add	r7, sp, #0
 80109ec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80109f0:	2000      	movs	r0, #0
 80109f2:	f7ff ffb9 	bl	8010968 <_Z41__static_initialization_and_destruction_0ii>
 80109f6:	bd80      	pop	{r7, pc}

080109f8 <cavlFindExtremum>:
 80109f8:	b480      	push	{r7}
 80109fa:	b085      	sub	sp, #20
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
 8010a00:	460b      	mov	r3, r1
 8010a02:	70fb      	strb	r3, [r7, #3]
 8010a04:	2300      	movs	r3, #0
 8010a06:	60fb      	str	r3, [r7, #12]
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	60bb      	str	r3, [r7, #8]
 8010a0c:	e007      	b.n	8010a1e <cavlFindExtremum+0x26>
 8010a0e:	68bb      	ldr	r3, [r7, #8]
 8010a10:	60fb      	str	r3, [r7, #12]
 8010a12:	78fb      	ldrb	r3, [r7, #3]
 8010a14:	68ba      	ldr	r2, [r7, #8]
 8010a16:	009b      	lsls	r3, r3, #2
 8010a18:	4413      	add	r3, r2
 8010a1a:	685b      	ldr	r3, [r3, #4]
 8010a1c:	60bb      	str	r3, [r7, #8]
 8010a1e:	68bb      	ldr	r3, [r7, #8]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d1f4      	bne.n	8010a0e <cavlFindExtremum+0x16>
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	4618      	mov	r0, r3
 8010a28:	3714      	adds	r7, #20
 8010a2a:	46bd      	mov	sp, r7
 8010a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a30:	4770      	bx	lr
	...

08010a34 <cavlPrivateRotate>:
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b084      	sub	sp, #16
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	6078      	str	r0, [r7, #4]
 8010a3c:	460b      	mov	r3, r1
 8010a3e:	70fb      	strb	r3, [r7, #3]
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d014      	beq.n	8010a70 <cavlPrivateRotate+0x3c>
 8010a46:	78fb      	ldrb	r3, [r7, #3]
 8010a48:	f083 0301 	eor.w	r3, r3, #1
 8010a4c:	b2db      	uxtb	r3, r3
 8010a4e:	687a      	ldr	r2, [r7, #4]
 8010a50:	009b      	lsls	r3, r3, #2
 8010a52:	4413      	add	r3, r2
 8010a54:	685b      	ldr	r3, [r3, #4]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d00a      	beq.n	8010a70 <cavlPrivateRotate+0x3c>
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a64:	db04      	blt.n	8010a70 <cavlPrivateRotate+0x3c>
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010a6c:	2b01      	cmp	r3, #1
 8010a6e:	dd05      	ble.n	8010a7c <cavlPrivateRotate+0x48>
 8010a70:	4b2a      	ldr	r3, [pc, #168]	; (8010b1c <cavlPrivateRotate+0xe8>)
 8010a72:	4a2b      	ldr	r2, [pc, #172]	; (8010b20 <cavlPrivateRotate+0xec>)
 8010a74:	2162      	movs	r1, #98	; 0x62
 8010a76:	482b      	ldr	r0, [pc, #172]	; (8010b24 <cavlPrivateRotate+0xf0>)
 8010a78:	f002 fad8 	bl	801302c <__assert_func>
 8010a7c:	78fb      	ldrb	r3, [r7, #3]
 8010a7e:	f083 0301 	eor.w	r3, r3, #1
 8010a82:	b2db      	uxtb	r3, r3
 8010a84:	687a      	ldr	r2, [r7, #4]
 8010a86:	009b      	lsls	r3, r3, #2
 8010a88:	4413      	add	r3, r2
 8010a8a:	685b      	ldr	r3, [r3, #4]
 8010a8c:	60fb      	str	r3, [r7, #12]
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d00e      	beq.n	8010ab4 <cavlPrivateRotate+0x80>
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	681a      	ldr	r2, [r3, #0]
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	689b      	ldr	r3, [r3, #8]
 8010aa0:	6879      	ldr	r1, [r7, #4]
 8010aa2:	4299      	cmp	r1, r3
 8010aa4:	bf0c      	ite	eq
 8010aa6:	2301      	moveq	r3, #1
 8010aa8:	2300      	movne	r3, #0
 8010aaa:	b2db      	uxtb	r3, r3
 8010aac:	009b      	lsls	r3, r3, #2
 8010aae:	4413      	add	r3, r2
 8010ab0:	68fa      	ldr	r2, [r7, #12]
 8010ab2:	605a      	str	r2, [r3, #4]
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681a      	ldr	r2, [r3, #0]
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	601a      	str	r2, [r3, #0]
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	68fa      	ldr	r2, [r7, #12]
 8010ac0:	601a      	str	r2, [r3, #0]
 8010ac2:	78fb      	ldrb	r3, [r7, #3]
 8010ac4:	78fa      	ldrb	r2, [r7, #3]
 8010ac6:	f082 0201 	eor.w	r2, r2, #1
 8010aca:	b2d2      	uxtb	r2, r2
 8010acc:	4610      	mov	r0, r2
 8010ace:	68fa      	ldr	r2, [r7, #12]
 8010ad0:	009b      	lsls	r3, r3, #2
 8010ad2:	4413      	add	r3, r2
 8010ad4:	685a      	ldr	r2, [r3, #4]
 8010ad6:	6879      	ldr	r1, [r7, #4]
 8010ad8:	0083      	lsls	r3, r0, #2
 8010ada:	440b      	add	r3, r1
 8010adc:	605a      	str	r2, [r3, #4]
 8010ade:	78fb      	ldrb	r3, [r7, #3]
 8010ae0:	f083 0301 	eor.w	r3, r3, #1
 8010ae4:	b2db      	uxtb	r3, r3
 8010ae6:	687a      	ldr	r2, [r7, #4]
 8010ae8:	009b      	lsls	r3, r3, #2
 8010aea:	4413      	add	r3, r2
 8010aec:	685b      	ldr	r3, [r3, #4]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d009      	beq.n	8010b06 <cavlPrivateRotate+0xd2>
 8010af2:	78fb      	ldrb	r3, [r7, #3]
 8010af4:	f083 0301 	eor.w	r3, r3, #1
 8010af8:	b2db      	uxtb	r3, r3
 8010afa:	687a      	ldr	r2, [r7, #4]
 8010afc:	009b      	lsls	r3, r3, #2
 8010afe:	4413      	add	r3, r2
 8010b00:	685b      	ldr	r3, [r3, #4]
 8010b02:	687a      	ldr	r2, [r7, #4]
 8010b04:	601a      	str	r2, [r3, #0]
 8010b06:	78fb      	ldrb	r3, [r7, #3]
 8010b08:	68fa      	ldr	r2, [r7, #12]
 8010b0a:	009b      	lsls	r3, r3, #2
 8010b0c:	4413      	add	r3, r2
 8010b0e:	687a      	ldr	r2, [r7, #4]
 8010b10:	605a      	str	r2, [r3, #4]
 8010b12:	bf00      	nop
 8010b14:	3710      	adds	r7, #16
 8010b16:	46bd      	mov	sp, r7
 8010b18:	bd80      	pop	{r7, pc}
 8010b1a:	bf00      	nop
 8010b1c:	08017860 	.word	0x08017860
 8010b20:	080188a0 	.word	0x080188a0
 8010b24:	080178a8 	.word	0x080178a8

08010b28 <cavlPrivateAdjustBalance>:
 8010b28:	b580      	push	{r7, lr}
 8010b2a:	b086      	sub	sp, #24
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	6078      	str	r0, [r7, #4]
 8010b30:	460b      	mov	r3, r1
 8010b32:	70fb      	strb	r3, [r7, #3]
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d00a      	beq.n	8010b50 <cavlPrivateAdjustBalance+0x28>
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b44:	db04      	blt.n	8010b50 <cavlPrivateAdjustBalance+0x28>
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010b4c:	2b01      	cmp	r3, #1
 8010b4e:	dd05      	ble.n	8010b5c <cavlPrivateAdjustBalance+0x34>
 8010b50:	4b61      	ldr	r3, [pc, #388]	; (8010cd8 <cavlPrivateAdjustBalance+0x1b0>)
 8010b52:	4a62      	ldr	r2, [pc, #392]	; (8010cdc <cavlPrivateAdjustBalance+0x1b4>)
 8010b54:	2177      	movs	r1, #119	; 0x77
 8010b56:	4862      	ldr	r0, [pc, #392]	; (8010ce0 <cavlPrivateAdjustBalance+0x1b8>)
 8010b58:	f002 fa68 	bl	801302c <__assert_func>
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	617b      	str	r3, [r7, #20]
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010b66:	b2db      	uxtb	r3, r3
 8010b68:	78fa      	ldrb	r2, [r7, #3]
 8010b6a:	2a00      	cmp	r2, #0
 8010b6c:	d001      	beq.n	8010b72 <cavlPrivateAdjustBalance+0x4a>
 8010b6e:	2201      	movs	r2, #1
 8010b70:	e000      	b.n	8010b74 <cavlPrivateAdjustBalance+0x4c>
 8010b72:	22ff      	movs	r2, #255	; 0xff
 8010b74:	4413      	add	r3, r2
 8010b76:	b2db      	uxtb	r3, r3
 8010b78:	74fb      	strb	r3, [r7, #19]
 8010b7a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b82:	db04      	blt.n	8010b8e <cavlPrivateAdjustBalance+0x66>
 8010b84:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010b88:	2b01      	cmp	r3, #1
 8010b8a:	f340 809c 	ble.w	8010cc6 <cavlPrivateAdjustBalance+0x19e>
 8010b8e:	7cfb      	ldrb	r3, [r7, #19]
 8010b90:	09db      	lsrs	r3, r3, #7
 8010b92:	74bb      	strb	r3, [r7, #18]
 8010b94:	7cbb      	ldrb	r3, [r7, #18]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d001      	beq.n	8010b9e <cavlPrivateAdjustBalance+0x76>
 8010b9a:	2301      	movs	r3, #1
 8010b9c:	e001      	b.n	8010ba2 <cavlPrivateAdjustBalance+0x7a>
 8010b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8010ba2:	747b      	strb	r3, [r7, #17]
 8010ba4:	7cbb      	ldrb	r3, [r7, #18]
 8010ba6:	f083 0301 	eor.w	r3, r3, #1
 8010baa:	b2db      	uxtb	r3, r3
 8010bac:	687a      	ldr	r2, [r7, #4]
 8010bae:	009b      	lsls	r3, r3, #2
 8010bb0:	4413      	add	r3, r2
 8010bb2:	685b      	ldr	r3, [r3, #4]
 8010bb4:	60fb      	str	r3, [r7, #12]
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d105      	bne.n	8010bc8 <cavlPrivateAdjustBalance+0xa0>
 8010bbc:	4b49      	ldr	r3, [pc, #292]	; (8010ce4 <cavlPrivateAdjustBalance+0x1bc>)
 8010bbe:	4a47      	ldr	r2, [pc, #284]	; (8010cdc <cavlPrivateAdjustBalance+0x1b4>)
 8010bc0:	217f      	movs	r1, #127	; 0x7f
 8010bc2:	4847      	ldr	r0, [pc, #284]	; (8010ce0 <cavlPrivateAdjustBalance+0x1b8>)
 8010bc4:	f002 fa32 	bl	801302c <__assert_func>
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010bce:	461a      	mov	r2, r3
 8010bd0:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8010bd4:	fb02 f303 	mul.w	r3, r2, r3
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	dc1c      	bgt.n	8010c16 <cavlPrivateAdjustBalance+0xee>
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	617b      	str	r3, [r7, #20]
 8010be0:	7cbb      	ldrb	r3, [r7, #18]
 8010be2:	4619      	mov	r1, r3
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f7ff ff25 	bl	8010a34 <cavlPrivateRotate>
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d109      	bne.n	8010c08 <cavlPrivateAdjustBalance+0xe0>
 8010bf4:	7c7b      	ldrb	r3, [r7, #17]
 8010bf6:	425b      	negs	r3, r3
 8010bf8:	b2db      	uxtb	r3, r3
 8010bfa:	b25a      	sxtb	r2, r3
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	731a      	strb	r2, [r3, #12]
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	7c7a      	ldrb	r2, [r7, #17]
 8010c04:	731a      	strb	r2, [r3, #12]
 8010c06:	e061      	b.n	8010ccc <cavlPrivateAdjustBalance+0x1a4>
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2200      	movs	r2, #0
 8010c0c:	731a      	strb	r2, [r3, #12]
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	2200      	movs	r2, #0
 8010c12:	731a      	strb	r2, [r3, #12]
 8010c14:	e05a      	b.n	8010ccc <cavlPrivateAdjustBalance+0x1a4>
 8010c16:	7cbb      	ldrb	r3, [r7, #18]
 8010c18:	68fa      	ldr	r2, [r7, #12]
 8010c1a:	009b      	lsls	r3, r3, #2
 8010c1c:	4413      	add	r3, r2
 8010c1e:	685b      	ldr	r3, [r3, #4]
 8010c20:	60bb      	str	r3, [r7, #8]
 8010c22:	68bb      	ldr	r3, [r7, #8]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d105      	bne.n	8010c34 <cavlPrivateAdjustBalance+0x10c>
 8010c28:	4b2f      	ldr	r3, [pc, #188]	; (8010ce8 <cavlPrivateAdjustBalance+0x1c0>)
 8010c2a:	4a2c      	ldr	r2, [pc, #176]	; (8010cdc <cavlPrivateAdjustBalance+0x1b4>)
 8010c2c:	2192      	movs	r1, #146	; 0x92
 8010c2e:	482c      	ldr	r0, [pc, #176]	; (8010ce0 <cavlPrivateAdjustBalance+0x1b8>)
 8010c30:	f002 f9fc 	bl	801302c <__assert_func>
 8010c34:	68bb      	ldr	r3, [r7, #8]
 8010c36:	617b      	str	r3, [r7, #20]
 8010c38:	7cbb      	ldrb	r3, [r7, #18]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	bf14      	ite	ne
 8010c3e:	2301      	movne	r3, #1
 8010c40:	2300      	moveq	r3, #0
 8010c42:	b2db      	uxtb	r3, r3
 8010c44:	f083 0301 	eor.w	r3, r3, #1
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	f003 0301 	and.w	r3, r3, #1
 8010c4e:	b2db      	uxtb	r3, r3
 8010c50:	4619      	mov	r1, r3
 8010c52:	68f8      	ldr	r0, [r7, #12]
 8010c54:	f7ff feee 	bl	8010a34 <cavlPrivateRotate>
 8010c58:	7cbb      	ldrb	r3, [r7, #18]
 8010c5a:	4619      	mov	r1, r3
 8010c5c:	6878      	ldr	r0, [r7, #4]
 8010c5e:	f7ff fee9 	bl	8010a34 <cavlPrivateRotate>
 8010c62:	68bb      	ldr	r3, [r7, #8]
 8010c64:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010c68:	461a      	mov	r2, r3
 8010c6a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8010c6e:	fb02 f303 	mul.w	r3, r2, r3
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	da09      	bge.n	8010c8a <cavlPrivateAdjustBalance+0x162>
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	7c7a      	ldrb	r2, [r7, #17]
 8010c7a:	731a      	strb	r2, [r3, #12]
 8010c7c:	68bb      	ldr	r3, [r7, #8]
 8010c7e:	2200      	movs	r2, #0
 8010c80:	731a      	strb	r2, [r3, #12]
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	2200      	movs	r2, #0
 8010c86:	731a      	strb	r2, [r3, #12]
 8010c88:	e020      	b.n	8010ccc <cavlPrivateAdjustBalance+0x1a4>
 8010c8a:	68bb      	ldr	r3, [r7, #8]
 8010c8c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010c90:	461a      	mov	r2, r3
 8010c92:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8010c96:	fb02 f303 	mul.w	r3, r2, r3
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	dd0c      	ble.n	8010cb8 <cavlPrivateAdjustBalance+0x190>
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	2200      	movs	r2, #0
 8010ca2:	731a      	strb	r2, [r3, #12]
 8010ca4:	68bb      	ldr	r3, [r7, #8]
 8010ca6:	2200      	movs	r2, #0
 8010ca8:	731a      	strb	r2, [r3, #12]
 8010caa:	7c7b      	ldrb	r3, [r7, #17]
 8010cac:	425b      	negs	r3, r3
 8010cae:	b2db      	uxtb	r3, r3
 8010cb0:	b25a      	sxtb	r2, r3
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	731a      	strb	r2, [r3, #12]
 8010cb6:	e009      	b.n	8010ccc <cavlPrivateAdjustBalance+0x1a4>
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	2200      	movs	r2, #0
 8010cbc:	731a      	strb	r2, [r3, #12]
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	731a      	strb	r2, [r3, #12]
 8010cc4:	e002      	b.n	8010ccc <cavlPrivateAdjustBalance+0x1a4>
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	7cfa      	ldrb	r2, [r7, #19]
 8010cca:	731a      	strb	r2, [r3, #12]
 8010ccc:	697b      	ldr	r3, [r7, #20]
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3718      	adds	r7, #24
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}
 8010cd6:	bf00      	nop
 8010cd8:	080178d4 	.word	0x080178d4
 8010cdc:	08018884 	.word	0x08018884
 8010ce0:	080178a8 	.word	0x080178a8
 8010ce4:	08017904 	.word	0x08017904
 8010ce8:	08017910 	.word	0x08017910

08010cec <cavlPrivateRetraceOnGrowth>:
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b086      	sub	sp, #24
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d004      	beq.n	8010d04 <cavlPrivateRetraceOnGrowth+0x18>
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d005      	beq.n	8010d10 <cavlPrivateRetraceOnGrowth+0x24>
 8010d04:	4b23      	ldr	r3, [pc, #140]	; (8010d94 <cavlPrivateRetraceOnGrowth+0xa8>)
 8010d06:	4a24      	ldr	r2, [pc, #144]	; (8010d98 <cavlPrivateRetraceOnGrowth+0xac>)
 8010d08:	21b5      	movs	r1, #181	; 0xb5
 8010d0a:	4824      	ldr	r0, [pc, #144]	; (8010d9c <cavlPrivateRetraceOnGrowth+0xb0>)
 8010d0c:	f002 f98e 	bl	801302c <__assert_func>
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	617b      	str	r3, [r7, #20]
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	613b      	str	r3, [r7, #16]
 8010d1a:	e023      	b.n	8010d64 <cavlPrivateRetraceOnGrowth+0x78>
 8010d1c:	693b      	ldr	r3, [r7, #16]
 8010d1e:	689b      	ldr	r3, [r3, #8]
 8010d20:	697a      	ldr	r2, [r7, #20]
 8010d22:	429a      	cmp	r2, r3
 8010d24:	bf0c      	ite	eq
 8010d26:	2301      	moveq	r3, #1
 8010d28:	2300      	movne	r3, #0
 8010d2a:	73fb      	strb	r3, [r7, #15]
 8010d2c:	7bfb      	ldrb	r3, [r7, #15]
 8010d2e:	693a      	ldr	r2, [r7, #16]
 8010d30:	009b      	lsls	r3, r3, #2
 8010d32:	4413      	add	r3, r2
 8010d34:	685b      	ldr	r3, [r3, #4]
 8010d36:	697a      	ldr	r2, [r7, #20]
 8010d38:	429a      	cmp	r2, r3
 8010d3a:	d005      	beq.n	8010d48 <cavlPrivateRetraceOnGrowth+0x5c>
 8010d3c:	4b18      	ldr	r3, [pc, #96]	; (8010da0 <cavlPrivateRetraceOnGrowth+0xb4>)
 8010d3e:	4a16      	ldr	r2, [pc, #88]	; (8010d98 <cavlPrivateRetraceOnGrowth+0xac>)
 8010d40:	21bb      	movs	r1, #187	; 0xbb
 8010d42:	4816      	ldr	r0, [pc, #88]	; (8010d9c <cavlPrivateRetraceOnGrowth+0xb0>)
 8010d44:	f002 f972 	bl	801302c <__assert_func>
 8010d48:	7bfb      	ldrb	r3, [r7, #15]
 8010d4a:	4619      	mov	r1, r3
 8010d4c:	6938      	ldr	r0, [r7, #16]
 8010d4e:	f7ff feeb 	bl	8010b28 <cavlPrivateAdjustBalance>
 8010d52:	6178      	str	r0, [r7, #20]
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	613b      	str	r3, [r7, #16]
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d003      	beq.n	8010d6c <cavlPrivateRetraceOnGrowth+0x80>
 8010d64:	693b      	ldr	r3, [r7, #16]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d1d8      	bne.n	8010d1c <cavlPrivateRetraceOnGrowth+0x30>
 8010d6a:	e000      	b.n	8010d6e <cavlPrivateRetraceOnGrowth+0x82>
 8010d6c:	bf00      	nop
 8010d6e:	697b      	ldr	r3, [r7, #20]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d105      	bne.n	8010d80 <cavlPrivateRetraceOnGrowth+0x94>
 8010d74:	4b0b      	ldr	r3, [pc, #44]	; (8010da4 <cavlPrivateRetraceOnGrowth+0xb8>)
 8010d76:	4a08      	ldr	r2, [pc, #32]	; (8010d98 <cavlPrivateRetraceOnGrowth+0xac>)
 8010d78:	21c3      	movs	r1, #195	; 0xc3
 8010d7a:	4808      	ldr	r0, [pc, #32]	; (8010d9c <cavlPrivateRetraceOnGrowth+0xb0>)
 8010d7c:	f002 f956 	bl	801302c <__assert_func>
 8010d80:	693b      	ldr	r3, [r7, #16]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d101      	bne.n	8010d8a <cavlPrivateRetraceOnGrowth+0x9e>
 8010d86:	697b      	ldr	r3, [r7, #20]
 8010d88:	e000      	b.n	8010d8c <cavlPrivateRetraceOnGrowth+0xa0>
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	3718      	adds	r7, #24
 8010d90:	46bd      	mov	sp, r7
 8010d92:	bd80      	pop	{r7, pc}
 8010d94:	0801791c 	.word	0x0801791c
 8010d98:	08018868 	.word	0x08018868
 8010d9c:	080178a8 	.word	0x080178a8
 8010da0:	08017940 	.word	0x08017940
 8010da4:	08017950 	.word	0x08017950

08010da8 <cavlSearch>:
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b08a      	sub	sp, #40	; 0x28
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	60f8      	str	r0, [r7, #12]
 8010db0:	60b9      	str	r1, [r7, #8]
 8010db2:	607a      	str	r2, [r7, #4]
 8010db4:	603b      	str	r3, [r7, #0]
 8010db6:	2300      	movs	r3, #0
 8010db8:	627b      	str	r3, [r7, #36]	; 0x24
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d065      	beq.n	8010e8c <cavlSearch+0xe4>
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d062      	beq.n	8010e8c <cavlSearch+0xe4>
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	623b      	str	r3, [r7, #32]
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	61fb      	str	r3, [r7, #28]
 8010dd0:	e02f      	b.n	8010e32 <cavlSearch+0x8a>
 8010dd2:	69fb      	ldr	r3, [r7, #28]
 8010dd4:	681a      	ldr	r2, [r3, #0]
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	4611      	mov	r1, r2
 8010dda:	68b8      	ldr	r0, [r7, #8]
 8010ddc:	4798      	blx	r3
 8010dde:	4603      	mov	r3, r0
 8010de0:	76fb      	strb	r3, [r7, #27]
 8010de2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d103      	bne.n	8010df2 <cavlSearch+0x4a>
 8010dea:	69fb      	ldr	r3, [r7, #28]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	627b      	str	r3, [r7, #36]	; 0x24
 8010df0:	e023      	b.n	8010e3a <cavlSearch+0x92>
 8010df2:	69fb      	ldr	r3, [r7, #28]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	623b      	str	r3, [r7, #32]
 8010df8:	69fb      	ldr	r3, [r7, #28]
 8010dfa:	681a      	ldr	r2, [r3, #0]
 8010dfc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	bfcc      	ite	gt
 8010e04:	2301      	movgt	r3, #1
 8010e06:	2300      	movle	r3, #0
 8010e08:	b2db      	uxtb	r3, r3
 8010e0a:	009b      	lsls	r3, r3, #2
 8010e0c:	4413      	add	r3, r2
 8010e0e:	3304      	adds	r3, #4
 8010e10:	61fb      	str	r3, [r7, #28]
 8010e12:	69fb      	ldr	r3, [r7, #28]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d00b      	beq.n	8010e32 <cavlSearch+0x8a>
 8010e1a:	69fb      	ldr	r3, [r7, #28]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	6a3a      	ldr	r2, [r7, #32]
 8010e22:	429a      	cmp	r2, r3
 8010e24:	d005      	beq.n	8010e32 <cavlSearch+0x8a>
 8010e26:	4b1c      	ldr	r3, [pc, #112]	; (8010e98 <cavlSearch+0xf0>)
 8010e28:	4a1c      	ldr	r2, [pc, #112]	; (8010e9c <cavlSearch+0xf4>)
 8010e2a:	21db      	movs	r1, #219	; 0xdb
 8010e2c:	481c      	ldr	r0, [pc, #112]	; (8010ea0 <cavlSearch+0xf8>)
 8010e2e:	f002 f8fd 	bl	801302c <__assert_func>
 8010e32:	69fb      	ldr	r3, [r7, #28]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d1cb      	bne.n	8010dd2 <cavlSearch+0x2a>
 8010e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d125      	bne.n	8010e8c <cavlSearch+0xe4>
 8010e40:	683b      	ldr	r3, [r7, #0]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d004      	beq.n	8010e50 <cavlSearch+0xa8>
 8010e46:	683b      	ldr	r3, [r7, #0]
 8010e48:	68b8      	ldr	r0, [r7, #8]
 8010e4a:	4798      	blx	r3
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	e000      	b.n	8010e52 <cavlSearch+0xaa>
 8010e50:	2300      	movs	r3, #0
 8010e52:	627b      	str	r3, [r7, #36]	; 0x24
 8010e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d018      	beq.n	8010e8c <cavlSearch+0xe4>
 8010e5a:	69fb      	ldr	r3, [r7, #28]
 8010e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010e5e:	601a      	str	r2, [r3, #0]
 8010e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e62:	2200      	movs	r2, #0
 8010e64:	605a      	str	r2, [r3, #4]
 8010e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e68:	2200      	movs	r2, #0
 8010e6a:	609a      	str	r2, [r3, #8]
 8010e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e6e:	6a3a      	ldr	r2, [r7, #32]
 8010e70:	601a      	str	r2, [r3, #0]
 8010e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e74:	2200      	movs	r2, #0
 8010e76:	731a      	strb	r2, [r3, #12]
 8010e78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010e7a:	f7ff ff37 	bl	8010cec <cavlPrivateRetraceOnGrowth>
 8010e7e:	6178      	str	r0, [r7, #20]
 8010e80:	697b      	ldr	r3, [r7, #20]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d002      	beq.n	8010e8c <cavlSearch+0xe4>
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	697a      	ldr	r2, [r7, #20]
 8010e8a:	601a      	str	r2, [r3, #0]
 8010e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e8e:	4618      	mov	r0, r3
 8010e90:	3728      	adds	r7, #40	; 0x28
 8010e92:	46bd      	mov	sp, r7
 8010e94:	bd80      	pop	{r7, pc}
 8010e96:	bf00      	nop
 8010e98:	0801795c 	.word	0x0801795c
 8010e9c:	0801885c 	.word	0x0801885c
 8010ea0:	080178a8 	.word	0x080178a8

08010ea4 <cavlRemove>:
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	b088      	sub	sp, #32
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	6078      	str	r0, [r7, #4]
 8010eac:	6039      	str	r1, [r7, #0]
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	f000 8116 	beq.w	80110e2 <cavlRemove+0x23e>
 8010eb6:	683b      	ldr	r3, [r7, #0]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	f000 8112 	beq.w	80110e2 <cavlRemove+0x23e>
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d105      	bne.n	8010ed2 <cavlRemove+0x2e>
 8010ec6:	4b89      	ldr	r3, [pc, #548]	; (80110ec <cavlRemove+0x248>)
 8010ec8:	4a89      	ldr	r2, [pc, #548]	; (80110f0 <cavlRemove+0x24c>)
 8010eca:	21f6      	movs	r1, #246	; 0xf6
 8010ecc:	4889      	ldr	r0, [pc, #548]	; (80110f4 <cavlRemove+0x250>)
 8010ece:	f002 f8ad 	bl	801302c <__assert_func>
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d10a      	bne.n	8010ef0 <cavlRemove+0x4c>
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	683a      	ldr	r2, [r7, #0]
 8010ee0:	429a      	cmp	r2, r3
 8010ee2:	d005      	beq.n	8010ef0 <cavlRemove+0x4c>
 8010ee4:	4b84      	ldr	r3, [pc, #528]	; (80110f8 <cavlRemove+0x254>)
 8010ee6:	4a82      	ldr	r2, [pc, #520]	; (80110f0 <cavlRemove+0x24c>)
 8010ee8:	21f7      	movs	r1, #247	; 0xf7
 8010eea:	4882      	ldr	r0, [pc, #520]	; (80110f4 <cavlRemove+0x250>)
 8010eec:	f002 f89e 	bl	801302c <__assert_func>
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	61fb      	str	r3, [r7, #28]
 8010ef4:	2300      	movs	r3, #0
 8010ef6:	76fb      	strb	r3, [r7, #27]
 8010ef8:	683b      	ldr	r3, [r7, #0]
 8010efa:	685b      	ldr	r3, [r3, #4]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d073      	beq.n	8010fe8 <cavlRemove+0x144>
 8010f00:	683b      	ldr	r3, [r7, #0]
 8010f02:	689b      	ldr	r3, [r3, #8]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d06f      	beq.n	8010fe8 <cavlRemove+0x144>
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	689b      	ldr	r3, [r3, #8]
 8010f0c:	2100      	movs	r1, #0
 8010f0e:	4618      	mov	r0, r3
 8010f10:	f7ff fd72 	bl	80109f8 <cavlFindExtremum>
 8010f14:	6178      	str	r0, [r7, #20]
 8010f16:	697b      	ldr	r3, [r7, #20]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d007      	beq.n	8010f2c <cavlRemove+0x88>
 8010f1c:	697b      	ldr	r3, [r7, #20]
 8010f1e:	685b      	ldr	r3, [r3, #4]
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d103      	bne.n	8010f2c <cavlRemove+0x88>
 8010f24:	697b      	ldr	r3, [r7, #20]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d105      	bne.n	8010f38 <cavlRemove+0x94>
 8010f2c:	4b73      	ldr	r3, [pc, #460]	; (80110fc <cavlRemove+0x258>)
 8010f2e:	4a70      	ldr	r2, [pc, #448]	; (80110f0 <cavlRemove+0x24c>)
 8010f30:	21ff      	movs	r1, #255	; 0xff
 8010f32:	4870      	ldr	r0, [pc, #448]	; (80110f4 <cavlRemove+0x250>)
 8010f34:	f002 f87a 	bl	801302c <__assert_func>
 8010f38:	683b      	ldr	r3, [r7, #0]
 8010f3a:	f993 200c 	ldrsb.w	r2, [r3, #12]
 8010f3e:	697b      	ldr	r3, [r7, #20]
 8010f40:	731a      	strb	r2, [r3, #12]
 8010f42:	683b      	ldr	r3, [r7, #0]
 8010f44:	685a      	ldr	r2, [r3, #4]
 8010f46:	697b      	ldr	r3, [r7, #20]
 8010f48:	605a      	str	r2, [r3, #4]
 8010f4a:	697b      	ldr	r3, [r7, #20]
 8010f4c:	685b      	ldr	r3, [r3, #4]
 8010f4e:	697a      	ldr	r2, [r7, #20]
 8010f50:	601a      	str	r2, [r3, #0]
 8010f52:	697b      	ldr	r3, [r7, #20]
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	683a      	ldr	r2, [r7, #0]
 8010f58:	429a      	cmp	r2, r3
 8010f5a:	d025      	beq.n	8010fa8 <cavlRemove+0x104>
 8010f5c:	697b      	ldr	r3, [r7, #20]
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	61fb      	str	r3, [r7, #28]
 8010f62:	69fb      	ldr	r3, [r7, #28]
 8010f64:	685b      	ldr	r3, [r3, #4]
 8010f66:	697a      	ldr	r2, [r7, #20]
 8010f68:	429a      	cmp	r2, r3
 8010f6a:	d006      	beq.n	8010f7a <cavlRemove+0xd6>
 8010f6c:	4b64      	ldr	r3, [pc, #400]	; (8011100 <cavlRemove+0x25c>)
 8010f6e:	4a60      	ldr	r2, [pc, #384]	; (80110f0 <cavlRemove+0x24c>)
 8010f70:	f44f 7183 	mov.w	r1, #262	; 0x106
 8010f74:	485f      	ldr	r0, [pc, #380]	; (80110f4 <cavlRemove+0x250>)
 8010f76:	f002 f859 	bl	801302c <__assert_func>
 8010f7a:	697b      	ldr	r3, [r7, #20]
 8010f7c:	689a      	ldr	r2, [r3, #8]
 8010f7e:	69fb      	ldr	r3, [r7, #28]
 8010f80:	605a      	str	r2, [r3, #4]
 8010f82:	69fb      	ldr	r3, [r7, #28]
 8010f84:	685b      	ldr	r3, [r3, #4]
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d003      	beq.n	8010f92 <cavlRemove+0xee>
 8010f8a:	69fb      	ldr	r3, [r7, #28]
 8010f8c:	685b      	ldr	r3, [r3, #4]
 8010f8e:	69fa      	ldr	r2, [r7, #28]
 8010f90:	601a      	str	r2, [r3, #0]
 8010f92:	683b      	ldr	r3, [r7, #0]
 8010f94:	689a      	ldr	r2, [r3, #8]
 8010f96:	697b      	ldr	r3, [r7, #20]
 8010f98:	609a      	str	r2, [r3, #8]
 8010f9a:	697b      	ldr	r3, [r7, #20]
 8010f9c:	689b      	ldr	r3, [r3, #8]
 8010f9e:	697a      	ldr	r2, [r7, #20]
 8010fa0:	601a      	str	r2, [r3, #0]
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	76fb      	strb	r3, [r7, #27]
 8010fa6:	e003      	b.n	8010fb0 <cavlRemove+0x10c>
 8010fa8:	697b      	ldr	r3, [r7, #20]
 8010faa:	61fb      	str	r3, [r7, #28]
 8010fac:	2301      	movs	r3, #1
 8010fae:	76fb      	strb	r3, [r7, #27]
 8010fb0:	683b      	ldr	r3, [r7, #0]
 8010fb2:	681a      	ldr	r2, [r3, #0]
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	601a      	str	r2, [r3, #0]
 8010fb8:	697b      	ldr	r3, [r7, #20]
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d00f      	beq.n	8010fe0 <cavlRemove+0x13c>
 8010fc0:	697b      	ldr	r3, [r7, #20]
 8010fc2:	681a      	ldr	r2, [r3, #0]
 8010fc4:	697b      	ldr	r3, [r7, #20]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	689b      	ldr	r3, [r3, #8]
 8010fca:	6839      	ldr	r1, [r7, #0]
 8010fcc:	4299      	cmp	r1, r3
 8010fce:	bf0c      	ite	eq
 8010fd0:	2301      	moveq	r3, #1
 8010fd2:	2300      	movne	r3, #0
 8010fd4:	b2db      	uxtb	r3, r3
 8010fd6:	009b      	lsls	r3, r3, #2
 8010fd8:	4413      	add	r3, r2
 8010fda:	697a      	ldr	r2, [r7, #20]
 8010fdc:	605a      	str	r2, [r3, #4]
 8010fde:	e046      	b.n	801106e <cavlRemove+0x1ca>
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	697a      	ldr	r2, [r7, #20]
 8010fe4:	601a      	str	r2, [r3, #0]
 8010fe6:	e042      	b.n	801106e <cavlRemove+0x1ca>
 8010fe8:	683b      	ldr	r3, [r7, #0]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	61fb      	str	r3, [r7, #28]
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	689b      	ldr	r3, [r3, #8]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	bf14      	ite	ne
 8010ff6:	2301      	movne	r3, #1
 8010ff8:	2300      	moveq	r3, #0
 8010ffa:	74fb      	strb	r3, [r7, #19]
 8010ffc:	7cfb      	ldrb	r3, [r7, #19]
 8010ffe:	683a      	ldr	r2, [r7, #0]
 8011000:	009b      	lsls	r3, r3, #2
 8011002:	4413      	add	r3, r2
 8011004:	685b      	ldr	r3, [r3, #4]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d006      	beq.n	8011018 <cavlRemove+0x174>
 801100a:	7cfb      	ldrb	r3, [r7, #19]
 801100c:	683a      	ldr	r2, [r7, #0]
 801100e:	009b      	lsls	r3, r3, #2
 8011010:	4413      	add	r3, r2
 8011012:	685b      	ldr	r3, [r3, #4]
 8011014:	69fa      	ldr	r2, [r7, #28]
 8011016:	601a      	str	r2, [r3, #0]
 8011018:	69fb      	ldr	r3, [r7, #28]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d020      	beq.n	8011060 <cavlRemove+0x1bc>
 801101e:	69fb      	ldr	r3, [r7, #28]
 8011020:	689b      	ldr	r3, [r3, #8]
 8011022:	683a      	ldr	r2, [r7, #0]
 8011024:	429a      	cmp	r2, r3
 8011026:	bf0c      	ite	eq
 8011028:	2301      	moveq	r3, #1
 801102a:	2300      	movne	r3, #0
 801102c:	76fb      	strb	r3, [r7, #27]
 801102e:	7cfb      	ldrb	r3, [r7, #19]
 8011030:	7ef8      	ldrb	r0, [r7, #27]
 8011032:	683a      	ldr	r2, [r7, #0]
 8011034:	009b      	lsls	r3, r3, #2
 8011036:	4413      	add	r3, r2
 8011038:	685a      	ldr	r2, [r3, #4]
 801103a:	69f9      	ldr	r1, [r7, #28]
 801103c:	0083      	lsls	r3, r0, #2
 801103e:	440b      	add	r3, r1
 8011040:	605a      	str	r2, [r3, #4]
 8011042:	7efb      	ldrb	r3, [r7, #27]
 8011044:	69fa      	ldr	r2, [r7, #28]
 8011046:	009b      	lsls	r3, r3, #2
 8011048:	4413      	add	r3, r2
 801104a:	685b      	ldr	r3, [r3, #4]
 801104c:	2b00      	cmp	r3, #0
 801104e:	d00e      	beq.n	801106e <cavlRemove+0x1ca>
 8011050:	7efb      	ldrb	r3, [r7, #27]
 8011052:	69fa      	ldr	r2, [r7, #28]
 8011054:	009b      	lsls	r3, r3, #2
 8011056:	4413      	add	r3, r2
 8011058:	685b      	ldr	r3, [r3, #4]
 801105a:	69fa      	ldr	r2, [r7, #28]
 801105c:	601a      	str	r2, [r3, #0]
 801105e:	e006      	b.n	801106e <cavlRemove+0x1ca>
 8011060:	7cfb      	ldrb	r3, [r7, #19]
 8011062:	683a      	ldr	r2, [r7, #0]
 8011064:	009b      	lsls	r3, r3, #2
 8011066:	4413      	add	r3, r2
 8011068:	685a      	ldr	r2, [r3, #4]
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	601a      	str	r2, [r3, #0]
 801106e:	69fb      	ldr	r3, [r7, #28]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d036      	beq.n	80110e2 <cavlRemove+0x23e>
 8011074:	2300      	movs	r3, #0
 8011076:	60fb      	str	r3, [r7, #12]
 8011078:	7efb      	ldrb	r3, [r7, #27]
 801107a:	2b00      	cmp	r3, #0
 801107c:	bf14      	ite	ne
 801107e:	2301      	movne	r3, #1
 8011080:	2300      	moveq	r3, #0
 8011082:	b2db      	uxtb	r3, r3
 8011084:	f083 0301 	eor.w	r3, r3, #1
 8011088:	b2db      	uxtb	r3, r3
 801108a:	f003 0301 	and.w	r3, r3, #1
 801108e:	b2db      	uxtb	r3, r3
 8011090:	4619      	mov	r1, r3
 8011092:	69f8      	ldr	r0, [r7, #28]
 8011094:	f7ff fd48 	bl	8010b28 <cavlPrivateAdjustBalance>
 8011098:	60f8      	str	r0, [r7, #12]
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	61fb      	str	r3, [r7, #28]
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d10b      	bne.n	80110c2 <cavlRemove+0x21e>
 80110aa:	69fb      	ldr	r3, [r7, #28]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d008      	beq.n	80110c2 <cavlRemove+0x21e>
 80110b0:	69fb      	ldr	r3, [r7, #28]
 80110b2:	689b      	ldr	r3, [r3, #8]
 80110b4:	68fa      	ldr	r2, [r7, #12]
 80110b6:	429a      	cmp	r2, r3
 80110b8:	bf0c      	ite	eq
 80110ba:	2301      	moveq	r3, #1
 80110bc:	2300      	movne	r3, #0
 80110be:	76fb      	strb	r3, [r7, #27]
 80110c0:	e7da      	b.n	8011078 <cavlRemove+0x1d4>
 80110c2:	69fb      	ldr	r3, [r7, #28]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d10c      	bne.n	80110e2 <cavlRemove+0x23e>
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d106      	bne.n	80110dc <cavlRemove+0x238>
 80110ce:	4b0d      	ldr	r3, [pc, #52]	; (8011104 <cavlRemove+0x260>)
 80110d0:	4a07      	ldr	r2, [pc, #28]	; (80110f0 <cavlRemove+0x24c>)
 80110d2:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80110d6:	4807      	ldr	r0, [pc, #28]	; (80110f4 <cavlRemove+0x250>)
 80110d8:	f001 ffa8 	bl	801302c <__assert_func>
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	68fa      	ldr	r2, [r7, #12]
 80110e0:	601a      	str	r2, [r3, #0]
 80110e2:	bf00      	nop
 80110e4:	3720      	adds	r7, #32
 80110e6:	46bd      	mov	sp, r7
 80110e8:	bd80      	pop	{r7, pc}
 80110ea:	bf00      	nop
 80110ec:	08017980 	.word	0x08017980
 80110f0:	080188e4 	.word	0x080188e4
 80110f4:	080178a8 	.word	0x080178a8
 80110f8:	08017990 	.word	0x08017990
 80110fc:	080179b8 	.word	0x080179b8
 8011100:	080179f0 	.word	0x080179f0
 8011104:	08017950 	.word	0x08017950

08011108 <avlTrivialFactory>:
 8011108:	b480      	push	{r7}
 801110a:	b083      	sub	sp, #12
 801110c:	af00      	add	r7, sp, #0
 801110e:	6078      	str	r0, [r7, #4]
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	4618      	mov	r0, r3
 8011114:	370c      	adds	r7, #12
 8011116:	46bd      	mov	sp, r7
 8011118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111c:	4770      	bx	lr
	...

08011120 <crcAddByte>:
 8011120:	b480      	push	{r7}
 8011122:	b083      	sub	sp, #12
 8011124:	af00      	add	r7, sp, #0
 8011126:	4603      	mov	r3, r0
 8011128:	460a      	mov	r2, r1
 801112a:	80fb      	strh	r3, [r7, #6]
 801112c:	4613      	mov	r3, r2
 801112e:	717b      	strb	r3, [r7, #5]
 8011130:	88fb      	ldrh	r3, [r7, #6]
 8011132:	021b      	lsls	r3, r3, #8
 8011134:	b29a      	uxth	r2, r3
 8011136:	88fb      	ldrh	r3, [r7, #6]
 8011138:	0a1b      	lsrs	r3, r3, #8
 801113a:	b299      	uxth	r1, r3
 801113c:	797b      	ldrb	r3, [r7, #5]
 801113e:	b29b      	uxth	r3, r3
 8011140:	404b      	eors	r3, r1
 8011142:	b29b      	uxth	r3, r3
 8011144:	b2db      	uxtb	r3, r3
 8011146:	4905      	ldr	r1, [pc, #20]	; (801115c <crcAddByte+0x3c>)
 8011148:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801114c:	4053      	eors	r3, r2
 801114e:	b29b      	uxth	r3, r3
 8011150:	4618      	mov	r0, r3
 8011152:	370c      	adds	r7, #12
 8011154:	46bd      	mov	sp, r7
 8011156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115a:	4770      	bx	lr
 801115c:	08018534 	.word	0x08018534

08011160 <crcAdd>:
 8011160:	b580      	push	{r7, lr}
 8011162:	b088      	sub	sp, #32
 8011164:	af00      	add	r7, sp, #0
 8011166:	4603      	mov	r3, r0
 8011168:	60b9      	str	r1, [r7, #8]
 801116a:	607a      	str	r2, [r7, #4]
 801116c:	81fb      	strh	r3, [r7, #14]
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d108      	bne.n	8011186 <crcAdd+0x26>
 8011174:	68bb      	ldr	r3, [r7, #8]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d005      	beq.n	8011186 <crcAdd+0x26>
 801117a:	4b12      	ldr	r3, [pc, #72]	; (80111c4 <crcAdd+0x64>)
 801117c:	4a12      	ldr	r2, [pc, #72]	; (80111c8 <crcAdd+0x68>)
 801117e:	2185      	movs	r1, #133	; 0x85
 8011180:	4812      	ldr	r0, [pc, #72]	; (80111cc <crcAdd+0x6c>)
 8011182:	f001 ff53 	bl	801302c <__assert_func>
 8011186:	89fb      	ldrh	r3, [r7, #14]
 8011188:	83fb      	strh	r3, [r7, #30]
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	61bb      	str	r3, [r7, #24]
 801118e:	2300      	movs	r3, #0
 8011190:	617b      	str	r3, [r7, #20]
 8011192:	e00e      	b.n	80111b2 <crcAdd+0x52>
 8011194:	69bb      	ldr	r3, [r7, #24]
 8011196:	781a      	ldrb	r2, [r3, #0]
 8011198:	8bfb      	ldrh	r3, [r7, #30]
 801119a:	4611      	mov	r1, r2
 801119c:	4618      	mov	r0, r3
 801119e:	f7ff ffbf 	bl	8011120 <crcAddByte>
 80111a2:	4603      	mov	r3, r0
 80111a4:	83fb      	strh	r3, [r7, #30]
 80111a6:	69bb      	ldr	r3, [r7, #24]
 80111a8:	3301      	adds	r3, #1
 80111aa:	61bb      	str	r3, [r7, #24]
 80111ac:	697b      	ldr	r3, [r7, #20]
 80111ae:	3301      	adds	r3, #1
 80111b0:	617b      	str	r3, [r7, #20]
 80111b2:	697a      	ldr	r2, [r7, #20]
 80111b4:	68bb      	ldr	r3, [r7, #8]
 80111b6:	429a      	cmp	r2, r3
 80111b8:	d3ec      	bcc.n	8011194 <crcAdd+0x34>
 80111ba:	8bfb      	ldrh	r3, [r7, #30]
 80111bc:	4618      	mov	r0, r3
 80111be:	3720      	adds	r7, #32
 80111c0:	46bd      	mov	sp, r7
 80111c2:	bd80      	pop	{r7, pc}
 80111c4:	08017a00 	.word	0x08017a00
 80111c8:	080187b0 	.word	0x080187b0
 80111cc:	08017a28 	.word	0x08017a28

080111d0 <txMakeMessageSessionSpecifier>:
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b084      	sub	sp, #16
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	4603      	mov	r3, r0
 80111d8:	460a      	mov	r2, r1
 80111da:	80fb      	strh	r3, [r7, #6]
 80111dc:	4613      	mov	r3, r2
 80111de:	717b      	strb	r3, [r7, #5]
 80111e0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	da05      	bge.n	80111f4 <txMakeMessageSessionSpecifier+0x24>
 80111e8:	4b0e      	ldr	r3, [pc, #56]	; (8011224 <txMakeMessageSessionSpecifier+0x54>)
 80111ea:	4a0f      	ldr	r2, [pc, #60]	; (8011228 <txMakeMessageSessionSpecifier+0x58>)
 80111ec:	21ac      	movs	r1, #172	; 0xac
 80111ee:	480f      	ldr	r0, [pc, #60]	; (801122c <txMakeMessageSessionSpecifier+0x5c>)
 80111f0:	f001 ff1c 	bl	801302c <__assert_func>
 80111f4:	88fb      	ldrh	r3, [r7, #6]
 80111f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80111fa:	d305      	bcc.n	8011208 <txMakeMessageSessionSpecifier+0x38>
 80111fc:	4b0c      	ldr	r3, [pc, #48]	; (8011230 <txMakeMessageSessionSpecifier+0x60>)
 80111fe:	4a0a      	ldr	r2, [pc, #40]	; (8011228 <txMakeMessageSessionSpecifier+0x58>)
 8011200:	21ad      	movs	r1, #173	; 0xad
 8011202:	480a      	ldr	r0, [pc, #40]	; (801122c <txMakeMessageSessionSpecifier+0x5c>)
 8011204:	f001 ff12 	bl	801302c <__assert_func>
 8011208:	88fb      	ldrh	r3, [r7, #6]
 801120a:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 801120e:	b29b      	uxth	r3, r3
 8011210:	60fb      	str	r3, [r7, #12]
 8011212:	797a      	ldrb	r2, [r7, #5]
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	021b      	lsls	r3, r3, #8
 8011218:	4313      	orrs	r3, r2
 801121a:	4618      	mov	r0, r3
 801121c:	3710      	adds	r7, #16
 801121e:	46bd      	mov	sp, r7
 8011220:	bd80      	pop	{r7, pc}
 8011222:	bf00      	nop
 8011224:	08017a58 	.word	0x08017a58
 8011228:	080187b8 	.word	0x080187b8
 801122c:	08017a28 	.word	0x08017a28
 8011230:	08017a6c 	.word	0x08017a6c

08011234 <txMakeServiceSessionSpecifier>:
 8011234:	b590      	push	{r4, r7, lr}
 8011236:	b083      	sub	sp, #12
 8011238:	af00      	add	r7, sp, #0
 801123a:	4604      	mov	r4, r0
 801123c:	4608      	mov	r0, r1
 801123e:	4611      	mov	r1, r2
 8011240:	461a      	mov	r2, r3
 8011242:	4623      	mov	r3, r4
 8011244:	80fb      	strh	r3, [r7, #6]
 8011246:	4603      	mov	r3, r0
 8011248:	717b      	strb	r3, [r7, #5]
 801124a:	460b      	mov	r3, r1
 801124c:	713b      	strb	r3, [r7, #4]
 801124e:	4613      	mov	r3, r2
 8011250:	70fb      	strb	r3, [r7, #3]
 8011252:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8011256:	2b00      	cmp	r3, #0
 8011258:	da05      	bge.n	8011266 <txMakeServiceSessionSpecifier+0x32>
 801125a:	4b17      	ldr	r3, [pc, #92]	; (80112b8 <txMakeServiceSessionSpecifier+0x84>)
 801125c:	4a17      	ldr	r2, [pc, #92]	; (80112bc <txMakeServiceSessionSpecifier+0x88>)
 801125e:	21b7      	movs	r1, #183	; 0xb7
 8011260:	4817      	ldr	r0, [pc, #92]	; (80112c0 <txMakeServiceSessionSpecifier+0x8c>)
 8011262:	f001 fee3 	bl	801302c <__assert_func>
 8011266:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801126a:	2b00      	cmp	r3, #0
 801126c:	da05      	bge.n	801127a <txMakeServiceSessionSpecifier+0x46>
 801126e:	4b15      	ldr	r3, [pc, #84]	; (80112c4 <txMakeServiceSessionSpecifier+0x90>)
 8011270:	4a12      	ldr	r2, [pc, #72]	; (80112bc <txMakeServiceSessionSpecifier+0x88>)
 8011272:	21b8      	movs	r1, #184	; 0xb8
 8011274:	4812      	ldr	r0, [pc, #72]	; (80112c0 <txMakeServiceSessionSpecifier+0x8c>)
 8011276:	f001 fed9 	bl	801302c <__assert_func>
 801127a:	88fb      	ldrh	r3, [r7, #6]
 801127c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011280:	d305      	bcc.n	801128e <txMakeServiceSessionSpecifier+0x5a>
 8011282:	4b11      	ldr	r3, [pc, #68]	; (80112c8 <txMakeServiceSessionSpecifier+0x94>)
 8011284:	4a0d      	ldr	r2, [pc, #52]	; (80112bc <txMakeServiceSessionSpecifier+0x88>)
 8011286:	21b9      	movs	r1, #185	; 0xb9
 8011288:	480d      	ldr	r0, [pc, #52]	; (80112c0 <txMakeServiceSessionSpecifier+0x8c>)
 801128a:	f001 fecf 	bl	801302c <__assert_func>
 801128e:	793a      	ldrb	r2, [r7, #4]
 8011290:	78fb      	ldrb	r3, [r7, #3]
 8011292:	01db      	lsls	r3, r3, #7
 8011294:	431a      	orrs	r2, r3
 8011296:	88fb      	ldrh	r3, [r7, #6]
 8011298:	039b      	lsls	r3, r3, #14
 801129a:	4313      	orrs	r3, r2
 801129c:	797a      	ldrb	r2, [r7, #5]
 801129e:	2a00      	cmp	r2, #0
 80112a0:	d002      	beq.n	80112a8 <txMakeServiceSessionSpecifier+0x74>
 80112a2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80112a6:	e000      	b.n	80112aa <txMakeServiceSessionSpecifier+0x76>
 80112a8:	2200      	movs	r2, #0
 80112aa:	4313      	orrs	r3, r2
 80112ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80112b0:	4618      	mov	r0, r3
 80112b2:	370c      	adds	r7, #12
 80112b4:	46bd      	mov	sp, r7
 80112b6:	bd90      	pop	{r4, r7, pc}
 80112b8:	08017a58 	.word	0x08017a58
 80112bc:	080187d8 	.word	0x080187d8
 80112c0:	08017a28 	.word	0x08017a28
 80112c4:	08017a80 	.word	0x08017a80
 80112c8:	08017a94 	.word	0x08017a94

080112cc <adjustPresentationLayerMTU>:
 80112cc:	b480      	push	{r7}
 80112ce:	b085      	sub	sp, #20
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
 80112d4:	2340      	movs	r3, #64	; 0x40
 80112d6:	60bb      	str	r3, [r7, #8]
 80112d8:	2300      	movs	r3, #0
 80112da:	60fb      	str	r3, [r7, #12]
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	2b07      	cmp	r3, #7
 80112e0:	d802      	bhi.n	80112e8 <adjustPresentationLayerMTU+0x1c>
 80112e2:	2308      	movs	r3, #8
 80112e4:	60fb      	str	r3, [r7, #12]
 80112e6:	e014      	b.n	8011312 <adjustPresentationLayerMTU+0x46>
 80112e8:	687a      	ldr	r2, [r7, #4]
 80112ea:	68bb      	ldr	r3, [r7, #8]
 80112ec:	429a      	cmp	r2, r3
 80112ee:	d808      	bhi.n	8011302 <adjustPresentationLayerMTU+0x36>
 80112f0:	4a0c      	ldr	r2, [pc, #48]	; (8011324 <adjustPresentationLayerMTU+0x58>)
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	4413      	add	r3, r2
 80112f6:	781b      	ldrb	r3, [r3, #0]
 80112f8:	461a      	mov	r2, r3
 80112fa:	4b0b      	ldr	r3, [pc, #44]	; (8011328 <adjustPresentationLayerMTU+0x5c>)
 80112fc:	5c9b      	ldrb	r3, [r3, r2]
 80112fe:	60fb      	str	r3, [r7, #12]
 8011300:	e007      	b.n	8011312 <adjustPresentationLayerMTU+0x46>
 8011302:	4a08      	ldr	r2, [pc, #32]	; (8011324 <adjustPresentationLayerMTU+0x58>)
 8011304:	68bb      	ldr	r3, [r7, #8]
 8011306:	4413      	add	r3, r2
 8011308:	781b      	ldrb	r3, [r3, #0]
 801130a:	461a      	mov	r2, r3
 801130c:	4b06      	ldr	r3, [pc, #24]	; (8011328 <adjustPresentationLayerMTU+0x5c>)
 801130e:	5c9b      	ldrb	r3, [r3, r2]
 8011310:	60fb      	str	r3, [r7, #12]
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	3b01      	subs	r3, #1
 8011316:	4618      	mov	r0, r3
 8011318:	3714      	adds	r7, #20
 801131a:	46bd      	mov	sp, r7
 801131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011320:	4770      	bx	lr
 8011322:	bf00      	nop
 8011324:	08018744 	.word	0x08018744
 8011328:	08018734 	.word	0x08018734

0801132c <txMakeCANID>:
 801132c:	b580      	push	{r7, lr}
 801132e:	b08a      	sub	sp, #40	; 0x28
 8011330:	af00      	add	r7, sp, #0
 8011332:	60f8      	str	r0, [r7, #12]
 8011334:	60b9      	str	r1, [r7, #8]
 8011336:	607a      	str	r2, [r7, #4]
 8011338:	70fb      	strb	r3, [r7, #3]
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d105      	bne.n	801134c <txMakeCANID+0x20>
 8011340:	4b60      	ldr	r3, [pc, #384]	; (80114c4 <txMakeCANID+0x198>)
 8011342:	4a61      	ldr	r2, [pc, #388]	; (80114c8 <txMakeCANID+0x19c>)
 8011344:	21d9      	movs	r1, #217	; 0xd9
 8011346:	4861      	ldr	r0, [pc, #388]	; (80114cc <txMakeCANID+0x1a0>)
 8011348:	f001 fe70 	bl	801302c <__assert_func>
 801134c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801134e:	2b00      	cmp	r3, #0
 8011350:	d105      	bne.n	801135e <txMakeCANID+0x32>
 8011352:	4b5f      	ldr	r3, [pc, #380]	; (80114d0 <txMakeCANID+0x1a4>)
 8011354:	4a5c      	ldr	r2, [pc, #368]	; (80114c8 <txMakeCANID+0x19c>)
 8011356:	21da      	movs	r1, #218	; 0xda
 8011358:	485c      	ldr	r0, [pc, #368]	; (80114cc <txMakeCANID+0x1a0>)
 801135a:	f001 fe67 	bl	801302c <__assert_func>
 801135e:	f06f 0301 	mvn.w	r3, #1
 8011362:	627b      	str	r3, [r7, #36]	; 0x24
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	785b      	ldrb	r3, [r3, #1]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d157      	bne.n	801141c <txMakeCANID+0xf0>
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	791b      	ldrb	r3, [r3, #4]
 8011370:	2bff      	cmp	r3, #255	; 0xff
 8011372:	d153      	bne.n	801141c <txMakeCANID+0xf0>
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	885b      	ldrh	r3, [r3, #2]
 8011378:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801137c:	d24e      	bcs.n	801141c <txMakeCANID+0xf0>
 801137e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011382:	2b00      	cmp	r3, #0
 8011384:	db11      	blt.n	80113aa <txMakeCANID+0x7e>
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	885b      	ldrh	r3, [r3, #2]
 801138a:	78fa      	ldrb	r2, [r7, #3]
 801138c:	4611      	mov	r1, r2
 801138e:	4618      	mov	r0, r3
 8011390:	f7ff ff1e 	bl	80111d0 <txMakeMessageSessionSpecifier>
 8011394:	4603      	mov	r3, r0
 8011396:	627b      	str	r3, [r7, #36]	; 0x24
 8011398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801139a:	2b00      	cmp	r3, #0
 801139c:	da75      	bge.n	801148a <txMakeCANID+0x15e>
 801139e:	4b4d      	ldr	r3, [pc, #308]	; (80114d4 <txMakeCANID+0x1a8>)
 80113a0:	4a49      	ldr	r2, [pc, #292]	; (80114c8 <txMakeCANID+0x19c>)
 80113a2:	21e2      	movs	r1, #226	; 0xe2
 80113a4:	4849      	ldr	r0, [pc, #292]	; (80114cc <txMakeCANID+0x1a0>)
 80113a6:	f001 fe41 	bl	801302c <__assert_func>
 80113aa:	68ba      	ldr	r2, [r7, #8]
 80113ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113ae:	429a      	cmp	r2, r3
 80113b0:	d830      	bhi.n	8011414 <txMakeCANID+0xe8>
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d108      	bne.n	80113ca <txMakeCANID+0x9e>
 80113b8:	68bb      	ldr	r3, [r7, #8]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d005      	beq.n	80113ca <txMakeCANID+0x9e>
 80113be:	4b46      	ldr	r3, [pc, #280]	; (80114d8 <txMakeCANID+0x1ac>)
 80113c0:	4a41      	ldr	r2, [pc, #260]	; (80114c8 <txMakeCANID+0x19c>)
 80113c2:	21e6      	movs	r1, #230	; 0xe6
 80113c4:	4841      	ldr	r0, [pc, #260]	; (80114cc <txMakeCANID+0x1a0>)
 80113c6:	f001 fe31 	bl	801302c <__assert_func>
 80113ca:	687a      	ldr	r2, [r7, #4]
 80113cc:	68b9      	ldr	r1, [r7, #8]
 80113ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80113d2:	f7ff fec5 	bl	8011160 <crcAdd>
 80113d6:	4603      	mov	r3, r0
 80113d8:	b2db      	uxtb	r3, r3
 80113da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80113de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	885b      	ldrh	r3, [r3, #2]
 80113e6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80113ea:	4611      	mov	r1, r2
 80113ec:	4618      	mov	r0, r3
 80113ee:	f7ff feef 	bl	80111d0 <txMakeMessageSessionSpecifier>
 80113f2:	4603      	mov	r3, r0
 80113f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80113f8:	61fb      	str	r3, [r7, #28]
 80113fa:	69fb      	ldr	r3, [r7, #28]
 80113fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011400:	d305      	bcc.n	801140e <txMakeCANID+0xe2>
 8011402:	4b36      	ldr	r3, [pc, #216]	; (80114dc <txMakeCANID+0x1b0>)
 8011404:	4a30      	ldr	r2, [pc, #192]	; (80114c8 <txMakeCANID+0x19c>)
 8011406:	21e9      	movs	r1, #233	; 0xe9
 8011408:	4830      	ldr	r0, [pc, #192]	; (80114cc <txMakeCANID+0x1a0>)
 801140a:	f001 fe0f 	bl	801302c <__assert_func>
 801140e:	69fb      	ldr	r3, [r7, #28]
 8011410:	627b      	str	r3, [r7, #36]	; 0x24
 8011412:	e03a      	b.n	801148a <txMakeCANID+0x15e>
 8011414:	f06f 0301 	mvn.w	r3, #1
 8011418:	627b      	str	r3, [r7, #36]	; 0x24
 801141a:	e036      	b.n	801148a <txMakeCANID+0x15e>
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	785b      	ldrb	r3, [r3, #1]
 8011420:	2b02      	cmp	r3, #2
 8011422:	d003      	beq.n	801142c <txMakeCANID+0x100>
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	785b      	ldrb	r3, [r3, #1]
 8011428:	2b01      	cmp	r3, #1
 801142a:	d12a      	bne.n	8011482 <txMakeCANID+0x156>
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	791b      	ldrb	r3, [r3, #4]
 8011430:	b25b      	sxtb	r3, r3
 8011432:	2b00      	cmp	r3, #0
 8011434:	db25      	blt.n	8011482 <txMakeCANID+0x156>
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	885b      	ldrh	r3, [r3, #2]
 801143a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801143e:	d220      	bcs.n	8011482 <txMakeCANID+0x156>
 8011440:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011444:	2b00      	cmp	r3, #0
 8011446:	db18      	blt.n	801147a <txMakeCANID+0x14e>
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	8858      	ldrh	r0, [r3, #2]
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	785b      	ldrb	r3, [r3, #1]
 8011450:	2b02      	cmp	r3, #2
 8011452:	bf0c      	ite	eq
 8011454:	2301      	moveq	r3, #1
 8011456:	2300      	movne	r3, #0
 8011458:	b2d9      	uxtb	r1, r3
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	791b      	ldrb	r3, [r3, #4]
 801145e:	78fa      	ldrb	r2, [r7, #3]
 8011460:	f7ff fee8 	bl	8011234 <txMakeServiceSessionSpecifier>
 8011464:	4603      	mov	r3, r0
 8011466:	627b      	str	r3, [r7, #36]	; 0x24
 8011468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801146a:	2b00      	cmp	r3, #0
 801146c:	da0f      	bge.n	801148e <txMakeCANID+0x162>
 801146e:	4b19      	ldr	r3, [pc, #100]	; (80114d4 <txMakeCANID+0x1a8>)
 8011470:	4a15      	ldr	r2, [pc, #84]	; (80114c8 <txMakeCANID+0x19c>)
 8011472:	21fa      	movs	r1, #250	; 0xfa
 8011474:	4815      	ldr	r0, [pc, #84]	; (80114cc <txMakeCANID+0x1a0>)
 8011476:	f001 fdd9 	bl	801302c <__assert_func>
 801147a:	f06f 0301 	mvn.w	r3, #1
 801147e:	627b      	str	r3, [r7, #36]	; 0x24
 8011480:	e005      	b.n	801148e <txMakeCANID+0x162>
 8011482:	f06f 0301 	mvn.w	r3, #1
 8011486:	627b      	str	r3, [r7, #36]	; 0x24
 8011488:	e002      	b.n	8011490 <txMakeCANID+0x164>
 801148a:	bf00      	nop
 801148c:	e000      	b.n	8011490 <txMakeCANID+0x164>
 801148e:	bf00      	nop
 8011490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011492:	2b00      	cmp	r3, #0
 8011494:	db10      	blt.n	80114b8 <txMakeCANID+0x18c>
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	781b      	ldrb	r3, [r3, #0]
 801149a:	61bb      	str	r3, [r7, #24]
 801149c:	69bb      	ldr	r3, [r7, #24]
 801149e:	2b07      	cmp	r3, #7
 80114a0:	d807      	bhi.n	80114b2 <txMakeCANID+0x186>
 80114a2:	69bb      	ldr	r3, [r7, #24]
 80114a4:	069a      	lsls	r2, r3, #26
 80114a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114a8:	4313      	orrs	r3, r2
 80114aa:	617b      	str	r3, [r7, #20]
 80114ac:	697b      	ldr	r3, [r7, #20]
 80114ae:	627b      	str	r3, [r7, #36]	; 0x24
 80114b0:	e002      	b.n	80114b8 <txMakeCANID+0x18c>
 80114b2:	f06f 0301 	mvn.w	r3, #1
 80114b6:	627b      	str	r3, [r7, #36]	; 0x24
 80114b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ba:	4618      	mov	r0, r3
 80114bc:	3728      	adds	r7, #40	; 0x28
 80114be:	46bd      	mov	sp, r7
 80114c0:	bd80      	pop	{r7, pc}
 80114c2:	bf00      	nop
 80114c4:	08017aa8 	.word	0x08017aa8
 80114c8:	080187a4 	.word	0x080187a4
 80114cc:	08017a28 	.word	0x08017a28
 80114d0:	08017abc 	.word	0x08017abc
 80114d4:	08017ad8 	.word	0x08017ad8
 80114d8:	08017ae4 	.word	0x08017ae4
 80114dc:	08017b18 	.word	0x08017b18

080114e0 <txMakeTailByte>:
 80114e0:	b590      	push	{r4, r7, lr}
 80114e2:	b083      	sub	sp, #12
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	4604      	mov	r4, r0
 80114e8:	4608      	mov	r0, r1
 80114ea:	4611      	mov	r1, r2
 80114ec:	461a      	mov	r2, r3
 80114ee:	4623      	mov	r3, r4
 80114f0:	71fb      	strb	r3, [r7, #7]
 80114f2:	4603      	mov	r3, r0
 80114f4:	71bb      	strb	r3, [r7, #6]
 80114f6:	460b      	mov	r3, r1
 80114f8:	717b      	strb	r3, [r7, #5]
 80114fa:	4613      	mov	r3, r2
 80114fc:	713b      	strb	r3, [r7, #4]
 80114fe:	79fb      	ldrb	r3, [r7, #7]
 8011500:	2b00      	cmp	r3, #0
 8011502:	d009      	beq.n	8011518 <txMakeTailByte+0x38>
 8011504:	797b      	ldrb	r3, [r7, #5]
 8011506:	2b01      	cmp	r3, #1
 8011508:	d006      	beq.n	8011518 <txMakeTailByte+0x38>
 801150a:	4b13      	ldr	r3, [pc, #76]	; (8011558 <txMakeTailByte+0x78>)
 801150c:	4a13      	ldr	r2, [pc, #76]	; (801155c <txMakeTailByte+0x7c>)
 801150e:	f240 111b 	movw	r1, #283	; 0x11b
 8011512:	4813      	ldr	r0, [pc, #76]	; (8011560 <txMakeTailByte+0x80>)
 8011514:	f001 fd8a 	bl	801302c <__assert_func>
 8011518:	79fb      	ldrb	r3, [r7, #7]
 801151a:	2b00      	cmp	r3, #0
 801151c:	d001      	beq.n	8011522 <txMakeTailByte+0x42>
 801151e:	2280      	movs	r2, #128	; 0x80
 8011520:	e000      	b.n	8011524 <txMakeTailByte+0x44>
 8011522:	2200      	movs	r2, #0
 8011524:	79bb      	ldrb	r3, [r7, #6]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d001      	beq.n	801152e <txMakeTailByte+0x4e>
 801152a:	2340      	movs	r3, #64	; 0x40
 801152c:	e000      	b.n	8011530 <txMakeTailByte+0x50>
 801152e:	2300      	movs	r3, #0
 8011530:	4313      	orrs	r3, r2
 8011532:	b2db      	uxtb	r3, r3
 8011534:	797a      	ldrb	r2, [r7, #5]
 8011536:	2a00      	cmp	r2, #0
 8011538:	d001      	beq.n	801153e <txMakeTailByte+0x5e>
 801153a:	2220      	movs	r2, #32
 801153c:	e000      	b.n	8011540 <txMakeTailByte+0x60>
 801153e:	2200      	movs	r2, #0
 8011540:	4313      	orrs	r3, r2
 8011542:	b2da      	uxtb	r2, r3
 8011544:	793b      	ldrb	r3, [r7, #4]
 8011546:	f003 031f 	and.w	r3, r3, #31
 801154a:	b2db      	uxtb	r3, r3
 801154c:	4313      	orrs	r3, r2
 801154e:	b2db      	uxtb	r3, r3
 8011550:	4618      	mov	r0, r3
 8011552:	370c      	adds	r7, #12
 8011554:	46bd      	mov	sp, r7
 8011556:	bd90      	pop	{r4, r7, pc}
 8011558:	08017b34 	.word	0x08017b34
 801155c:	0801884c 	.word	0x0801884c
 8011560:	08017a28 	.word	0x08017a28

08011564 <txRoundFramePayloadSizeUp>:
 8011564:	b580      	push	{r7, lr}
 8011566:	b084      	sub	sp, #16
 8011568:	af00      	add	r7, sp, #0
 801156a:	6078      	str	r0, [r7, #4]
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	2b40      	cmp	r3, #64	; 0x40
 8011570:	d906      	bls.n	8011580 <txRoundFramePayloadSizeUp+0x1c>
 8011572:	4b0f      	ldr	r3, [pc, #60]	; (80115b0 <txRoundFramePayloadSizeUp+0x4c>)
 8011574:	4a0f      	ldr	r2, [pc, #60]	; (80115b4 <txRoundFramePayloadSizeUp+0x50>)
 8011576:	f44f 7192 	mov.w	r1, #292	; 0x124
 801157a:	480f      	ldr	r0, [pc, #60]	; (80115b8 <txRoundFramePayloadSizeUp+0x54>)
 801157c:	f001 fd56 	bl	801302c <__assert_func>
 8011580:	4a0e      	ldr	r2, [pc, #56]	; (80115bc <txRoundFramePayloadSizeUp+0x58>)
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	4413      	add	r3, r2
 8011586:	781b      	ldrb	r3, [r3, #0]
 8011588:	60fb      	str	r3, [r7, #12]
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	2b0f      	cmp	r3, #15
 801158e:	d906      	bls.n	801159e <txRoundFramePayloadSizeUp+0x3a>
 8011590:	4b0b      	ldr	r3, [pc, #44]	; (80115c0 <txRoundFramePayloadSizeUp+0x5c>)
 8011592:	4a08      	ldr	r2, [pc, #32]	; (80115b4 <txRoundFramePayloadSizeUp+0x50>)
 8011594:	f240 1127 	movw	r1, #295	; 0x127
 8011598:	4807      	ldr	r0, [pc, #28]	; (80115b8 <txRoundFramePayloadSizeUp+0x54>)
 801159a:	f001 fd47 	bl	801302c <__assert_func>
 801159e:	4a09      	ldr	r2, [pc, #36]	; (80115c4 <txRoundFramePayloadSizeUp+0x60>)
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	4413      	add	r3, r2
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	4618      	mov	r0, r3
 80115a8:	3710      	adds	r7, #16
 80115aa:	46bd      	mov	sp, r7
 80115ac:	bd80      	pop	{r7, pc}
 80115ae:	bf00      	nop
 80115b0:	08017b5c 	.word	0x08017b5c
 80115b4:	0801881c 	.word	0x0801881c
 80115b8:	08017a28 	.word	0x08017a28
 80115bc:	08018744 	.word	0x08018744
 80115c0:	08017ba4 	.word	0x08017ba4
 80115c4:	08018734 	.word	0x08018734

080115c8 <txAllocateQueueItem>:
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b086      	sub	sp, #24
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	60f8      	str	r0, [r7, #12]
 80115d0:	60b9      	str	r1, [r7, #8]
 80115d2:	e9c7 2300 	strd	r2, r3, [r7]
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d106      	bne.n	80115ea <txAllocateQueueItem+0x22>
 80115dc:	4b1f      	ldr	r3, [pc, #124]	; (801165c <txAllocateQueueItem+0x94>)
 80115de:	4a20      	ldr	r2, [pc, #128]	; (8011660 <txAllocateQueueItem+0x98>)
 80115e0:	f240 1131 	movw	r1, #305	; 0x131
 80115e4:	481f      	ldr	r0, [pc, #124]	; (8011664 <txAllocateQueueItem+0x9c>)
 80115e6:	f001 fd21 	bl	801302c <__assert_func>
 80115ea:	6a3b      	ldr	r3, [r7, #32]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d106      	bne.n	80115fe <txAllocateQueueItem+0x36>
 80115f0:	4b1d      	ldr	r3, [pc, #116]	; (8011668 <txAllocateQueueItem+0xa0>)
 80115f2:	4a1b      	ldr	r2, [pc, #108]	; (8011660 <txAllocateQueueItem+0x98>)
 80115f4:	f44f 7199 	mov.w	r1, #306	; 0x132
 80115f8:	481a      	ldr	r0, [pc, #104]	; (8011664 <txAllocateQueueItem+0x9c>)
 80115fa:	f001 fd17 	bl	801302c <__assert_func>
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	689b      	ldr	r3, [r3, #8]
 8011602:	6a3a      	ldr	r2, [r7, #32]
 8011604:	3230      	adds	r2, #48	; 0x30
 8011606:	4611      	mov	r1, r2
 8011608:	68f8      	ldr	r0, [r7, #12]
 801160a:	4798      	blx	r3
 801160c:	6178      	str	r0, [r7, #20]
 801160e:	697b      	ldr	r3, [r7, #20]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d01e      	beq.n	8011652 <txAllocateQueueItem+0x8a>
 8011614:	697b      	ldr	r3, [r7, #20]
 8011616:	2200      	movs	r2, #0
 8011618:	601a      	str	r2, [r3, #0]
 801161a:	697b      	ldr	r3, [r7, #20]
 801161c:	2200      	movs	r2, #0
 801161e:	605a      	str	r2, [r3, #4]
 8011620:	697b      	ldr	r3, [r7, #20]
 8011622:	2200      	movs	r2, #0
 8011624:	609a      	str	r2, [r3, #8]
 8011626:	697b      	ldr	r3, [r7, #20]
 8011628:	2200      	movs	r2, #0
 801162a:	731a      	strb	r2, [r3, #12]
 801162c:	697b      	ldr	r3, [r7, #20]
 801162e:	2200      	movs	r2, #0
 8011630:	611a      	str	r2, [r3, #16]
 8011632:	6979      	ldr	r1, [r7, #20]
 8011634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011638:	e9c1 2306 	strd	r2, r3, [r1, #24]
 801163c:	697b      	ldr	r3, [r7, #20]
 801163e:	6a3a      	ldr	r2, [r7, #32]
 8011640:	625a      	str	r2, [r3, #36]	; 0x24
 8011642:	697b      	ldr	r3, [r7, #20]
 8011644:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011648:	697b      	ldr	r3, [r7, #20]
 801164a:	629a      	str	r2, [r3, #40]	; 0x28
 801164c:	697b      	ldr	r3, [r7, #20]
 801164e:	68ba      	ldr	r2, [r7, #8]
 8011650:	621a      	str	r2, [r3, #32]
 8011652:	697b      	ldr	r3, [r7, #20]
 8011654:	4618      	mov	r0, r3
 8011656:	3718      	adds	r7, #24
 8011658:	46bd      	mov	sp, r7
 801165a:	bd80      	pop	{r7, pc}
 801165c:	08017bec 	.word	0x08017bec
 8011660:	08018838 	.word	0x08018838
 8011664:	08017a28 	.word	0x08017a28
 8011668:	08017c00 	.word	0x08017c00

0801166c <txAVLPredicate>:
 801166c:	b580      	push	{r7, lr}
 801166e:	b084      	sub	sp, #16
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
 8011674:	6039      	str	r1, [r7, #0]
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	60fb      	str	r3, [r7, #12]
 801167a:	683b      	ldr	r3, [r7, #0]
 801167c:	60bb      	str	r3, [r7, #8]
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	2b00      	cmp	r3, #0
 8011682:	d002      	beq.n	801168a <txAVLPredicate+0x1e>
 8011684:	68bb      	ldr	r3, [r7, #8]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d106      	bne.n	8011698 <txAVLPredicate+0x2c>
 801168a:	4b0a      	ldr	r3, [pc, #40]	; (80116b4 <txAVLPredicate+0x48>)
 801168c:	4a0a      	ldr	r2, [pc, #40]	; (80116b8 <txAVLPredicate+0x4c>)
 801168e:	f240 114d 	movw	r1, #333	; 0x14d
 8011692:	480a      	ldr	r0, [pc, #40]	; (80116bc <txAVLPredicate+0x50>)
 8011694:	f001 fcca 	bl	801302c <__assert_func>
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	6a1a      	ldr	r2, [r3, #32]
 801169c:	68bb      	ldr	r3, [r7, #8]
 801169e:	6a1b      	ldr	r3, [r3, #32]
 80116a0:	429a      	cmp	r2, r3
 80116a2:	d301      	bcc.n	80116a8 <txAVLPredicate+0x3c>
 80116a4:	2301      	movs	r3, #1
 80116a6:	e001      	b.n	80116ac <txAVLPredicate+0x40>
 80116a8:	f04f 33ff 	mov.w	r3, #4294967295
 80116ac:	4618      	mov	r0, r3
 80116ae:	3710      	adds	r7, #16
 80116b0:	46bd      	mov	sp, r7
 80116b2:	bd80      	pop	{r7, pc}
 80116b4:	08017c14 	.word	0x08017c14
 80116b8:	0801880c 	.word	0x0801880c
 80116bc:	08017a28 	.word	0x08017a28

080116c0 <txPushSingleFrame>:
 80116c0:	b590      	push	{r4, r7, lr}
 80116c2:	b08d      	sub	sp, #52	; 0x34
 80116c4:	af02      	add	r7, sp, #8
 80116c6:	60f8      	str	r0, [r7, #12]
 80116c8:	60b9      	str	r1, [r7, #8]
 80116ca:	e9c7 2300 	strd	r2, r3, [r7]
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d106      	bne.n	80116e2 <txPushSingleFrame+0x22>
 80116d4:	4b5c      	ldr	r3, [pc, #368]	; (8011848 <txPushSingleFrame+0x188>)
 80116d6:	4a5d      	ldr	r2, [pc, #372]	; (801184c <txPushSingleFrame+0x18c>)
 80116d8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 80116dc:	485c      	ldr	r0, [pc, #368]	; (8011850 <txPushSingleFrame+0x190>)
 80116de:	f001 fca5 	bl	801302c <__assert_func>
 80116e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d109      	bne.n	80116fc <txPushSingleFrame+0x3c>
 80116e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	d006      	beq.n	80116fc <txPushSingleFrame+0x3c>
 80116ee:	4b59      	ldr	r3, [pc, #356]	; (8011854 <txPushSingleFrame+0x194>)
 80116f0:	4a56      	ldr	r2, [pc, #344]	; (801184c <txPushSingleFrame+0x18c>)
 80116f2:	f240 115b 	movw	r1, #347	; 0x15b
 80116f6:	4856      	ldr	r0, [pc, #344]	; (8011850 <txPushSingleFrame+0x190>)
 80116f8:	f001 fc98 	bl	801302c <__assert_func>
 80116fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116fe:	3301      	adds	r3, #1
 8011700:	4618      	mov	r0, r3
 8011702:	f7ff ff2f 	bl	8011564 <txRoundFramePayloadSizeUp>
 8011706:	6238      	str	r0, [r7, #32]
 8011708:	6a3a      	ldr	r2, [r7, #32]
 801170a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801170c:	429a      	cmp	r2, r3
 801170e:	d806      	bhi.n	801171e <txPushSingleFrame+0x5e>
 8011710:	4b51      	ldr	r3, [pc, #324]	; (8011858 <txPushSingleFrame+0x198>)
 8011712:	4a4e      	ldr	r2, [pc, #312]	; (801184c <txPushSingleFrame+0x18c>)
 8011714:	f240 115d 	movw	r1, #349	; 0x15d
 8011718:	484d      	ldr	r0, [pc, #308]	; (8011850 <txPushSingleFrame+0x190>)
 801171a:	f001 fc87 	bl	801302c <__assert_func>
 801171e:	6a3a      	ldr	r2, [r7, #32]
 8011720:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011722:	1ad3      	subs	r3, r2, r3
 8011724:	3b01      	subs	r3, #1
 8011726:	61fb      	str	r3, [r7, #28]
 8011728:	69fa      	ldr	r2, [r7, #28]
 801172a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801172c:	4413      	add	r3, r2
 801172e:	3301      	adds	r3, #1
 8011730:	6a3a      	ldr	r2, [r7, #32]
 8011732:	429a      	cmp	r2, r3
 8011734:	d006      	beq.n	8011744 <txPushSingleFrame+0x84>
 8011736:	4b49      	ldr	r3, [pc, #292]	; (801185c <txPushSingleFrame+0x19c>)
 8011738:	4a44      	ldr	r2, [pc, #272]	; (801184c <txPushSingleFrame+0x18c>)
 801173a:	f240 115f 	movw	r1, #351	; 0x15f
 801173e:	4844      	ldr	r0, [pc, #272]	; (8011850 <txPushSingleFrame+0x190>)
 8011740:	f001 fc74 	bl	801302c <__assert_func>
 8011744:	2300      	movs	r3, #0
 8011746:	627b      	str	r3, [r7, #36]	; 0x24
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	689a      	ldr	r2, [r3, #8]
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	429a      	cmp	r2, r3
 8011752:	d209      	bcs.n	8011768 <txPushSingleFrame+0xa8>
 8011754:	6a3b      	ldr	r3, [r7, #32]
 8011756:	9300      	str	r3, [sp, #0]
 8011758:	e9d7 2300 	ldrd	r2, r3, [r7]
 801175c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801175e:	68b8      	ldr	r0, [r7, #8]
 8011760:	f7ff ff32 	bl	80115c8 <txAllocateQueueItem>
 8011764:	4603      	mov	r3, r0
 8011766:	e000      	b.n	801176a <txPushSingleFrame+0xaa>
 8011768:	2300      	movs	r3, #0
 801176a:	61bb      	str	r3, [r7, #24]
 801176c:	69bb      	ldr	r3, [r7, #24]
 801176e:	2b00      	cmp	r3, #0
 8011770:	d054      	beq.n	801181c <txPushSingleFrame+0x15c>
 8011772:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011774:	2b00      	cmp	r3, #0
 8011776:	d010      	beq.n	801179a <txPushSingleFrame+0xda>
 8011778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801177a:	2b00      	cmp	r3, #0
 801177c:	d106      	bne.n	801178c <txPushSingleFrame+0xcc>
 801177e:	4b38      	ldr	r3, [pc, #224]	; (8011860 <txPushSingleFrame+0x1a0>)
 8011780:	4a32      	ldr	r2, [pc, #200]	; (801184c <txPushSingleFrame+0x18c>)
 8011782:	f240 1167 	movw	r1, #359	; 0x167
 8011786:	4832      	ldr	r0, [pc, #200]	; (8011850 <txPushSingleFrame+0x190>)
 8011788:	f001 fc50 	bl	801302c <__assert_func>
 801178c:	69bb      	ldr	r3, [r7, #24]
 801178e:	3330      	adds	r3, #48	; 0x30
 8011790:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011792:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011794:	4618      	mov	r0, r3
 8011796:	f002 fdf2 	bl	801437e <memcpy>
 801179a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801179c:	3330      	adds	r3, #48	; 0x30
 801179e:	69ba      	ldr	r2, [r7, #24]
 80117a0:	4413      	add	r3, r2
 80117a2:	69fa      	ldr	r2, [r7, #28]
 80117a4:	2100      	movs	r1, #0
 80117a6:	4618      	mov	r0, r3
 80117a8:	f002 fd03 	bl	80141b2 <memset>
 80117ac:	6a3b      	ldr	r3, [r7, #32]
 80117ae:	1e5c      	subs	r4, r3, #1
 80117b0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80117b4:	2201      	movs	r2, #1
 80117b6:	2101      	movs	r1, #1
 80117b8:	2001      	movs	r0, #1
 80117ba:	f7ff fe91 	bl	80114e0 <txMakeTailByte>
 80117be:	4603      	mov	r3, r0
 80117c0:	461a      	mov	r2, r3
 80117c2:	69bb      	ldr	r3, [r7, #24]
 80117c4:	4423      	add	r3, r4
 80117c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	f103 000c 	add.w	r0, r3, #12
 80117d0:	69b9      	ldr	r1, [r7, #24]
 80117d2:	4b24      	ldr	r3, [pc, #144]	; (8011864 <txPushSingleFrame+0x1a4>)
 80117d4:	4a24      	ldr	r2, [pc, #144]	; (8011868 <txPushSingleFrame+0x1a8>)
 80117d6:	f7ff fae7 	bl	8010da8 <cavlSearch>
 80117da:	6178      	str	r0, [r7, #20]
 80117dc:	69bb      	ldr	r3, [r7, #24]
 80117de:	697a      	ldr	r2, [r7, #20]
 80117e0:	429a      	cmp	r2, r3
 80117e2:	d006      	beq.n	80117f2 <txPushSingleFrame+0x132>
 80117e4:	4b21      	ldr	r3, [pc, #132]	; (801186c <txPushSingleFrame+0x1ac>)
 80117e6:	4a19      	ldr	r2, [pc, #100]	; (801184c <txPushSingleFrame+0x18c>)
 80117e8:	f240 1173 	movw	r1, #371	; 0x173
 80117ec:	4818      	ldr	r0, [pc, #96]	; (8011850 <txPushSingleFrame+0x190>)
 80117ee:	f001 fc1d 	bl	801302c <__assert_func>
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	689b      	ldr	r3, [r3, #8]
 80117f6:	1c5a      	adds	r2, r3, #1
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	609a      	str	r2, [r3, #8]
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	689a      	ldr	r2, [r3, #8]
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	429a      	cmp	r2, r3
 8011806:	d906      	bls.n	8011816 <txPushSingleFrame+0x156>
 8011808:	4b19      	ldr	r3, [pc, #100]	; (8011870 <txPushSingleFrame+0x1b0>)
 801180a:	4a10      	ldr	r2, [pc, #64]	; (801184c <txPushSingleFrame+0x18c>)
 801180c:	f240 1175 	movw	r1, #373	; 0x175
 8011810:	480f      	ldr	r0, [pc, #60]	; (8011850 <txPushSingleFrame+0x190>)
 8011812:	f001 fc0b 	bl	801302c <__assert_func>
 8011816:	2301      	movs	r3, #1
 8011818:	627b      	str	r3, [r7, #36]	; 0x24
 801181a:	e002      	b.n	8011822 <txPushSingleFrame+0x162>
 801181c:	f06f 0302 	mvn.w	r3, #2
 8011820:	627b      	str	r3, [r7, #36]	; 0x24
 8011822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011824:	2b00      	cmp	r3, #0
 8011826:	db09      	blt.n	801183c <txPushSingleFrame+0x17c>
 8011828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801182a:	2b01      	cmp	r3, #1
 801182c:	d006      	beq.n	801183c <txPushSingleFrame+0x17c>
 801182e:	4b11      	ldr	r3, [pc, #68]	; (8011874 <txPushSingleFrame+0x1b4>)
 8011830:	4a06      	ldr	r2, [pc, #24]	; (801184c <txPushSingleFrame+0x18c>)
 8011832:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8011836:	4806      	ldr	r0, [pc, #24]	; (8011850 <txPushSingleFrame+0x190>)
 8011838:	f001 fbf8 	bl	801302c <__assert_func>
 801183c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801183e:	4618      	mov	r0, r3
 8011840:	372c      	adds	r7, #44	; 0x2c
 8011842:	46bd      	mov	sp, r7
 8011844:	bd90      	pop	{r4, r7, pc}
 8011846:	bf00      	nop
 8011848:	08017bec 	.word	0x08017bec
 801184c:	080187f8 	.word	0x080187f8
 8011850:	08017a28 	.word	0x08017a28
 8011854:	08017c48 	.word	0x08017c48
 8011858:	08017c78 	.word	0x08017c78
 801185c:	08017c9c 	.word	0x08017c9c
 8011860:	08017cd8 	.word	0x08017cd8
 8011864:	08011109 	.word	0x08011109
 8011868:	0801166d 	.word	0x0801166d
 801186c:	08017cf0 	.word	0x08017cf0
 8011870:	08017d08 	.word	0x08017d08
 8011874:	08017d24 	.word	0x08017d24

08011878 <txGenerateMultiFrameChain>:
 8011878:	b590      	push	{r4, r7, lr}
 801187a:	b093      	sub	sp, #76	; 0x4c
 801187c:	af02      	add	r7, sp, #8
 801187e:	60f8      	str	r0, [r7, #12]
 8011880:	60b9      	str	r1, [r7, #8]
 8011882:	607a      	str	r2, [r7, #4]
 8011884:	68bb      	ldr	r3, [r7, #8]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d106      	bne.n	8011898 <txGenerateMultiFrameChain+0x20>
 801188a:	4b93      	ldr	r3, [pc, #588]	; (8011ad8 <txGenerateMultiFrameChain+0x260>)
 801188c:	4a93      	ldr	r2, [pc, #588]	; (8011adc <txGenerateMultiFrameChain+0x264>)
 801188e:	f240 1189 	movw	r1, #393	; 0x189
 8011892:	4893      	ldr	r0, [pc, #588]	; (8011ae0 <txGenerateMultiFrameChain+0x268>)
 8011894:	f001 fbca 	bl	801302c <__assert_func>
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d106      	bne.n	80118ac <txGenerateMultiFrameChain+0x34>
 801189e:	4b91      	ldr	r3, [pc, #580]	; (8011ae4 <txGenerateMultiFrameChain+0x26c>)
 80118a0:	4a8e      	ldr	r2, [pc, #568]	; (8011adc <txGenerateMultiFrameChain+0x264>)
 80118a2:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 80118a6:	488e      	ldr	r0, [pc, #568]	; (8011ae0 <txGenerateMultiFrameChain+0x268>)
 80118a8:	f001 fbc0 	bl	801302c <__assert_func>
 80118ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	429a      	cmp	r2, r3
 80118b2:	d806      	bhi.n	80118c2 <txGenerateMultiFrameChain+0x4a>
 80118b4:	4b8c      	ldr	r3, [pc, #560]	; (8011ae8 <txGenerateMultiFrameChain+0x270>)
 80118b6:	4a89      	ldr	r2, [pc, #548]	; (8011adc <txGenerateMultiFrameChain+0x264>)
 80118b8:	f240 118b 	movw	r1, #395	; 0x18b
 80118bc:	4888      	ldr	r0, [pc, #544]	; (8011ae0 <txGenerateMultiFrameChain+0x268>)
 80118be:	f001 fbb5 	bl	801302c <__assert_func>
 80118c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d106      	bne.n	80118d6 <txGenerateMultiFrameChain+0x5e>
 80118c8:	4b88      	ldr	r3, [pc, #544]	; (8011aec <txGenerateMultiFrameChain+0x274>)
 80118ca:	4a84      	ldr	r2, [pc, #528]	; (8011adc <txGenerateMultiFrameChain+0x264>)
 80118cc:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80118d0:	4883      	ldr	r0, [pc, #524]	; (8011ae0 <txGenerateMultiFrameChain+0x268>)
 80118d2:	f001 fbab 	bl	801302c <__assert_func>
 80118d6:	2300      	movs	r3, #0
 80118d8:	613b      	str	r3, [r7, #16]
 80118da:	2300      	movs	r3, #0
 80118dc:	617b      	str	r3, [r7, #20]
 80118de:	2300      	movs	r3, #0
 80118e0:	61bb      	str	r3, [r7, #24]
 80118e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80118e4:	3302      	adds	r3, #2
 80118e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80118e8:	2300      	movs	r3, #0
 80118ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80118ec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80118ee:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80118f0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80118f4:	f7ff fc34 	bl	8011160 <crcAdd>
 80118f8:	4603      	mov	r3, r0
 80118fa:	877b      	strh	r3, [r7, #58]	; 0x3a
 80118fc:	2301      	movs	r3, #1
 80118fe:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8011902:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011904:	637b      	str	r3, [r7, #52]	; 0x34
 8011906:	e0d4      	b.n	8011ab2 <txGenerateMultiFrameChain+0x23a>
 8011908:	69bb      	ldr	r3, [r7, #24]
 801190a:	3301      	adds	r3, #1
 801190c:	61bb      	str	r3, [r7, #24]
 801190e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011912:	1ad3      	subs	r3, r2, r3
 8011914:	687a      	ldr	r2, [r7, #4]
 8011916:	429a      	cmp	r2, r3
 8011918:	d908      	bls.n	801192c <txGenerateMultiFrameChain+0xb4>
 801191a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801191c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801191e:	1ad3      	subs	r3, r2, r3
 8011920:	3301      	adds	r3, #1
 8011922:	4618      	mov	r0, r3
 8011924:	f7ff fe1e 	bl	8011564 <txRoundFramePayloadSizeUp>
 8011928:	4603      	mov	r3, r0
 801192a:	e001      	b.n	8011930 <txGenerateMultiFrameChain+0xb8>
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	3301      	adds	r3, #1
 8011930:	627b      	str	r3, [r7, #36]	; 0x24
 8011932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011934:	9300      	str	r3, [sp, #0]
 8011936:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 801193a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801193c:	68b8      	ldr	r0, [r7, #8]
 801193e:	f7ff fe43 	bl	80115c8 <txAllocateQueueItem>
 8011942:	6238      	str	r0, [r7, #32]
 8011944:	693b      	ldr	r3, [r7, #16]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d102      	bne.n	8011950 <txGenerateMultiFrameChain+0xd8>
 801194a:	6a3b      	ldr	r3, [r7, #32]
 801194c:	613b      	str	r3, [r7, #16]
 801194e:	e002      	b.n	8011956 <txGenerateMultiFrameChain+0xde>
 8011950:	697b      	ldr	r3, [r7, #20]
 8011952:	6a3a      	ldr	r2, [r7, #32]
 8011954:	611a      	str	r2, [r3, #16]
 8011956:	6a3b      	ldr	r3, [r7, #32]
 8011958:	617b      	str	r3, [r7, #20]
 801195a:	697b      	ldr	r3, [r7, #20]
 801195c:	2b00      	cmp	r3, #0
 801195e:	f000 80ae 	beq.w	8011abe <txGenerateMultiFrameChain+0x246>
 8011962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011964:	3b01      	subs	r3, #1
 8011966:	61fb      	str	r3, [r7, #28]
 8011968:	2300      	movs	r3, #0
 801196a:	633b      	str	r3, [r7, #48]	; 0x30
 801196c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801196e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011970:	429a      	cmp	r2, r3
 8011972:	d21c      	bcs.n	80119ae <txGenerateMultiFrameChain+0x136>
 8011974:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011978:	1ad3      	subs	r3, r2, r3
 801197a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801197c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801197e:	69fb      	ldr	r3, [r7, #28]
 8011980:	429a      	cmp	r2, r3
 8011982:	d901      	bls.n	8011988 <txGenerateMultiFrameChain+0x110>
 8011984:	69fb      	ldr	r3, [r7, #28]
 8011986:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011988:	697b      	ldr	r3, [r7, #20]
 801198a:	3330      	adds	r3, #48	; 0x30
 801198c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801198e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011990:	4618      	mov	r0, r3
 8011992:	f002 fcf4 	bl	801437e <memcpy>
 8011996:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801199a:	4413      	add	r3, r2
 801199c:	633b      	str	r3, [r7, #48]	; 0x30
 801199e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80119a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119a2:	4413      	add	r3, r2
 80119a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80119a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80119a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119aa:	4413      	add	r3, r2
 80119ac:	637b      	str	r3, [r7, #52]	; 0x34
 80119ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80119b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80119b2:	429a      	cmp	r2, r3
 80119b4:	d343      	bcc.n	8011a3e <txGenerateMultiFrameChain+0x1c6>
 80119b6:	e00f      	b.n	80119d8 <txGenerateMultiFrameChain+0x160>
 80119b8:	697a      	ldr	r2, [r7, #20]
 80119ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119bc:	4413      	add	r3, r2
 80119be:	3330      	adds	r3, #48	; 0x30
 80119c0:	2200      	movs	r2, #0
 80119c2:	701a      	strb	r2, [r3, #0]
 80119c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119c6:	3301      	adds	r3, #1
 80119c8:	633b      	str	r3, [r7, #48]	; 0x30
 80119ca:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80119cc:	2100      	movs	r1, #0
 80119ce:	4618      	mov	r0, r3
 80119d0:	f7ff fba6 	bl	8011120 <crcAddByte>
 80119d4:	4603      	mov	r3, r0
 80119d6:	877b      	strh	r3, [r7, #58]	; 0x3a
 80119d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119da:	3302      	adds	r3, #2
 80119dc:	69fa      	ldr	r2, [r7, #28]
 80119de:	429a      	cmp	r2, r3
 80119e0:	d8ea      	bhi.n	80119b8 <txGenerateMultiFrameChain+0x140>
 80119e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80119e4:	69fb      	ldr	r3, [r7, #28]
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d213      	bcs.n	8011a12 <txGenerateMultiFrameChain+0x19a>
 80119ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80119ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80119ee:	429a      	cmp	r2, r3
 80119f0:	d10f      	bne.n	8011a12 <txGenerateMultiFrameChain+0x19a>
 80119f2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80119f4:	0a1b      	lsrs	r3, r3, #8
 80119f6:	b29b      	uxth	r3, r3
 80119f8:	697a      	ldr	r2, [r7, #20]
 80119fa:	b2d9      	uxtb	r1, r3
 80119fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119fe:	4413      	add	r3, r2
 8011a00:	3330      	adds	r3, #48	; 0x30
 8011a02:	460a      	mov	r2, r1
 8011a04:	701a      	strb	r2, [r3, #0]
 8011a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a08:	3301      	adds	r3, #1
 8011a0a:	633b      	str	r3, [r7, #48]	; 0x30
 8011a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a0e:	3301      	adds	r3, #1
 8011a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011a12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a14:	69fb      	ldr	r3, [r7, #28]
 8011a16:	429a      	cmp	r2, r3
 8011a18:	d211      	bcs.n	8011a3e <txGenerateMultiFrameChain+0x1c6>
 8011a1a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011a1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011a1e:	429a      	cmp	r2, r3
 8011a20:	d90d      	bls.n	8011a3e <txGenerateMultiFrameChain+0x1c6>
 8011a22:	697a      	ldr	r2, [r7, #20]
 8011a24:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011a26:	b2d9      	uxtb	r1, r3
 8011a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a2a:	4413      	add	r3, r2
 8011a2c:	3330      	adds	r3, #48	; 0x30
 8011a2e:	460a      	mov	r2, r1
 8011a30:	701a      	strb	r2, [r3, #0]
 8011a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a34:	3301      	adds	r3, #1
 8011a36:	633b      	str	r3, [r7, #48]	; 0x30
 8011a38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a3a:	3301      	adds	r3, #1
 8011a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a40:	1c5a      	adds	r2, r3, #1
 8011a42:	697b      	ldr	r3, [r7, #20]
 8011a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a46:	429a      	cmp	r2, r3
 8011a48:	d006      	beq.n	8011a58 <txGenerateMultiFrameChain+0x1e0>
 8011a4a:	4b29      	ldr	r3, [pc, #164]	; (8011af0 <txGenerateMultiFrameChain+0x278>)
 8011a4c:	4a23      	ldr	r2, [pc, #140]	; (8011adc <txGenerateMultiFrameChain+0x264>)
 8011a4e:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011a52:	4823      	ldr	r0, [pc, #140]	; (8011ae0 <txGenerateMultiFrameChain+0x268>)
 8011a54:	f001 faea 	bl	801302c <__assert_func>
 8011a58:	693a      	ldr	r2, [r7, #16]
 8011a5a:	697b      	ldr	r3, [r7, #20]
 8011a5c:	429a      	cmp	r2, r3
 8011a5e:	bf0c      	ite	eq
 8011a60:	2301      	moveq	r3, #1
 8011a62:	2300      	movne	r3, #0
 8011a64:	b2d8      	uxtb	r0, r3
 8011a66:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a6a:	429a      	cmp	r2, r3
 8011a6c:	bf2c      	ite	cs
 8011a6e:	2301      	movcs	r3, #1
 8011a70:	2300      	movcc	r3, #0
 8011a72:	b2d9      	uxtb	r1, r3
 8011a74:	697c      	ldr	r4, [r7, #20]
 8011a76:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8011a7a:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 8011a7e:	f7ff fd2f 	bl	80114e0 <txMakeTailByte>
 8011a82:	4603      	mov	r3, r0
 8011a84:	461a      	mov	r2, r3
 8011a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a88:	4423      	add	r3, r4
 8011a8a:	3330      	adds	r3, #48	; 0x30
 8011a8c:	701a      	strb	r2, [r3, #0]
 8011a8e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	bf14      	ite	ne
 8011a96:	2301      	movne	r3, #1
 8011a98:	2300      	moveq	r3, #0
 8011a9a:	b2db      	uxtb	r3, r3
 8011a9c:	f083 0301 	eor.w	r3, r3, #1
 8011aa0:	b2db      	uxtb	r3, r3
 8011aa2:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8011aa6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8011aaa:	f003 0301 	and.w	r3, r3, #1
 8011aae:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8011ab2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ab6:	429a      	cmp	r2, r3
 8011ab8:	f4ff af26 	bcc.w	8011908 <txGenerateMultiFrameChain+0x90>
 8011abc:	e000      	b.n	8011ac0 <txGenerateMultiFrameChain+0x248>
 8011abe:	bf00      	nop
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	461c      	mov	r4, r3
 8011ac4:	f107 0310 	add.w	r3, r7, #16
 8011ac8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011acc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011ad0:	68f8      	ldr	r0, [r7, #12]
 8011ad2:	3744      	adds	r7, #68	; 0x44
 8011ad4:	46bd      	mov	sp, r7
 8011ad6:	bd90      	pop	{r4, r7, pc}
 8011ad8:	08017bec 	.word	0x08017bec
 8011adc:	080188c8 	.word	0x080188c8
 8011ae0:	08017a28 	.word	0x08017a28
 8011ae4:	08017d3c 	.word	0x08017d3c
 8011ae8:	08017d58 	.word	0x08017d58
 8011aec:	08017cd8 	.word	0x08017cd8
 8011af0:	08017d80 	.word	0x08017d80

08011af4 <txPushMultiFrame>:
 8011af4:	b580      	push	{r7, lr}
 8011af6:	b094      	sub	sp, #80	; 0x50
 8011af8:	af06      	add	r7, sp, #24
 8011afa:	60f8      	str	r0, [r7, #12]
 8011afc:	60b9      	str	r1, [r7, #8]
 8011afe:	607a      	str	r2, [r7, #4]
 8011b00:	68bb      	ldr	r3, [r7, #8]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d002      	beq.n	8011b0c <txPushMultiFrame+0x18>
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d106      	bne.n	8011b1a <txPushMultiFrame+0x26>
 8011b0c:	4b65      	ldr	r3, [pc, #404]	; (8011ca4 <txPushMultiFrame+0x1b0>)
 8011b0e:	4a66      	ldr	r2, [pc, #408]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011b10:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8011b14:	4865      	ldr	r0, [pc, #404]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011b16:	f001 fa89 	bl	801302c <__assert_func>
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d106      	bne.n	8011b2e <txPushMultiFrame+0x3a>
 8011b20:	4b63      	ldr	r3, [pc, #396]	; (8011cb0 <txPushMultiFrame+0x1bc>)
 8011b22:	4a61      	ldr	r2, [pc, #388]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011b24:	f240 11ed 	movw	r1, #493	; 0x1ed
 8011b28:	4860      	ldr	r0, [pc, #384]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011b2a:	f001 fa7f 	bl	801302c <__assert_func>
 8011b2e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	429a      	cmp	r2, r3
 8011b34:	d806      	bhi.n	8011b44 <txPushMultiFrame+0x50>
 8011b36:	4b5f      	ldr	r3, [pc, #380]	; (8011cb4 <txPushMultiFrame+0x1c0>)
 8011b38:	4a5b      	ldr	r2, [pc, #364]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011b3a:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
 8011b3e:	485b      	ldr	r0, [pc, #364]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011b40:	f001 fa74 	bl	801302c <__assert_func>
 8011b44:	2300      	movs	r3, #0
 8011b46:	637b      	str	r3, [r7, #52]	; 0x34
 8011b48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011b4a:	3302      	adds	r3, #2
 8011b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8011b4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	4413      	add	r3, r2
 8011b54:	1e5a      	subs	r2, r3, #1
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8011b5c:	627b      	str	r3, [r7, #36]	; 0x24
 8011b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b60:	2b01      	cmp	r3, #1
 8011b62:	d806      	bhi.n	8011b72 <txPushMultiFrame+0x7e>
 8011b64:	4b54      	ldr	r3, [pc, #336]	; (8011cb8 <txPushMultiFrame+0x1c4>)
 8011b66:	4a50      	ldr	r2, [pc, #320]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011b68:	f240 11f3 	movw	r1, #499	; 0x1f3
 8011b6c:	484f      	ldr	r0, [pc, #316]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011b6e:	f001 fa5d 	bl	801302c <__assert_func>
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	689a      	ldr	r2, [r3, #8]
 8011b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b78:	441a      	add	r2, r3
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d87b      	bhi.n	8011c7a <txPushMultiFrame+0x186>
 8011b82:	f107 0010 	add.w	r0, r7, #16
 8011b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011b88:	9305      	str	r3, [sp, #20]
 8011b8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011b8c:	9304      	str	r3, [sp, #16]
 8011b8e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8011b92:	9303      	str	r3, [sp, #12]
 8011b94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011b96:	9302      	str	r3, [sp, #8]
 8011b98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8011b9c:	e9cd 2300 	strd	r2, r3, [sp]
 8011ba0:	687a      	ldr	r2, [r7, #4]
 8011ba2:	68b9      	ldr	r1, [r7, #8]
 8011ba4:	f7ff fe68 	bl	8011878 <txGenerateMultiFrameChain>
 8011ba8:	697b      	ldr	r3, [r7, #20]
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d051      	beq.n	8011c52 <txPushMultiFrame+0x15e>
 8011bae:	693b      	ldr	r3, [r7, #16]
 8011bb0:	633b      	str	r3, [r7, #48]	; 0x30
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	f103 000c 	add.w	r0, r3, #12
 8011bb8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011bba:	4b40      	ldr	r3, [pc, #256]	; (8011cbc <txPushMultiFrame+0x1c8>)
 8011bbc:	4a40      	ldr	r2, [pc, #256]	; (8011cc0 <txPushMultiFrame+0x1cc>)
 8011bbe:	f7ff f8f3 	bl	8010da8 <cavlSearch>
 8011bc2:	61f8      	str	r0, [r7, #28]
 8011bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bc6:	69fa      	ldr	r2, [r7, #28]
 8011bc8:	429a      	cmp	r2, r3
 8011bca:	d006      	beq.n	8011bda <txPushMultiFrame+0xe6>
 8011bcc:	4b3d      	ldr	r3, [pc, #244]	; (8011cc4 <txPushMultiFrame+0x1d0>)
 8011bce:	4a36      	ldr	r2, [pc, #216]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011bd0:	f240 2105 	movw	r1, #517	; 0x205
 8011bd4:	4835      	ldr	r0, [pc, #212]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011bd6:	f001 fa29 	bl	801302c <__assert_func>
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	68db      	ldr	r3, [r3, #12]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d106      	bne.n	8011bf0 <txPushMultiFrame+0xfc>
 8011be2:	4b39      	ldr	r3, [pc, #228]	; (8011cc8 <txPushMultiFrame+0x1d4>)
 8011be4:	4a30      	ldr	r2, [pc, #192]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011be6:	f240 2106 	movw	r1, #518	; 0x206
 8011bea:	4830      	ldr	r0, [pc, #192]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011bec:	f001 fa1e 	bl	801302c <__assert_func>
 8011bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bf2:	691b      	ldr	r3, [r3, #16]
 8011bf4:	633b      	str	r3, [r7, #48]	; 0x30
 8011bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d1da      	bne.n	8011bb2 <txPushMultiFrame+0xbe>
 8011bfc:	69bb      	ldr	r3, [r7, #24]
 8011bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011c00:	429a      	cmp	r2, r3
 8011c02:	d006      	beq.n	8011c12 <txPushMultiFrame+0x11e>
 8011c04:	4b31      	ldr	r3, [pc, #196]	; (8011ccc <txPushMultiFrame+0x1d8>)
 8011c06:	4a28      	ldr	r2, [pc, #160]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011c08:	f240 2109 	movw	r1, #521	; 0x209
 8011c0c:	4827      	ldr	r0, [pc, #156]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011c0e:	f001 fa0d 	bl	801302c <__assert_func>
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	689a      	ldr	r2, [r3, #8]
 8011c16:	69bb      	ldr	r3, [r7, #24]
 8011c18:	441a      	add	r2, r3
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	609a      	str	r2, [r3, #8]
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	689a      	ldr	r2, [r3, #8]
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	429a      	cmp	r2, r3
 8011c28:	d906      	bls.n	8011c38 <txPushMultiFrame+0x144>
 8011c2a:	4b29      	ldr	r3, [pc, #164]	; (8011cd0 <txPushMultiFrame+0x1dc>)
 8011c2c:	4a1e      	ldr	r2, [pc, #120]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011c2e:	f240 210b 	movw	r1, #523	; 0x20b
 8011c32:	481e      	ldr	r0, [pc, #120]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011c34:	f001 f9fa 	bl	801302c <__assert_func>
 8011c38:	69bb      	ldr	r3, [r7, #24]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	da06      	bge.n	8011c4c <txPushMultiFrame+0x158>
 8011c3e:	4b25      	ldr	r3, [pc, #148]	; (8011cd4 <txPushMultiFrame+0x1e0>)
 8011c40:	4a19      	ldr	r2, [pc, #100]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011c42:	f44f 7103 	mov.w	r1, #524	; 0x20c
 8011c46:	4819      	ldr	r0, [pc, #100]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011c48:	f001 f9f0 	bl	801302c <__assert_func>
 8011c4c:	69bb      	ldr	r3, [r7, #24]
 8011c4e:	637b      	str	r3, [r7, #52]	; 0x34
 8011c50:	e016      	b.n	8011c80 <txPushMultiFrame+0x18c>
 8011c52:	f06f 0302 	mvn.w	r3, #2
 8011c56:	637b      	str	r3, [r7, #52]	; 0x34
 8011c58:	693b      	ldr	r3, [r7, #16]
 8011c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011c5c:	e009      	b.n	8011c72 <txPushMultiFrame+0x17e>
 8011c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c60:	691b      	ldr	r3, [r3, #16]
 8011c62:	623b      	str	r3, [r7, #32]
 8011c64:	68bb      	ldr	r3, [r7, #8]
 8011c66:	68db      	ldr	r3, [r3, #12]
 8011c68:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011c6a:	68b8      	ldr	r0, [r7, #8]
 8011c6c:	4798      	blx	r3
 8011c6e:	6a3b      	ldr	r3, [r7, #32]
 8011c70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d1f2      	bne.n	8011c5e <txPushMultiFrame+0x16a>
 8011c78:	e002      	b.n	8011c80 <txPushMultiFrame+0x18c>
 8011c7a:	f06f 0302 	mvn.w	r3, #2
 8011c7e:	637b      	str	r3, [r7, #52]	; 0x34
 8011c80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	db09      	blt.n	8011c9a <txPushMultiFrame+0x1a6>
 8011c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c88:	2b01      	cmp	r3, #1
 8011c8a:	dc06      	bgt.n	8011c9a <txPushMultiFrame+0x1a6>
 8011c8c:	4b12      	ldr	r3, [pc, #72]	; (8011cd8 <txPushMultiFrame+0x1e4>)
 8011c8e:	4a06      	ldr	r2, [pc, #24]	; (8011ca8 <txPushMultiFrame+0x1b4>)
 8011c90:	f240 211f 	movw	r1, #543	; 0x21f
 8011c94:	4805      	ldr	r0, [pc, #20]	; (8011cac <txPushMultiFrame+0x1b8>)
 8011c96:	f001 f9c9 	bl	801302c <__assert_func>
 8011c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	3738      	adds	r7, #56	; 0x38
 8011ca0:	46bd      	mov	sp, r7
 8011ca2:	bd80      	pop	{r7, pc}
 8011ca4:	08017dbc 	.word	0x08017dbc
 8011ca8:	080188b4 	.word	0x080188b4
 8011cac:	08017a28 	.word	0x08017a28
 8011cb0:	08017d3c 	.word	0x08017d3c
 8011cb4:	08017d58 	.word	0x08017d58
 8011cb8:	08017dec 	.word	0x08017dec
 8011cbc:	08011109 	.word	0x08011109
 8011cc0:	0801166d 	.word	0x0801166d
 8011cc4:	08017dfc 	.word	0x08017dfc
 8011cc8:	08017e10 	.word	0x08017e10
 8011ccc:	08017e2c 	.word	0x08017e2c
 8011cd0:	08017d08 	.word	0x08017d08
 8011cd4:	08017e44 	.word	0x08017e44
 8011cd8:	08017e68 	.word	0x08017e68

08011cdc <rxTryParseFrame>:
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b088      	sub	sp, #32
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8011ce6:	607a      	str	r2, [r7, #4]
 8011ce8:	603b      	str	r3, [r7, #0]
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d106      	bne.n	8011cfe <rxTryParseFrame+0x22>
 8011cf0:	4b96      	ldr	r3, [pc, #600]	; (8011f4c <rxTryParseFrame+0x270>)
 8011cf2:	4a97      	ldr	r2, [pc, #604]	; (8011f50 <rxTryParseFrame+0x274>)
 8011cf4:	f240 214e 	movw	r1, #590	; 0x24e
 8011cf8:	4896      	ldr	r0, [pc, #600]	; (8011f54 <rxTryParseFrame+0x278>)
 8011cfa:	f001 f997 	bl	801302c <__assert_func>
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011d06:	d306      	bcc.n	8011d16 <rxTryParseFrame+0x3a>
 8011d08:	4b93      	ldr	r3, [pc, #588]	; (8011f58 <rxTryParseFrame+0x27c>)
 8011d0a:	4a91      	ldr	r2, [pc, #580]	; (8011f50 <rxTryParseFrame+0x274>)
 8011d0c:	f240 214f 	movw	r1, #591	; 0x24f
 8011d10:	4890      	ldr	r0, [pc, #576]	; (8011f54 <rxTryParseFrame+0x278>)
 8011d12:	f001 f98b 	bl	801302c <__assert_func>
 8011d16:	683b      	ldr	r3, [r7, #0]
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d106      	bne.n	8011d2a <rxTryParseFrame+0x4e>
 8011d1c:	4b8f      	ldr	r3, [pc, #572]	; (8011f5c <rxTryParseFrame+0x280>)
 8011d1e:	4a8c      	ldr	r2, [pc, #560]	; (8011f50 <rxTryParseFrame+0x274>)
 8011d20:	f44f 7114 	mov.w	r1, #592	; 0x250
 8011d24:	488b      	ldr	r0, [pc, #556]	; (8011f54 <rxTryParseFrame+0x278>)
 8011d26:	f001 f981 	bl	801302c <__assert_func>
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	77fb      	strb	r3, [r7, #31]
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	685b      	ldr	r3, [r3, #4]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	f000 8105 	beq.w	8011f42 <rxTryParseFrame+0x266>
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	689b      	ldr	r3, [r3, #8]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d106      	bne.n	8011d4e <rxTryParseFrame+0x72>
 8011d40:	4b87      	ldr	r3, [pc, #540]	; (8011f60 <rxTryParseFrame+0x284>)
 8011d42:	4a83      	ldr	r2, [pc, #524]	; (8011f50 <rxTryParseFrame+0x274>)
 8011d44:	f44f 7115 	mov.w	r1, #596	; 0x254
 8011d48:	4882      	ldr	r0, [pc, #520]	; (8011f54 <rxTryParseFrame+0x278>)
 8011d4a:	f001 f96f 	bl	801302c <__assert_func>
 8011d4e:	6839      	ldr	r1, [r7, #0]
 8011d50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011d54:	e9c1 2300 	strd	r2, r3, [r1]
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	681b      	ldr	r3, [r3, #0]
 8011d5c:	61bb      	str	r3, [r7, #24]
 8011d5e:	69bb      	ldr	r3, [r7, #24]
 8011d60:	0e9b      	lsrs	r3, r3, #26
 8011d62:	b2db      	uxtb	r3, r3
 8011d64:	f003 0307 	and.w	r3, r3, #7
 8011d68:	b2da      	uxtb	r2, r3
 8011d6a:	683b      	ldr	r3, [r7, #0]
 8011d6c:	721a      	strb	r2, [r3, #8]
 8011d6e:	69bb      	ldr	r3, [r7, #24]
 8011d70:	b2db      	uxtb	r3, r3
 8011d72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d76:	b2da      	uxtb	r2, r3
 8011d78:	683b      	ldr	r3, [r7, #0]
 8011d7a:	731a      	strb	r2, [r3, #12]
 8011d7c:	69bb      	ldr	r3, [r7, #24]
 8011d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d128      	bne.n	8011dd8 <rxTryParseFrame+0xfc>
 8011d86:	683b      	ldr	r3, [r7, #0]
 8011d88:	2200      	movs	r2, #0
 8011d8a:	725a      	strb	r2, [r3, #9]
 8011d8c:	69bb      	ldr	r3, [r7, #24]
 8011d8e:	0a1b      	lsrs	r3, r3, #8
 8011d90:	b29b      	uxth	r3, r3
 8011d92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011d96:	b29a      	uxth	r2, r3
 8011d98:	683b      	ldr	r3, [r7, #0]
 8011d9a:	815a      	strh	r2, [r3, #10]
 8011d9c:	69bb      	ldr	r3, [r7, #24]
 8011d9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d002      	beq.n	8011dac <rxTryParseFrame+0xd0>
 8011da6:	683b      	ldr	r3, [r7, #0]
 8011da8:	22ff      	movs	r2, #255	; 0xff
 8011daa:	731a      	strb	r2, [r3, #12]
 8011dac:	683b      	ldr	r3, [r7, #0]
 8011dae:	22ff      	movs	r2, #255	; 0xff
 8011db0:	735a      	strb	r2, [r3, #13]
 8011db2:	69bb      	ldr	r3, [r7, #24]
 8011db4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d106      	bne.n	8011dca <rxTryParseFrame+0xee>
 8011dbc:	69bb      	ldr	r3, [r7, #24]
 8011dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d101      	bne.n	8011dca <rxTryParseFrame+0xee>
 8011dc6:	2301      	movs	r3, #1
 8011dc8:	e000      	b.n	8011dcc <rxTryParseFrame+0xf0>
 8011dca:	2300      	movs	r3, #0
 8011dcc:	77fb      	strb	r3, [r7, #31]
 8011dce:	7ffb      	ldrb	r3, [r7, #31]
 8011dd0:	f003 0301 	and.w	r3, r3, #1
 8011dd4:	77fb      	strb	r3, [r7, #31]
 8011dd6:	e02c      	b.n	8011e32 <rxTryParseFrame+0x156>
 8011dd8:	69bb      	ldr	r3, [r7, #24]
 8011dda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d001      	beq.n	8011de6 <rxTryParseFrame+0x10a>
 8011de2:	2202      	movs	r2, #2
 8011de4:	e000      	b.n	8011de8 <rxTryParseFrame+0x10c>
 8011de6:	2201      	movs	r2, #1
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	725a      	strb	r2, [r3, #9]
 8011dec:	69bb      	ldr	r3, [r7, #24]
 8011dee:	0b9b      	lsrs	r3, r3, #14
 8011df0:	b29b      	uxth	r3, r3
 8011df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011df6:	b29a      	uxth	r2, r3
 8011df8:	683b      	ldr	r3, [r7, #0]
 8011dfa:	815a      	strh	r2, [r3, #10]
 8011dfc:	69bb      	ldr	r3, [r7, #24]
 8011dfe:	09db      	lsrs	r3, r3, #7
 8011e00:	b2db      	uxtb	r3, r3
 8011e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011e06:	b2da      	uxtb	r2, r3
 8011e08:	683b      	ldr	r3, [r7, #0]
 8011e0a:	735a      	strb	r2, [r3, #13]
 8011e0c:	69bb      	ldr	r3, [r7, #24]
 8011e0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d107      	bne.n	8011e26 <rxTryParseFrame+0x14a>
 8011e16:	683b      	ldr	r3, [r7, #0]
 8011e18:	7b1a      	ldrb	r2, [r3, #12]
 8011e1a:	683b      	ldr	r3, [r7, #0]
 8011e1c:	7b5b      	ldrb	r3, [r3, #13]
 8011e1e:	429a      	cmp	r2, r3
 8011e20:	d001      	beq.n	8011e26 <rxTryParseFrame+0x14a>
 8011e22:	2301      	movs	r3, #1
 8011e24:	e000      	b.n	8011e28 <rxTryParseFrame+0x14c>
 8011e26:	2300      	movs	r3, #0
 8011e28:	77fb      	strb	r3, [r7, #31]
 8011e2a:	7ffb      	ldrb	r3, [r7, #31]
 8011e2c:	f003 0301 	and.w	r3, r3, #1
 8011e30:	77fb      	strb	r3, [r7, #31]
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	685b      	ldr	r3, [r3, #4]
 8011e36:	1e5a      	subs	r2, r3, #1
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	615a      	str	r2, [r3, #20]
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	689a      	ldr	r2, [r3, #8]
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	619a      	str	r2, [r3, #24]
 8011e44:	683b      	ldr	r3, [r7, #0]
 8011e46:	699a      	ldr	r2, [r3, #24]
 8011e48:	683b      	ldr	r3, [r7, #0]
 8011e4a:	695b      	ldr	r3, [r3, #20]
 8011e4c:	4413      	add	r3, r2
 8011e4e:	781b      	ldrb	r3, [r3, #0]
 8011e50:	75fb      	strb	r3, [r7, #23]
 8011e52:	7dfb      	ldrb	r3, [r7, #23]
 8011e54:	f003 031f 	and.w	r3, r3, #31
 8011e58:	b2da      	uxtb	r2, r3
 8011e5a:	683b      	ldr	r3, [r7, #0]
 8011e5c:	739a      	strb	r2, [r3, #14]
 8011e5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011e62:	b2db      	uxtb	r3, r3
 8011e64:	09db      	lsrs	r3, r3, #7
 8011e66:	b2da      	uxtb	r2, r3
 8011e68:	683b      	ldr	r3, [r7, #0]
 8011e6a:	73da      	strb	r2, [r3, #15]
 8011e6c:	7dfb      	ldrb	r3, [r7, #23]
 8011e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	bf14      	ite	ne
 8011e76:	2301      	movne	r3, #1
 8011e78:	2300      	moveq	r3, #0
 8011e7a:	b2da      	uxtb	r2, r3
 8011e7c:	683b      	ldr	r3, [r7, #0]
 8011e7e:	741a      	strb	r2, [r3, #16]
 8011e80:	7dfb      	ldrb	r3, [r7, #23]
 8011e82:	f003 0320 	and.w	r3, r3, #32
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	bf14      	ite	ne
 8011e8a:	2301      	movne	r3, #1
 8011e8c:	2300      	moveq	r3, #0
 8011e8e:	b2da      	uxtb	r2, r3
 8011e90:	683b      	ldr	r3, [r7, #0]
 8011e92:	745a      	strb	r2, [r3, #17]
 8011e94:	7ffb      	ldrb	r3, [r7, #31]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d00c      	beq.n	8011eb4 <rxTryParseFrame+0x1d8>
 8011e9a:	683b      	ldr	r3, [r7, #0]
 8011e9c:	7bdb      	ldrb	r3, [r3, #15]
 8011e9e:	f083 0301 	eor.w	r3, r3, #1
 8011ea2:	b2db      	uxtb	r3, r3
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d103      	bne.n	8011eb0 <rxTryParseFrame+0x1d4>
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	7c5b      	ldrb	r3, [r3, #17]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d001      	beq.n	8011eb4 <rxTryParseFrame+0x1d8>
 8011eb0:	2301      	movs	r3, #1
 8011eb2:	e000      	b.n	8011eb6 <rxTryParseFrame+0x1da>
 8011eb4:	2300      	movs	r3, #0
 8011eb6:	77fb      	strb	r3, [r7, #31]
 8011eb8:	7ffb      	ldrb	r3, [r7, #31]
 8011eba:	f003 0301 	and.w	r3, r3, #1
 8011ebe:	77fb      	strb	r3, [r7, #31]
 8011ec0:	7ffb      	ldrb	r3, [r7, #31]
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d00d      	beq.n	8011ee2 <rxTryParseFrame+0x206>
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	7bdb      	ldrb	r3, [r3, #15]
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d003      	beq.n	8011ed6 <rxTryParseFrame+0x1fa>
 8011ece:	683b      	ldr	r3, [r7, #0]
 8011ed0:	7c1b      	ldrb	r3, [r3, #16]
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d103      	bne.n	8011ede <rxTryParseFrame+0x202>
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	7b1b      	ldrb	r3, [r3, #12]
 8011eda:	2bff      	cmp	r3, #255	; 0xff
 8011edc:	d001      	beq.n	8011ee2 <rxTryParseFrame+0x206>
 8011ede:	2301      	movs	r3, #1
 8011ee0:	e000      	b.n	8011ee4 <rxTryParseFrame+0x208>
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	77fb      	strb	r3, [r7, #31]
 8011ee6:	7ffb      	ldrb	r3, [r7, #31]
 8011ee8:	f003 0301 	and.w	r3, r3, #1
 8011eec:	77fb      	strb	r3, [r7, #31]
 8011eee:	7ffb      	ldrb	r3, [r7, #31]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d009      	beq.n	8011f08 <rxTryParseFrame+0x22c>
 8011ef4:	683b      	ldr	r3, [r7, #0]
 8011ef6:	695b      	ldr	r3, [r3, #20]
 8011ef8:	2b06      	cmp	r3, #6
 8011efa:	d803      	bhi.n	8011f04 <rxTryParseFrame+0x228>
 8011efc:	683b      	ldr	r3, [r7, #0]
 8011efe:	7c1b      	ldrb	r3, [r3, #16]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d001      	beq.n	8011f08 <rxTryParseFrame+0x22c>
 8011f04:	2301      	movs	r3, #1
 8011f06:	e000      	b.n	8011f0a <rxTryParseFrame+0x22e>
 8011f08:	2300      	movs	r3, #0
 8011f0a:	77fb      	strb	r3, [r7, #31]
 8011f0c:	7ffb      	ldrb	r3, [r7, #31]
 8011f0e:	f003 0301 	and.w	r3, r3, #1
 8011f12:	77fb      	strb	r3, [r7, #31]
 8011f14:	7ffb      	ldrb	r3, [r7, #31]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d00d      	beq.n	8011f36 <rxTryParseFrame+0x25a>
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	695b      	ldr	r3, [r3, #20]
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d107      	bne.n	8011f32 <rxTryParseFrame+0x256>
 8011f22:	683b      	ldr	r3, [r7, #0]
 8011f24:	7bdb      	ldrb	r3, [r3, #15]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d005      	beq.n	8011f36 <rxTryParseFrame+0x25a>
 8011f2a:	683b      	ldr	r3, [r7, #0]
 8011f2c:	7c1b      	ldrb	r3, [r3, #16]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d001      	beq.n	8011f36 <rxTryParseFrame+0x25a>
 8011f32:	2301      	movs	r3, #1
 8011f34:	e000      	b.n	8011f38 <rxTryParseFrame+0x25c>
 8011f36:	2300      	movs	r3, #0
 8011f38:	77fb      	strb	r3, [r7, #31]
 8011f3a:	7ffb      	ldrb	r3, [r7, #31]
 8011f3c:	f003 0301 	and.w	r3, r3, #1
 8011f40:	77fb      	strb	r3, [r7, #31]
 8011f42:	7ffb      	ldrb	r3, [r7, #31]
 8011f44:	4618      	mov	r0, r3
 8011f46:	3720      	adds	r7, #32
 8011f48:	46bd      	mov	sp, r7
 8011f4a:	bd80      	pop	{r7, pc}
 8011f4c:	08017e80 	.word	0x08017e80
 8011f50:	08018904 	.word	0x08018904
 8011f54:	08017a28 	.word	0x08017a28
 8011f58:	08017e98 	.word	0x08017e98
 8011f5c:	08017ec8 	.word	0x08017ec8
 8011f60:	08017edc 	.word	0x08017edc

08011f64 <rxInitTransferMetadataFromFrame>:
 8011f64:	b580      	push	{r7, lr}
 8011f66:	b082      	sub	sp, #8
 8011f68:	af00      	add	r7, sp, #0
 8011f6a:	6078      	str	r0, [r7, #4]
 8011f6c:	6039      	str	r1, [r7, #0]
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d106      	bne.n	8011f82 <rxInitTransferMetadataFromFrame+0x1e>
 8011f74:	4b19      	ldr	r3, [pc, #100]	; (8011fdc <rxInitTransferMetadataFromFrame+0x78>)
 8011f76:	4a1a      	ldr	r2, [pc, #104]	; (8011fe0 <rxInitTransferMetadataFromFrame+0x7c>)
 8011f78:	f240 218f 	movw	r1, #655	; 0x28f
 8011f7c:	4819      	ldr	r0, [pc, #100]	; (8011fe4 <rxInitTransferMetadataFromFrame+0x80>)
 8011f7e:	f001 f855 	bl	801302c <__assert_func>
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	699b      	ldr	r3, [r3, #24]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d106      	bne.n	8011f98 <rxInitTransferMetadataFromFrame+0x34>
 8011f8a:	4b17      	ldr	r3, [pc, #92]	; (8011fe8 <rxInitTransferMetadataFromFrame+0x84>)
 8011f8c:	4a14      	ldr	r2, [pc, #80]	; (8011fe0 <rxInitTransferMetadataFromFrame+0x7c>)
 8011f8e:	f44f 7124 	mov.w	r1, #656	; 0x290
 8011f92:	4814      	ldr	r0, [pc, #80]	; (8011fe4 <rxInitTransferMetadataFromFrame+0x80>)
 8011f94:	f001 f84a 	bl	801302c <__assert_func>
 8011f98:	683b      	ldr	r3, [r7, #0]
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d106      	bne.n	8011fac <rxInitTransferMetadataFromFrame+0x48>
 8011f9e:	4b13      	ldr	r3, [pc, #76]	; (8011fec <rxInitTransferMetadataFromFrame+0x88>)
 8011fa0:	4a0f      	ldr	r2, [pc, #60]	; (8011fe0 <rxInitTransferMetadataFromFrame+0x7c>)
 8011fa2:	f240 2191 	movw	r1, #657	; 0x291
 8011fa6:	480f      	ldr	r0, [pc, #60]	; (8011fe4 <rxInitTransferMetadataFromFrame+0x80>)
 8011fa8:	f001 f840 	bl	801302c <__assert_func>
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	7a1a      	ldrb	r2, [r3, #8]
 8011fb0:	683b      	ldr	r3, [r7, #0]
 8011fb2:	701a      	strb	r2, [r3, #0]
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	7a5a      	ldrb	r2, [r3, #9]
 8011fb8:	683b      	ldr	r3, [r7, #0]
 8011fba:	705a      	strb	r2, [r3, #1]
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	895a      	ldrh	r2, [r3, #10]
 8011fc0:	683b      	ldr	r3, [r7, #0]
 8011fc2:	805a      	strh	r2, [r3, #2]
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	7b1a      	ldrb	r2, [r3, #12]
 8011fc8:	683b      	ldr	r3, [r7, #0]
 8011fca:	711a      	strb	r2, [r3, #4]
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	7b9a      	ldrb	r2, [r3, #14]
 8011fd0:	683b      	ldr	r3, [r7, #0]
 8011fd2:	715a      	strb	r2, [r3, #5]
 8011fd4:	bf00      	nop
 8011fd6:	3708      	adds	r7, #8
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	bd80      	pop	{r7, pc}
 8011fdc:	08017e80 	.word	0x08017e80
 8011fe0:	08018998 	.word	0x08018998
 8011fe4:	08017a28 	.word	0x08017a28
 8011fe8:	08017edc 	.word	0x08017edc
 8011fec:	08017efc 	.word	0x08017efc

08011ff0 <rxComputeTransferIDDifference>:
 8011ff0:	b580      	push	{r7, lr}
 8011ff2:	b084      	sub	sp, #16
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	4603      	mov	r3, r0
 8011ff8:	460a      	mov	r2, r1
 8011ffa:	71fb      	strb	r3, [r7, #7]
 8011ffc:	4613      	mov	r3, r2
 8011ffe:	71bb      	strb	r3, [r7, #6]
 8012000:	79fb      	ldrb	r3, [r7, #7]
 8012002:	2b1f      	cmp	r3, #31
 8012004:	d906      	bls.n	8012014 <rxComputeTransferIDDifference+0x24>
 8012006:	4b15      	ldr	r3, [pc, #84]	; (801205c <rxComputeTransferIDDifference+0x6c>)
 8012008:	4a15      	ldr	r2, [pc, #84]	; (8012060 <rxComputeTransferIDDifference+0x70>)
 801200a:	f44f 7127 	mov.w	r1, #668	; 0x29c
 801200e:	4815      	ldr	r0, [pc, #84]	; (8012064 <rxComputeTransferIDDifference+0x74>)
 8012010:	f001 f80c 	bl	801302c <__assert_func>
 8012014:	79bb      	ldrb	r3, [r7, #6]
 8012016:	2b1f      	cmp	r3, #31
 8012018:	d906      	bls.n	8012028 <rxComputeTransferIDDifference+0x38>
 801201a:	4b13      	ldr	r3, [pc, #76]	; (8012068 <rxComputeTransferIDDifference+0x78>)
 801201c:	4a10      	ldr	r2, [pc, #64]	; (8012060 <rxComputeTransferIDDifference+0x70>)
 801201e:	f240 219d 	movw	r1, #669	; 0x29d
 8012022:	4810      	ldr	r0, [pc, #64]	; (8012064 <rxComputeTransferIDDifference+0x74>)
 8012024:	f001 f802 	bl	801302c <__assert_func>
 8012028:	79fb      	ldrb	r3, [r7, #7]
 801202a:	b29a      	uxth	r2, r3
 801202c:	79bb      	ldrb	r3, [r7, #6]
 801202e:	b29b      	uxth	r3, r3
 8012030:	1ad3      	subs	r3, r2, r3
 8012032:	b29b      	uxth	r3, r3
 8012034:	81fb      	strh	r3, [r7, #14]
 8012036:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801203a:	2b00      	cmp	r3, #0
 801203c:	da07      	bge.n	801204e <rxComputeTransferIDDifference+0x5e>
 801203e:	2320      	movs	r3, #32
 8012040:	737b      	strb	r3, [r7, #13]
 8012042:	7b7b      	ldrb	r3, [r7, #13]
 8012044:	b29a      	uxth	r2, r3
 8012046:	89fb      	ldrh	r3, [r7, #14]
 8012048:	4413      	add	r3, r2
 801204a:	b29b      	uxth	r3, r3
 801204c:	81fb      	strh	r3, [r7, #14]
 801204e:	89fb      	ldrh	r3, [r7, #14]
 8012050:	b2db      	uxtb	r3, r3
 8012052:	4618      	mov	r0, r3
 8012054:	3710      	adds	r7, #16
 8012056:	46bd      	mov	sp, r7
 8012058:	bd80      	pop	{r7, pc}
 801205a:	bf00      	nop
 801205c:	08017f18 	.word	0x08017f18
 8012060:	08018934 	.word	0x08018934
 8012064:	08017a28 	.word	0x08017a28
 8012068:	08017f30 	.word	0x08017f30

0801206c <rxSessionWritePayload>:
 801206c:	b580      	push	{r7, lr}
 801206e:	b086      	sub	sp, #24
 8012070:	af00      	add	r7, sp, #0
 8012072:	60f8      	str	r0, [r7, #12]
 8012074:	60b9      	str	r1, [r7, #8]
 8012076:	607a      	str	r2, [r7, #4]
 8012078:	603b      	str	r3, [r7, #0]
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d106      	bne.n	801208e <rxSessionWritePayload+0x22>
 8012080:	4b67      	ldr	r3, [pc, #412]	; (8012220 <rxSessionWritePayload+0x1b4>)
 8012082:	4a68      	ldr	r2, [pc, #416]	; (8012224 <rxSessionWritePayload+0x1b8>)
 8012084:	f240 21ad 	movw	r1, #685	; 0x2ad
 8012088:	4867      	ldr	r0, [pc, #412]	; (8012228 <rxSessionWritePayload+0x1bc>)
 801208a:	f000 ffcf 	bl	801302c <__assert_func>
 801208e:	68bb      	ldr	r3, [r7, #8]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d106      	bne.n	80120a2 <rxSessionWritePayload+0x36>
 8012094:	4b65      	ldr	r3, [pc, #404]	; (801222c <rxSessionWritePayload+0x1c0>)
 8012096:	4a63      	ldr	r2, [pc, #396]	; (8012224 <rxSessionWritePayload+0x1b8>)
 8012098:	f240 21ae 	movw	r1, #686	; 0x2ae
 801209c:	4862      	ldr	r0, [pc, #392]	; (8012228 <rxSessionWritePayload+0x1bc>)
 801209e:	f000 ffc5 	bl	801302c <__assert_func>
 80120a2:	6a3b      	ldr	r3, [r7, #32]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d109      	bne.n	80120bc <rxSessionWritePayload+0x50>
 80120a8:	683b      	ldr	r3, [r7, #0]
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d006      	beq.n	80120bc <rxSessionWritePayload+0x50>
 80120ae:	4b60      	ldr	r3, [pc, #384]	; (8012230 <rxSessionWritePayload+0x1c4>)
 80120b0:	4a5c      	ldr	r2, [pc, #368]	; (8012224 <rxSessionWritePayload+0x1b8>)
 80120b2:	f240 21af 	movw	r1, #687	; 0x2af
 80120b6:	485c      	ldr	r0, [pc, #368]	; (8012228 <rxSessionWritePayload+0x1bc>)
 80120b8:	f000 ffb8 	bl	801302c <__assert_func>
 80120bc:	68bb      	ldr	r3, [r7, #8]
 80120be:	68db      	ldr	r3, [r3, #12]
 80120c0:	687a      	ldr	r2, [r7, #4]
 80120c2:	429a      	cmp	r2, r3
 80120c4:	d206      	bcs.n	80120d4 <rxSessionWritePayload+0x68>
 80120c6:	4b5b      	ldr	r3, [pc, #364]	; (8012234 <rxSessionWritePayload+0x1c8>)
 80120c8:	4a56      	ldr	r2, [pc, #344]	; (8012224 <rxSessionWritePayload+0x1b8>)
 80120ca:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 80120ce:	4856      	ldr	r0, [pc, #344]	; (8012228 <rxSessionWritePayload+0x1bc>)
 80120d0:	f000 ffac 	bl	801302c <__assert_func>
 80120d4:	68bb      	ldr	r3, [r7, #8]
 80120d6:	68da      	ldr	r2, [r3, #12]
 80120d8:	68bb      	ldr	r3, [r7, #8]
 80120da:	689b      	ldr	r3, [r3, #8]
 80120dc:	429a      	cmp	r2, r3
 80120de:	d906      	bls.n	80120ee <rxSessionWritePayload+0x82>
 80120e0:	4b55      	ldr	r3, [pc, #340]	; (8012238 <rxSessionWritePayload+0x1cc>)
 80120e2:	4a50      	ldr	r2, [pc, #320]	; (8012224 <rxSessionWritePayload+0x1b8>)
 80120e4:	f240 21b1 	movw	r1, #689	; 0x2b1
 80120e8:	484f      	ldr	r0, [pc, #316]	; (8012228 <rxSessionWritePayload+0x1bc>)
 80120ea:	f000 ff9f 	bl	801302c <__assert_func>
 80120ee:	68bb      	ldr	r3, [r7, #8]
 80120f0:	689a      	ldr	r2, [r3, #8]
 80120f2:	683b      	ldr	r3, [r7, #0]
 80120f4:	441a      	add	r2, r3
 80120f6:	68bb      	ldr	r3, [r7, #8]
 80120f8:	609a      	str	r2, [r3, #8]
 80120fa:	68bb      	ldr	r3, [r7, #8]
 80120fc:	691b      	ldr	r3, [r3, #16]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d115      	bne.n	801212e <rxSessionWritePayload+0xc2>
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	2b00      	cmp	r3, #0
 8012106:	d012      	beq.n	801212e <rxSessionWritePayload+0xc2>
 8012108:	68bb      	ldr	r3, [r7, #8]
 801210a:	68db      	ldr	r3, [r3, #12]
 801210c:	2b00      	cmp	r3, #0
 801210e:	d006      	beq.n	801211e <rxSessionWritePayload+0xb2>
 8012110:	4b4a      	ldr	r3, [pc, #296]	; (801223c <rxSessionWritePayload+0x1d0>)
 8012112:	4a44      	ldr	r2, [pc, #272]	; (8012224 <rxSessionWritePayload+0x1b8>)
 8012114:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8012118:	4843      	ldr	r0, [pc, #268]	; (8012228 <rxSessionWritePayload+0x1bc>)
 801211a:	f000 ff87 	bl	801302c <__assert_func>
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	689b      	ldr	r3, [r3, #8]
 8012122:	6879      	ldr	r1, [r7, #4]
 8012124:	68f8      	ldr	r0, [r7, #12]
 8012126:	4798      	blx	r3
 8012128:	4602      	mov	r2, r0
 801212a:	68bb      	ldr	r3, [r7, #8]
 801212c:	611a      	str	r2, [r3, #16]
 801212e:	2300      	movs	r3, #0
 8012130:	75fb      	strb	r3, [r7, #23]
 8012132:	68bb      	ldr	r3, [r7, #8]
 8012134:	691b      	ldr	r3, [r3, #16]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d04e      	beq.n	80121d8 <rxSessionWritePayload+0x16c>
 801213a:	683b      	ldr	r3, [r7, #0]
 801213c:	613b      	str	r3, [r7, #16]
 801213e:	68bb      	ldr	r3, [r7, #8]
 8012140:	68da      	ldr	r2, [r3, #12]
 8012142:	693b      	ldr	r3, [r7, #16]
 8012144:	4413      	add	r3, r2
 8012146:	687a      	ldr	r2, [r7, #4]
 8012148:	429a      	cmp	r2, r3
 801214a:	d229      	bcs.n	80121a0 <rxSessionWritePayload+0x134>
 801214c:	68bb      	ldr	r3, [r7, #8]
 801214e:	68db      	ldr	r3, [r3, #12]
 8012150:	687a      	ldr	r2, [r7, #4]
 8012152:	429a      	cmp	r2, r3
 8012154:	d206      	bcs.n	8012164 <rxSessionWritePayload+0xf8>
 8012156:	4b37      	ldr	r3, [pc, #220]	; (8012234 <rxSessionWritePayload+0x1c8>)
 8012158:	4a32      	ldr	r2, [pc, #200]	; (8012224 <rxSessionWritePayload+0x1b8>)
 801215a:	f240 21c3 	movw	r1, #707	; 0x2c3
 801215e:	4832      	ldr	r0, [pc, #200]	; (8012228 <rxSessionWritePayload+0x1bc>)
 8012160:	f000 ff64 	bl	801302c <__assert_func>
 8012164:	68bb      	ldr	r3, [r7, #8]
 8012166:	68db      	ldr	r3, [r3, #12]
 8012168:	687a      	ldr	r2, [r7, #4]
 801216a:	1ad3      	subs	r3, r2, r3
 801216c:	613b      	str	r3, [r7, #16]
 801216e:	68bb      	ldr	r3, [r7, #8]
 8012170:	68da      	ldr	r2, [r3, #12]
 8012172:	693b      	ldr	r3, [r7, #16]
 8012174:	4413      	add	r3, r2
 8012176:	687a      	ldr	r2, [r7, #4]
 8012178:	429a      	cmp	r2, r3
 801217a:	d006      	beq.n	801218a <rxSessionWritePayload+0x11e>
 801217c:	4b30      	ldr	r3, [pc, #192]	; (8012240 <rxSessionWritePayload+0x1d4>)
 801217e:	4a29      	ldr	r2, [pc, #164]	; (8012224 <rxSessionWritePayload+0x1b8>)
 8012180:	f240 21c5 	movw	r1, #709	; 0x2c5
 8012184:	4828      	ldr	r0, [pc, #160]	; (8012228 <rxSessionWritePayload+0x1bc>)
 8012186:	f000 ff51 	bl	801302c <__assert_func>
 801218a:	693a      	ldr	r2, [r7, #16]
 801218c:	683b      	ldr	r3, [r7, #0]
 801218e:	429a      	cmp	r2, r3
 8012190:	d306      	bcc.n	80121a0 <rxSessionWritePayload+0x134>
 8012192:	4b2c      	ldr	r3, [pc, #176]	; (8012244 <rxSessionWritePayload+0x1d8>)
 8012194:	4a23      	ldr	r2, [pc, #140]	; (8012224 <rxSessionWritePayload+0x1b8>)
 8012196:	f240 21c6 	movw	r1, #710	; 0x2c6
 801219a:	4823      	ldr	r0, [pc, #140]	; (8012228 <rxSessionWritePayload+0x1bc>)
 801219c:	f000 ff46 	bl	801302c <__assert_func>
 80121a0:	68bb      	ldr	r3, [r7, #8]
 80121a2:	691a      	ldr	r2, [r3, #16]
 80121a4:	68bb      	ldr	r3, [r7, #8]
 80121a6:	68db      	ldr	r3, [r3, #12]
 80121a8:	4413      	add	r3, r2
 80121aa:	693a      	ldr	r2, [r7, #16]
 80121ac:	6a39      	ldr	r1, [r7, #32]
 80121ae:	4618      	mov	r0, r3
 80121b0:	f002 f8e5 	bl	801437e <memcpy>
 80121b4:	68bb      	ldr	r3, [r7, #8]
 80121b6:	68da      	ldr	r2, [r3, #12]
 80121b8:	693b      	ldr	r3, [r7, #16]
 80121ba:	441a      	add	r2, r3
 80121bc:	68bb      	ldr	r3, [r7, #8]
 80121be:	60da      	str	r2, [r3, #12]
 80121c0:	68bb      	ldr	r3, [r7, #8]
 80121c2:	68db      	ldr	r3, [r3, #12]
 80121c4:	687a      	ldr	r2, [r7, #4]
 80121c6:	429a      	cmp	r2, r3
 80121c8:	d219      	bcs.n	80121fe <rxSessionWritePayload+0x192>
 80121ca:	4b1a      	ldr	r3, [pc, #104]	; (8012234 <rxSessionWritePayload+0x1c8>)
 80121cc:	4a15      	ldr	r2, [pc, #84]	; (8012224 <rxSessionWritePayload+0x1b8>)
 80121ce:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 80121d2:	4815      	ldr	r0, [pc, #84]	; (8012228 <rxSessionWritePayload+0x1bc>)
 80121d4:	f000 ff2a 	bl	801302c <__assert_func>
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	68db      	ldr	r3, [r3, #12]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d006      	beq.n	80121ee <rxSessionWritePayload+0x182>
 80121e0:	4b16      	ldr	r3, [pc, #88]	; (801223c <rxSessionWritePayload+0x1d0>)
 80121e2:	4a10      	ldr	r2, [pc, #64]	; (8012224 <rxSessionWritePayload+0x1b8>)
 80121e4:	f44f 7135 	mov.w	r1, #724	; 0x2d4
 80121e8:	480f      	ldr	r0, [pc, #60]	; (8012228 <rxSessionWritePayload+0x1bc>)
 80121ea:	f000 ff1f 	bl	801302c <__assert_func>
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d002      	beq.n	80121fa <rxSessionWritePayload+0x18e>
 80121f4:	f06f 0302 	mvn.w	r3, #2
 80121f8:	e000      	b.n	80121fc <rxSessionWritePayload+0x190>
 80121fa:	2300      	movs	r3, #0
 80121fc:	75fb      	strb	r3, [r7, #23]
 80121fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012202:	2b00      	cmp	r3, #0
 8012204:	dd06      	ble.n	8012214 <rxSessionWritePayload+0x1a8>
 8012206:	4b10      	ldr	r3, [pc, #64]	; (8012248 <rxSessionWritePayload+0x1dc>)
 8012208:	4a06      	ldr	r2, [pc, #24]	; (8012224 <rxSessionWritePayload+0x1b8>)
 801220a:	f240 21d7 	movw	r1, #727	; 0x2d7
 801220e:	4806      	ldr	r0, [pc, #24]	; (8012228 <rxSessionWritePayload+0x1bc>)
 8012210:	f000 ff0c 	bl	801302c <__assert_func>
 8012214:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012218:	4618      	mov	r0, r3
 801221a:	3718      	adds	r7, #24
 801221c:	46bd      	mov	sp, r7
 801221e:	bd80      	pop	{r7, pc}
 8012220:	08017bec 	.word	0x08017bec
 8012224:	08018980 	.word	0x08018980
 8012228:	08017a28 	.word	0x08017a28
 801222c:	08017f48 	.word	0x08017f48
 8012230:	08017ae4 	.word	0x08017ae4
 8012234:	08017f5c 	.word	0x08017f5c
 8012238:	08017f78 	.word	0x08017f78
 801223c:	08017fa8 	.word	0x08017fa8
 8012240:	08017fc0 	.word	0x08017fc0
 8012244:	08017ff0 	.word	0x08017ff0
 8012248:	08018010 	.word	0x08018010

0801224c <rxSessionRestart>:
 801224c:	b580      	push	{r7, lr}
 801224e:	b082      	sub	sp, #8
 8012250:	af00      	add	r7, sp, #0
 8012252:	6078      	str	r0, [r7, #4]
 8012254:	6039      	str	r1, [r7, #0]
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d106      	bne.n	801226a <rxSessionRestart+0x1e>
 801225c:	4b1a      	ldr	r3, [pc, #104]	; (80122c8 <rxSessionRestart+0x7c>)
 801225e:	4a1b      	ldr	r2, [pc, #108]	; (80122cc <rxSessionRestart+0x80>)
 8012260:	f240 21dd 	movw	r1, #733	; 0x2dd
 8012264:	481a      	ldr	r0, [pc, #104]	; (80122d0 <rxSessionRestart+0x84>)
 8012266:	f000 fee1 	bl	801302c <__assert_func>
 801226a:	683b      	ldr	r3, [r7, #0]
 801226c:	2b00      	cmp	r3, #0
 801226e:	d106      	bne.n	801227e <rxSessionRestart+0x32>
 8012270:	4b18      	ldr	r3, [pc, #96]	; (80122d4 <rxSessionRestart+0x88>)
 8012272:	4a16      	ldr	r2, [pc, #88]	; (80122cc <rxSessionRestart+0x80>)
 8012274:	f240 21de 	movw	r1, #734	; 0x2de
 8012278:	4815      	ldr	r0, [pc, #84]	; (80122d0 <rxSessionRestart+0x84>)
 801227a:	f000 fed7 	bl	801302c <__assert_func>
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	68db      	ldr	r3, [r3, #12]
 8012282:	683a      	ldr	r2, [r7, #0]
 8012284:	6912      	ldr	r2, [r2, #16]
 8012286:	4611      	mov	r1, r2
 8012288:	6878      	ldr	r0, [r7, #4]
 801228a:	4798      	blx	r3
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	2200      	movs	r2, #0
 8012290:	609a      	str	r2, [r3, #8]
 8012292:	683b      	ldr	r3, [r7, #0]
 8012294:	2200      	movs	r2, #0
 8012296:	60da      	str	r2, [r3, #12]
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	2200      	movs	r2, #0
 801229c:	611a      	str	r2, [r3, #16]
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80122a4:	829a      	strh	r2, [r3, #20]
 80122a6:	683b      	ldr	r3, [r7, #0]
 80122a8:	7d9b      	ldrb	r3, [r3, #22]
 80122aa:	3301      	adds	r3, #1
 80122ac:	b2db      	uxtb	r3, r3
 80122ae:	f003 031f 	and.w	r3, r3, #31
 80122b2:	b2da      	uxtb	r2, r3
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	759a      	strb	r2, [r3, #22]
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	2201      	movs	r2, #1
 80122bc:	761a      	strb	r2, [r3, #24]
 80122be:	bf00      	nop
 80122c0:	3708      	adds	r7, #8
 80122c2:	46bd      	mov	sp, r7
 80122c4:	bd80      	pop	{r7, pc}
 80122c6:	bf00      	nop
 80122c8:	08017bec 	.word	0x08017bec
 80122cc:	08018954 	.word	0x08018954
 80122d0:	08017a28 	.word	0x08017a28
 80122d4:	08017f48 	.word	0x08017f48

080122d8 <rxSessionAcceptFrame>:
 80122d8:	b580      	push	{r7, lr}
 80122da:	b088      	sub	sp, #32
 80122dc:	af02      	add	r7, sp, #8
 80122de:	60f8      	str	r0, [r7, #12]
 80122e0:	60b9      	str	r1, [r7, #8]
 80122e2:	607a      	str	r2, [r7, #4]
 80122e4:	603b      	str	r3, [r7, #0]
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d106      	bne.n	80122fa <rxSessionAcceptFrame+0x22>
 80122ec:	4b81      	ldr	r3, [pc, #516]	; (80124f4 <rxSessionAcceptFrame+0x21c>)
 80122ee:	4a82      	ldr	r2, [pc, #520]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 80122f0:	f240 21ef 	movw	r1, #751	; 0x2ef
 80122f4:	4881      	ldr	r0, [pc, #516]	; (80124fc <rxSessionAcceptFrame+0x224>)
 80122f6:	f000 fe99 	bl	801302c <__assert_func>
 80122fa:	68bb      	ldr	r3, [r7, #8]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d106      	bne.n	801230e <rxSessionAcceptFrame+0x36>
 8012300:	4b7f      	ldr	r3, [pc, #508]	; (8012500 <rxSessionAcceptFrame+0x228>)
 8012302:	4a7d      	ldr	r2, [pc, #500]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 8012304:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8012308:	487c      	ldr	r0, [pc, #496]	; (80124fc <rxSessionAcceptFrame+0x224>)
 801230a:	f000 fe8f 	bl	801302c <__assert_func>
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	2b00      	cmp	r3, #0
 8012312:	d106      	bne.n	8012322 <rxSessionAcceptFrame+0x4a>
 8012314:	4b7b      	ldr	r3, [pc, #492]	; (8012504 <rxSessionAcceptFrame+0x22c>)
 8012316:	4a78      	ldr	r2, [pc, #480]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 8012318:	f240 21f1 	movw	r1, #753	; 0x2f1
 801231c:	4877      	ldr	r0, [pc, #476]	; (80124fc <rxSessionAcceptFrame+0x224>)
 801231e:	f000 fe85 	bl	801302c <__assert_func>
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	699b      	ldr	r3, [r3, #24]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d106      	bne.n	8012338 <rxSessionAcceptFrame+0x60>
 801232a:	4b77      	ldr	r3, [pc, #476]	; (8012508 <rxSessionAcceptFrame+0x230>)
 801232c:	4a72      	ldr	r2, [pc, #456]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 801232e:	f240 21f2 	movw	r1, #754	; 0x2f2
 8012332:	4872      	ldr	r0, [pc, #456]	; (80124fc <rxSessionAcceptFrame+0x224>)
 8012334:	f000 fe7a 	bl	801302c <__assert_func>
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	7b9b      	ldrb	r3, [r3, #14]
 801233c:	2b1f      	cmp	r3, #31
 801233e:	d906      	bls.n	801234e <rxSessionAcceptFrame+0x76>
 8012340:	4b72      	ldr	r3, [pc, #456]	; (801250c <rxSessionAcceptFrame+0x234>)
 8012342:	4a6d      	ldr	r2, [pc, #436]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 8012344:	f240 21f3 	movw	r1, #755	; 0x2f3
 8012348:	486c      	ldr	r0, [pc, #432]	; (80124fc <rxSessionAcceptFrame+0x224>)
 801234a:	f000 fe6f 	bl	801302c <__assert_func>
 801234e:	6a3b      	ldr	r3, [r7, #32]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d106      	bne.n	8012362 <rxSessionAcceptFrame+0x8a>
 8012354:	4b6e      	ldr	r3, [pc, #440]	; (8012510 <rxSessionAcceptFrame+0x238>)
 8012356:	4a68      	ldr	r2, [pc, #416]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 8012358:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 801235c:	4867      	ldr	r0, [pc, #412]	; (80124fc <rxSessionAcceptFrame+0x224>)
 801235e:	f000 fe65 	bl	801302c <__assert_func>
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	7bdb      	ldrb	r3, [r3, #15]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d005      	beq.n	8012376 <rxSessionAcceptFrame+0x9e>
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012370:	68b9      	ldr	r1, [r7, #8]
 8012372:	e9c1 2300 	strd	r2, r3, [r1]
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	7bdb      	ldrb	r3, [r3, #15]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d005      	beq.n	801238a <rxSessionAcceptFrame+0xb2>
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	7c1b      	ldrb	r3, [r3, #16]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d001      	beq.n	801238a <rxSessionAcceptFrame+0xb2>
 8012386:	2301      	movs	r3, #1
 8012388:	e000      	b.n	801238c <rxSessionAcceptFrame+0xb4>
 801238a:	2300      	movs	r3, #0
 801238c:	75bb      	strb	r3, [r7, #22]
 801238e:	7dbb      	ldrb	r3, [r7, #22]
 8012390:	f003 0301 	and.w	r3, r3, #1
 8012394:	75bb      	strb	r3, [r7, #22]
 8012396:	7dbb      	ldrb	r3, [r7, #22]
 8012398:	f083 0301 	eor.w	r3, r3, #1
 801239c:	b2db      	uxtb	r3, r3
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d00c      	beq.n	80123bc <rxSessionAcceptFrame+0xe4>
 80123a2:	68bb      	ldr	r3, [r7, #8]
 80123a4:	8a98      	ldrh	r0, [r3, #20]
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	6959      	ldr	r1, [r3, #20]
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	699b      	ldr	r3, [r3, #24]
 80123ae:	461a      	mov	r2, r3
 80123b0:	f7fe fed6 	bl	8011160 <crcAdd>
 80123b4:	4603      	mov	r3, r0
 80123b6:	461a      	mov	r2, r3
 80123b8:	68bb      	ldr	r3, [r7, #8]
 80123ba:	829a      	strh	r2, [r3, #20]
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	695a      	ldr	r2, [r3, #20]
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	699b      	ldr	r3, [r3, #24]
 80123c4:	9300      	str	r3, [sp, #0]
 80123c6:	4613      	mov	r3, r2
 80123c8:	683a      	ldr	r2, [r7, #0]
 80123ca:	68b9      	ldr	r1, [r7, #8]
 80123cc:	68f8      	ldr	r0, [r7, #12]
 80123ce:	f7ff fe4d 	bl	801206c <rxSessionWritePayload>
 80123d2:	4603      	mov	r3, r0
 80123d4:	75fb      	strb	r3, [r7, #23]
 80123d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	da10      	bge.n	8012400 <rxSessionAcceptFrame+0x128>
 80123de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80123e2:	f113 0f03 	cmn.w	r3, #3
 80123e6:	d006      	beq.n	80123f6 <rxSessionAcceptFrame+0x11e>
 80123e8:	4b4a      	ldr	r3, [pc, #296]	; (8012514 <rxSessionAcceptFrame+0x23c>)
 80123ea:	4a43      	ldr	r2, [pc, #268]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 80123ec:	f240 3106 	movw	r1, #774	; 0x306
 80123f0:	4842      	ldr	r0, [pc, #264]	; (80124fc <rxSessionAcceptFrame+0x224>)
 80123f2:	f000 fe1b 	bl	801302c <__assert_func>
 80123f6:	68b9      	ldr	r1, [r7, #8]
 80123f8:	68f8      	ldr	r0, [r7, #12]
 80123fa:	f7ff ff27 	bl	801224c <rxSessionRestart>
 80123fe:	e072      	b.n	80124e6 <rxSessionAcceptFrame+0x20e>
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	7c1b      	ldrb	r3, [r3, #16]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d05f      	beq.n	80124c8 <rxSessionAcceptFrame+0x1f0>
 8012408:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d006      	beq.n	801241e <rxSessionAcceptFrame+0x146>
 8012410:	4b41      	ldr	r3, [pc, #260]	; (8012518 <rxSessionAcceptFrame+0x240>)
 8012412:	4a39      	ldr	r2, [pc, #228]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 8012414:	f240 310b 	movw	r1, #779	; 0x30b
 8012418:	4838      	ldr	r0, [pc, #224]	; (80124fc <rxSessionAcceptFrame+0x224>)
 801241a:	f000 fe07 	bl	801302c <__assert_func>
 801241e:	7dbb      	ldrb	r3, [r7, #22]
 8012420:	2b00      	cmp	r3, #0
 8012422:	d103      	bne.n	801242c <rxSessionAcceptFrame+0x154>
 8012424:	68bb      	ldr	r3, [r7, #8]
 8012426:	8a9b      	ldrh	r3, [r3, #20]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d148      	bne.n	80124be <rxSessionAcceptFrame+0x1e6>
 801242c:	2301      	movs	r3, #1
 801242e:	75fb      	strb	r3, [r7, #23]
 8012430:	6a3b      	ldr	r3, [r7, #32]
 8012432:	4619      	mov	r1, r3
 8012434:	6878      	ldr	r0, [r7, #4]
 8012436:	f7ff fd95 	bl	8011f64 <rxInitTransferMetadataFromFrame>
 801243a:	68bb      	ldr	r3, [r7, #8]
 801243c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012440:	6a39      	ldr	r1, [r7, #32]
 8012442:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8012446:	68bb      	ldr	r3, [r7, #8]
 8012448:	68da      	ldr	r2, [r3, #12]
 801244a:	6a3b      	ldr	r3, [r7, #32]
 801244c:	611a      	str	r2, [r3, #16]
 801244e:	68bb      	ldr	r3, [r7, #8]
 8012450:	691a      	ldr	r2, [r3, #16]
 8012452:	6a3b      	ldr	r3, [r7, #32]
 8012454:	615a      	str	r2, [r3, #20]
 8012456:	68bb      	ldr	r3, [r7, #8]
 8012458:	689a      	ldr	r2, [r3, #8]
 801245a:	68bb      	ldr	r3, [r7, #8]
 801245c:	68db      	ldr	r3, [r3, #12]
 801245e:	429a      	cmp	r2, r3
 8012460:	d206      	bcs.n	8012470 <rxSessionAcceptFrame+0x198>
 8012462:	4b2e      	ldr	r3, [pc, #184]	; (801251c <rxSessionAcceptFrame+0x244>)
 8012464:	4a24      	ldr	r2, [pc, #144]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 8012466:	f240 3115 	movw	r1, #789	; 0x315
 801246a:	4824      	ldr	r0, [pc, #144]	; (80124fc <rxSessionAcceptFrame+0x224>)
 801246c:	f000 fdde 	bl	801302c <__assert_func>
 8012470:	68bb      	ldr	r3, [r7, #8]
 8012472:	689a      	ldr	r2, [r3, #8]
 8012474:	68bb      	ldr	r3, [r7, #8]
 8012476:	68db      	ldr	r3, [r3, #12]
 8012478:	1ad3      	subs	r3, r2, r3
 801247a:	613b      	str	r3, [r7, #16]
 801247c:	7dbb      	ldrb	r3, [r7, #22]
 801247e:	f083 0301 	eor.w	r3, r3, #1
 8012482:	b2db      	uxtb	r3, r3
 8012484:	2b00      	cmp	r3, #0
 8012486:	d017      	beq.n	80124b8 <rxSessionAcceptFrame+0x1e0>
 8012488:	693b      	ldr	r3, [r7, #16]
 801248a:	2b01      	cmp	r3, #1
 801248c:	d814      	bhi.n	80124b8 <rxSessionAcceptFrame+0x1e0>
 801248e:	6a3b      	ldr	r3, [r7, #32]
 8012490:	691a      	ldr	r2, [r3, #16]
 8012492:	693b      	ldr	r3, [r7, #16]
 8012494:	f1c3 0302 	rsb	r3, r3, #2
 8012498:	429a      	cmp	r2, r3
 801249a:	d206      	bcs.n	80124aa <rxSessionAcceptFrame+0x1d2>
 801249c:	4b20      	ldr	r3, [pc, #128]	; (8012520 <rxSessionAcceptFrame+0x248>)
 801249e:	4a16      	ldr	r2, [pc, #88]	; (80124f8 <rxSessionAcceptFrame+0x220>)
 80124a0:	f240 3119 	movw	r1, #793	; 0x319
 80124a4:	4815      	ldr	r0, [pc, #84]	; (80124fc <rxSessionAcceptFrame+0x224>)
 80124a6:	f000 fdc1 	bl	801302c <__assert_func>
 80124aa:	6a3b      	ldr	r3, [r7, #32]
 80124ac:	691a      	ldr	r2, [r3, #16]
 80124ae:	693b      	ldr	r3, [r7, #16]
 80124b0:	4413      	add	r3, r2
 80124b2:	1e9a      	subs	r2, r3, #2
 80124b4:	6a3b      	ldr	r3, [r7, #32]
 80124b6:	611a      	str	r2, [r3, #16]
 80124b8:	68bb      	ldr	r3, [r7, #8]
 80124ba:	2200      	movs	r2, #0
 80124bc:	611a      	str	r2, [r3, #16]
 80124be:	68b9      	ldr	r1, [r7, #8]
 80124c0:	68f8      	ldr	r0, [r7, #12]
 80124c2:	f7ff fec3 	bl	801224c <rxSessionRestart>
 80124c6:	e00e      	b.n	80124e6 <rxSessionAcceptFrame+0x20e>
 80124c8:	68bb      	ldr	r3, [r7, #8]
 80124ca:	7e1b      	ldrb	r3, [r3, #24]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	bf14      	ite	ne
 80124d0:	2301      	movne	r3, #1
 80124d2:	2300      	moveq	r3, #0
 80124d4:	b2db      	uxtb	r3, r3
 80124d6:	f083 0301 	eor.w	r3, r3, #1
 80124da:	b2db      	uxtb	r3, r3
 80124dc:	f003 0301 	and.w	r3, r3, #1
 80124e0:	b2da      	uxtb	r2, r3
 80124e2:	68bb      	ldr	r3, [r7, #8]
 80124e4:	761a      	strb	r2, [r3, #24]
 80124e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80124ea:	4618      	mov	r0, r3
 80124ec:	3718      	adds	r7, #24
 80124ee:	46bd      	mov	sp, r7
 80124f0:	bd80      	pop	{r7, pc}
 80124f2:	bf00      	nop
 80124f4:	08017bec 	.word	0x08017bec
 80124f8:	08018968 	.word	0x08018968
 80124fc:	08017a28 	.word	0x08017a28
 8012500:	08017f48 	.word	0x08017f48
 8012504:	08017e80 	.word	0x08017e80
 8012508:	08017edc 	.word	0x08017edc
 801250c:	0801801c 	.word	0x0801801c
 8012510:	08017efc 	.word	0x08017efc
 8012514:	08018044 	.word	0x08018044
 8012518:	08018050 	.word	0x08018050
 801251c:	0801805c 	.word	0x0801805c
 8012520:	0801808c 	.word	0x0801808c

08012524 <rxSessionUpdate>:
 8012524:	b5b0      	push	{r4, r5, r7, lr}
 8012526:	b088      	sub	sp, #32
 8012528:	af02      	add	r7, sp, #8
 801252a:	60f8      	str	r0, [r7, #12]
 801252c:	60b9      	str	r1, [r7, #8]
 801252e:	607a      	str	r2, [r7, #4]
 8012530:	70fb      	strb	r3, [r7, #3]
 8012532:	68fb      	ldr	r3, [r7, #12]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d106      	bne.n	8012546 <rxSessionUpdate+0x22>
 8012538:	4b6d      	ldr	r3, [pc, #436]	; (80126f0 <rxSessionUpdate+0x1cc>)
 801253a:	4a6e      	ldr	r2, [pc, #440]	; (80126f4 <rxSessionUpdate+0x1d0>)
 801253c:	f240 3137 	movw	r1, #823	; 0x337
 8012540:	486d      	ldr	r0, [pc, #436]	; (80126f8 <rxSessionUpdate+0x1d4>)
 8012542:	f000 fd73 	bl	801302c <__assert_func>
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	2b00      	cmp	r3, #0
 801254a:	d106      	bne.n	801255a <rxSessionUpdate+0x36>
 801254c:	4b6b      	ldr	r3, [pc, #428]	; (80126fc <rxSessionUpdate+0x1d8>)
 801254e:	4a69      	ldr	r2, [pc, #420]	; (80126f4 <rxSessionUpdate+0x1d0>)
 8012550:	f44f 714e 	mov.w	r1, #824	; 0x338
 8012554:	4868      	ldr	r0, [pc, #416]	; (80126f8 <rxSessionUpdate+0x1d4>)
 8012556:	f000 fd69 	bl	801302c <__assert_func>
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d106      	bne.n	801256e <rxSessionUpdate+0x4a>
 8012560:	4b67      	ldr	r3, [pc, #412]	; (8012700 <rxSessionUpdate+0x1dc>)
 8012562:	4a64      	ldr	r2, [pc, #400]	; (80126f4 <rxSessionUpdate+0x1d0>)
 8012564:	f240 3139 	movw	r1, #825	; 0x339
 8012568:	4863      	ldr	r0, [pc, #396]	; (80126f8 <rxSessionUpdate+0x1d4>)
 801256a:	f000 fd5f 	bl	801302c <__assert_func>
 801256e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012570:	2b00      	cmp	r3, #0
 8012572:	d106      	bne.n	8012582 <rxSessionUpdate+0x5e>
 8012574:	4b63      	ldr	r3, [pc, #396]	; (8012704 <rxSessionUpdate+0x1e0>)
 8012576:	4a5f      	ldr	r2, [pc, #380]	; (80126f4 <rxSessionUpdate+0x1d0>)
 8012578:	f240 313a 	movw	r1, #826	; 0x33a
 801257c:	485e      	ldr	r0, [pc, #376]	; (80126f8 <rxSessionUpdate+0x1d4>)
 801257e:	f000 fd55 	bl	801302c <__assert_func>
 8012582:	68bb      	ldr	r3, [r7, #8]
 8012584:	7d9b      	ldrb	r3, [r3, #22]
 8012586:	2b1f      	cmp	r3, #31
 8012588:	d906      	bls.n	8012598 <rxSessionUpdate+0x74>
 801258a:	4b5f      	ldr	r3, [pc, #380]	; (8012708 <rxSessionUpdate+0x1e4>)
 801258c:	4a59      	ldr	r2, [pc, #356]	; (80126f4 <rxSessionUpdate+0x1d0>)
 801258e:	f240 313b 	movw	r1, #827	; 0x33b
 8012592:	4859      	ldr	r0, [pc, #356]	; (80126f8 <rxSessionUpdate+0x1d4>)
 8012594:	f000 fd4a 	bl	801302c <__assert_func>
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	7b9b      	ldrb	r3, [r3, #14]
 801259c:	2b1f      	cmp	r3, #31
 801259e:	d906      	bls.n	80125ae <rxSessionUpdate+0x8a>
 80125a0:	4b5a      	ldr	r3, [pc, #360]	; (801270c <rxSessionUpdate+0x1e8>)
 80125a2:	4a54      	ldr	r2, [pc, #336]	; (80126f4 <rxSessionUpdate+0x1d0>)
 80125a4:	f44f 714f 	mov.w	r1, #828	; 0x33c
 80125a8:	4853      	ldr	r0, [pc, #332]	; (80126f8 <rxSessionUpdate+0x1d4>)
 80125aa:	f000 fd3f 	bl	801302c <__assert_func>
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125b4:	68b9      	ldr	r1, [r7, #8]
 80125b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80125ba:	4290      	cmp	r0, r2
 80125bc:	eb71 0303 	sbcs.w	r3, r1, r3
 80125c0:	d20f      	bcs.n	80125e2 <rxSessionUpdate+0xbe>
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80125c8:	68bb      	ldr	r3, [r7, #8]
 80125ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ce:	1a84      	subs	r4, r0, r2
 80125d0:	eb61 0503 	sbc.w	r5, r1, r3
 80125d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80125d8:	42a2      	cmp	r2, r4
 80125da:	41ab      	sbcs	r3, r5
 80125dc:	d201      	bcs.n	80125e2 <rxSessionUpdate+0xbe>
 80125de:	2301      	movs	r3, #1
 80125e0:	e000      	b.n	80125e4 <rxSessionUpdate+0xc0>
 80125e2:	2300      	movs	r3, #0
 80125e4:	75bb      	strb	r3, [r7, #22]
 80125e6:	7dbb      	ldrb	r3, [r7, #22]
 80125e8:	f003 0301 	and.w	r3, r3, #1
 80125ec:	75bb      	strb	r3, [r7, #22]
 80125ee:	68bb      	ldr	r3, [r7, #8]
 80125f0:	7d9a      	ldrb	r2, [r3, #22]
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	7b9b      	ldrb	r3, [r3, #14]
 80125f6:	4619      	mov	r1, r3
 80125f8:	4610      	mov	r0, r2
 80125fa:	f7ff fcf9 	bl	8011ff0 <rxComputeTransferIDDifference>
 80125fe:	4603      	mov	r3, r0
 8012600:	2b01      	cmp	r3, #1
 8012602:	bf8c      	ite	hi
 8012604:	2301      	movhi	r3, #1
 8012606:	2300      	movls	r3, #0
 8012608:	757b      	strb	r3, [r7, #21]
 801260a:	7dbb      	ldrb	r3, [r7, #22]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d10b      	bne.n	8012628 <rxSessionUpdate+0x104>
 8012610:	68bb      	ldr	r3, [r7, #8]
 8012612:	7ddb      	ldrb	r3, [r3, #23]
 8012614:	78fa      	ldrb	r2, [r7, #3]
 8012616:	429a      	cmp	r2, r3
 8012618:	d108      	bne.n	801262c <rxSessionUpdate+0x108>
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	7bdb      	ldrb	r3, [r3, #15]
 801261e:	2b00      	cmp	r3, #0
 8012620:	d004      	beq.n	801262c <rxSessionUpdate+0x108>
 8012622:	7d7b      	ldrb	r3, [r7, #21]
 8012624:	2b00      	cmp	r3, #0
 8012626:	d001      	beq.n	801262c <rxSessionUpdate+0x108>
 8012628:	2301      	movs	r3, #1
 801262a:	e000      	b.n	801262e <rxSessionUpdate+0x10a>
 801262c:	2300      	movs	r3, #0
 801262e:	753b      	strb	r3, [r7, #20]
 8012630:	7d3b      	ldrb	r3, [r7, #20]
 8012632:	f003 0301 	and.w	r3, r3, #1
 8012636:	753b      	strb	r3, [r7, #20]
 8012638:	7d3b      	ldrb	r3, [r7, #20]
 801263a:	2b00      	cmp	r3, #0
 801263c:	d013      	beq.n	8012666 <rxSessionUpdate+0x142>
 801263e:	68bb      	ldr	r3, [r7, #8]
 8012640:	2200      	movs	r2, #0
 8012642:	609a      	str	r2, [r3, #8]
 8012644:	68bb      	ldr	r3, [r7, #8]
 8012646:	2200      	movs	r2, #0
 8012648:	60da      	str	r2, [r3, #12]
 801264a:	68bb      	ldr	r3, [r7, #8]
 801264c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012650:	829a      	strh	r2, [r3, #20]
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	7b9a      	ldrb	r2, [r3, #14]
 8012656:	68bb      	ldr	r3, [r7, #8]
 8012658:	759a      	strb	r2, [r3, #22]
 801265a:	68bb      	ldr	r3, [r7, #8]
 801265c:	2201      	movs	r2, #1
 801265e:	761a      	strb	r2, [r3, #24]
 8012660:	68bb      	ldr	r3, [r7, #8]
 8012662:	78fa      	ldrb	r2, [r7, #3]
 8012664:	75da      	strb	r2, [r3, #23]
 8012666:	2300      	movs	r3, #0
 8012668:	75fb      	strb	r3, [r7, #23]
 801266a:	7d3b      	ldrb	r3, [r7, #20]
 801266c:	2b00      	cmp	r3, #0
 801266e:	d00b      	beq.n	8012688 <rxSessionUpdate+0x164>
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	7bdb      	ldrb	r3, [r3, #15]
 8012674:	f083 0301 	eor.w	r3, r3, #1
 8012678:	b2db      	uxtb	r3, r3
 801267a:	2b00      	cmp	r3, #0
 801267c:	d004      	beq.n	8012688 <rxSessionUpdate+0x164>
 801267e:	68b9      	ldr	r1, [r7, #8]
 8012680:	68f8      	ldr	r0, [r7, #12]
 8012682:	f7ff fde3 	bl	801224c <rxSessionRestart>
 8012686:	e02c      	b.n	80126e2 <rxSessionUpdate+0x1be>
 8012688:	68bb      	ldr	r3, [r7, #8]
 801268a:	7ddb      	ldrb	r3, [r3, #23]
 801268c:	78fa      	ldrb	r2, [r7, #3]
 801268e:	429a      	cmp	r2, r3
 8012690:	bf0c      	ite	eq
 8012692:	2301      	moveq	r3, #1
 8012694:	2300      	movne	r3, #0
 8012696:	74fb      	strb	r3, [r7, #19]
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	7c5a      	ldrb	r2, [r3, #17]
 801269c:	68bb      	ldr	r3, [r7, #8]
 801269e:	7e1b      	ldrb	r3, [r3, #24]
 80126a0:	429a      	cmp	r2, r3
 80126a2:	bf0c      	ite	eq
 80126a4:	2301      	moveq	r3, #1
 80126a6:	2300      	movne	r3, #0
 80126a8:	74bb      	strb	r3, [r7, #18]
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	7b9a      	ldrb	r2, [r3, #14]
 80126ae:	68bb      	ldr	r3, [r7, #8]
 80126b0:	7d9b      	ldrb	r3, [r3, #22]
 80126b2:	429a      	cmp	r2, r3
 80126b4:	bf0c      	ite	eq
 80126b6:	2301      	moveq	r3, #1
 80126b8:	2300      	movne	r3, #0
 80126ba:	747b      	strb	r3, [r7, #17]
 80126bc:	7cfb      	ldrb	r3, [r7, #19]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d00f      	beq.n	80126e2 <rxSessionUpdate+0x1be>
 80126c2:	7cbb      	ldrb	r3, [r7, #18]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d00c      	beq.n	80126e2 <rxSessionUpdate+0x1be>
 80126c8:	7c7b      	ldrb	r3, [r7, #17]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d009      	beq.n	80126e2 <rxSessionUpdate+0x1be>
 80126ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80126d0:	9300      	str	r3, [sp, #0]
 80126d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126d4:	687a      	ldr	r2, [r7, #4]
 80126d6:	68b9      	ldr	r1, [r7, #8]
 80126d8:	68f8      	ldr	r0, [r7, #12]
 80126da:	f7ff fdfd 	bl	80122d8 <rxSessionAcceptFrame>
 80126de:	4603      	mov	r3, r0
 80126e0:	75fb      	strb	r3, [r7, #23]
 80126e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80126e6:	4618      	mov	r0, r3
 80126e8:	3718      	adds	r7, #24
 80126ea:	46bd      	mov	sp, r7
 80126ec:	bdb0      	pop	{r4, r5, r7, pc}
 80126ee:	bf00      	nop
 80126f0:	08017bec 	.word	0x08017bec
 80126f4:	08018924 	.word	0x08018924
 80126f8:	08017a28 	.word	0x08017a28
 80126fc:	08017f48 	.word	0x08017f48
 8012700:	08017e80 	.word	0x08017e80
 8012704:	08017efc 	.word	0x08017efc
 8012708:	080180c4 	.word	0x080180c4
 801270c:	0801801c 	.word	0x0801801c

08012710 <rxAcceptFrame>:
 8012710:	b5b0      	push	{r4, r5, r7, lr}
 8012712:	b08c      	sub	sp, #48	; 0x30
 8012714:	af04      	add	r7, sp, #16
 8012716:	60f8      	str	r0, [r7, #12]
 8012718:	60b9      	str	r1, [r7, #8]
 801271a:	607a      	str	r2, [r7, #4]
 801271c:	70fb      	strb	r3, [r7, #3]
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d106      	bne.n	8012732 <rxAcceptFrame+0x22>
 8012724:	4b85      	ldr	r3, [pc, #532]	; (801293c <rxAcceptFrame+0x22c>)
 8012726:	4a86      	ldr	r2, [pc, #536]	; (8012940 <rxAcceptFrame+0x230>)
 8012728:	f44f 715a 	mov.w	r1, #872	; 0x368
 801272c:	4885      	ldr	r0, [pc, #532]	; (8012944 <rxAcceptFrame+0x234>)
 801272e:	f000 fc7d 	bl	801302c <__assert_func>
 8012732:	68bb      	ldr	r3, [r7, #8]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d106      	bne.n	8012746 <rxAcceptFrame+0x36>
 8012738:	4b83      	ldr	r3, [pc, #524]	; (8012948 <rxAcceptFrame+0x238>)
 801273a:	4a81      	ldr	r2, [pc, #516]	; (8012940 <rxAcceptFrame+0x230>)
 801273c:	f240 3169 	movw	r1, #873	; 0x369
 8012740:	4880      	ldr	r0, [pc, #512]	; (8012944 <rxAcceptFrame+0x234>)
 8012742:	f000 fc73 	bl	801302c <__assert_func>
 8012746:	68bb      	ldr	r3, [r7, #8]
 8012748:	8b9a      	ldrh	r2, [r3, #28]
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	895b      	ldrh	r3, [r3, #10]
 801274e:	429a      	cmp	r2, r3
 8012750:	d006      	beq.n	8012760 <rxAcceptFrame+0x50>
 8012752:	4b7e      	ldr	r3, [pc, #504]	; (801294c <rxAcceptFrame+0x23c>)
 8012754:	4a7a      	ldr	r2, [pc, #488]	; (8012940 <rxAcceptFrame+0x230>)
 8012756:	f240 316a 	movw	r1, #874	; 0x36a
 801275a:	487a      	ldr	r0, [pc, #488]	; (8012944 <rxAcceptFrame+0x234>)
 801275c:	f000 fc66 	bl	801302c <__assert_func>
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d106      	bne.n	8012774 <rxAcceptFrame+0x64>
 8012766:	4b7a      	ldr	r3, [pc, #488]	; (8012950 <rxAcceptFrame+0x240>)
 8012768:	4a75      	ldr	r2, [pc, #468]	; (8012940 <rxAcceptFrame+0x230>)
 801276a:	f240 316b 	movw	r1, #875	; 0x36b
 801276e:	4875      	ldr	r0, [pc, #468]	; (8012944 <rxAcceptFrame+0x234>)
 8012770:	f000 fc5c 	bl	801302c <__assert_func>
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	699b      	ldr	r3, [r3, #24]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d106      	bne.n	801278a <rxAcceptFrame+0x7a>
 801277c:	4b75      	ldr	r3, [pc, #468]	; (8012954 <rxAcceptFrame+0x244>)
 801277e:	4a70      	ldr	r2, [pc, #448]	; (8012940 <rxAcceptFrame+0x230>)
 8012780:	f44f 715b 	mov.w	r1, #876	; 0x36c
 8012784:	486f      	ldr	r0, [pc, #444]	; (8012944 <rxAcceptFrame+0x234>)
 8012786:	f000 fc51 	bl	801302c <__assert_func>
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	7b9b      	ldrb	r3, [r3, #14]
 801278e:	2b1f      	cmp	r3, #31
 8012790:	d906      	bls.n	80127a0 <rxAcceptFrame+0x90>
 8012792:	4b71      	ldr	r3, [pc, #452]	; (8012958 <rxAcceptFrame+0x248>)
 8012794:	4a6a      	ldr	r2, [pc, #424]	; (8012940 <rxAcceptFrame+0x230>)
 8012796:	f240 316d 	movw	r1, #877	; 0x36d
 801279a:	486a      	ldr	r0, [pc, #424]	; (8012944 <rxAcceptFrame+0x234>)
 801279c:	f000 fc46 	bl	801302c <__assert_func>
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	7b5b      	ldrb	r3, [r3, #13]
 80127a4:	2bff      	cmp	r3, #255	; 0xff
 80127a6:	d00c      	beq.n	80127c2 <rxAcceptFrame+0xb2>
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	791a      	ldrb	r2, [r3, #4]
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	7b5b      	ldrb	r3, [r3, #13]
 80127b0:	429a      	cmp	r2, r3
 80127b2:	d006      	beq.n	80127c2 <rxAcceptFrame+0xb2>
 80127b4:	4b69      	ldr	r3, [pc, #420]	; (801295c <rxAcceptFrame+0x24c>)
 80127b6:	4a62      	ldr	r2, [pc, #392]	; (8012940 <rxAcceptFrame+0x230>)
 80127b8:	f240 316e 	movw	r1, #878	; 0x36e
 80127bc:	4861      	ldr	r0, [pc, #388]	; (8012944 <rxAcceptFrame+0x234>)
 80127be:	f000 fc35 	bl	801302c <__assert_func>
 80127c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d106      	bne.n	80127d6 <rxAcceptFrame+0xc6>
 80127c8:	4b65      	ldr	r3, [pc, #404]	; (8012960 <rxAcceptFrame+0x250>)
 80127ca:	4a5d      	ldr	r2, [pc, #372]	; (8012940 <rxAcceptFrame+0x230>)
 80127cc:	f240 316f 	movw	r1, #879	; 0x36f
 80127d0:	485c      	ldr	r0, [pc, #368]	; (8012944 <rxAcceptFrame+0x234>)
 80127d2:	f000 fc2b 	bl	801302c <__assert_func>
 80127d6:	2300      	movs	r3, #0
 80127d8:	77fb      	strb	r3, [r7, #31]
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	7b1b      	ldrb	r3, [r3, #12]
 80127de:	b25b      	sxtb	r3, r3
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	db6c      	blt.n	80128be <rxAcceptFrame+0x1ae>
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	7b1b      	ldrb	r3, [r3, #12]
 80127e8:	68ba      	ldr	r2, [r7, #8]
 80127ea:	3308      	adds	r3, #8
 80127ec:	009b      	lsls	r3, r3, #2
 80127ee:	4413      	add	r3, r2
 80127f0:	685b      	ldr	r3, [r3, #4]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d134      	bne.n	8012860 <rxAcceptFrame+0x150>
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	7bdb      	ldrb	r3, [r3, #15]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d030      	beq.n	8012860 <rxAcceptFrame+0x150>
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	689b      	ldr	r3, [r3, #8]
 8012802:	2120      	movs	r1, #32
 8012804:	68f8      	ldr	r0, [r7, #12]
 8012806:	4798      	blx	r3
 8012808:	6138      	str	r0, [r7, #16]
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	7b1b      	ldrb	r3, [r3, #12]
 801280e:	68ba      	ldr	r2, [r7, #8]
 8012810:	3308      	adds	r3, #8
 8012812:	009b      	lsls	r3, r3, #2
 8012814:	4413      	add	r3, r2
 8012816:	693a      	ldr	r2, [r7, #16]
 8012818:	605a      	str	r2, [r3, #4]
 801281a:	693b      	ldr	r3, [r7, #16]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d01d      	beq.n	801285c <rxAcceptFrame+0x14c>
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012826:	6939      	ldr	r1, [r7, #16]
 8012828:	e9c1 2300 	strd	r2, r3, [r1]
 801282c:	693b      	ldr	r3, [r7, #16]
 801282e:	2200      	movs	r2, #0
 8012830:	609a      	str	r2, [r3, #8]
 8012832:	693b      	ldr	r3, [r7, #16]
 8012834:	2200      	movs	r2, #0
 8012836:	60da      	str	r2, [r3, #12]
 8012838:	693b      	ldr	r3, [r7, #16]
 801283a:	2200      	movs	r2, #0
 801283c:	611a      	str	r2, [r3, #16]
 801283e:	693b      	ldr	r3, [r7, #16]
 8012840:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012844:	829a      	strh	r2, [r3, #20]
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	7b9a      	ldrb	r2, [r3, #14]
 801284a:	693b      	ldr	r3, [r7, #16]
 801284c:	759a      	strb	r2, [r3, #22]
 801284e:	693b      	ldr	r3, [r7, #16]
 8012850:	78fa      	ldrb	r2, [r7, #3]
 8012852:	75da      	strb	r2, [r3, #23]
 8012854:	693b      	ldr	r3, [r7, #16]
 8012856:	2201      	movs	r2, #1
 8012858:	761a      	strb	r2, [r3, #24]
 801285a:	e001      	b.n	8012860 <rxAcceptFrame+0x150>
 801285c:	23fd      	movs	r3, #253	; 0xfd
 801285e:	77fb      	strb	r3, [r7, #31]
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	7b1b      	ldrb	r3, [r3, #12]
 8012864:	68ba      	ldr	r2, [r7, #8]
 8012866:	3308      	adds	r3, #8
 8012868:	009b      	lsls	r3, r3, #2
 801286a:	4413      	add	r3, r2
 801286c:	685b      	ldr	r3, [r3, #4]
 801286e:	2b00      	cmp	r3, #0
 8012870:	d05e      	beq.n	8012930 <rxAcceptFrame+0x220>
 8012872:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012876:	2b00      	cmp	r3, #0
 8012878:	d006      	beq.n	8012888 <rxAcceptFrame+0x178>
 801287a:	4b3a      	ldr	r3, [pc, #232]	; (8012964 <rxAcceptFrame+0x254>)
 801287c:	4a30      	ldr	r2, [pc, #192]	; (8012940 <rxAcceptFrame+0x230>)
 801287e:	f240 318e 	movw	r1, #910	; 0x38e
 8012882:	4830      	ldr	r0, [pc, #192]	; (8012944 <rxAcceptFrame+0x234>)
 8012884:	f000 fbd2 	bl	801302c <__assert_func>
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	7b1b      	ldrb	r3, [r3, #12]
 801288c:	68ba      	ldr	r2, [r7, #8]
 801288e:	3308      	adds	r3, #8
 8012890:	009b      	lsls	r3, r3, #2
 8012892:	4413      	add	r3, r2
 8012894:	685c      	ldr	r4, [r3, #4]
 8012896:	68bb      	ldr	r3, [r7, #8]
 8012898:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801289c:	68b9      	ldr	r1, [r7, #8]
 801289e:	6989      	ldr	r1, [r1, #24]
 80128a0:	78fd      	ldrb	r5, [r7, #3]
 80128a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80128a4:	9003      	str	r0, [sp, #12]
 80128a6:	9102      	str	r1, [sp, #8]
 80128a8:	e9cd 2300 	strd	r2, r3, [sp]
 80128ac:	462b      	mov	r3, r5
 80128ae:	687a      	ldr	r2, [r7, #4]
 80128b0:	4621      	mov	r1, r4
 80128b2:	68f8      	ldr	r0, [r7, #12]
 80128b4:	f7ff fe36 	bl	8012524 <rxSessionUpdate>
 80128b8:	4603      	mov	r3, r0
 80128ba:	77fb      	strb	r3, [r7, #31]
 80128bc:	e038      	b.n	8012930 <rxAcceptFrame+0x220>
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	7b1b      	ldrb	r3, [r3, #12]
 80128c2:	2bff      	cmp	r3, #255	; 0xff
 80128c4:	d006      	beq.n	80128d4 <rxAcceptFrame+0x1c4>
 80128c6:	4b28      	ldr	r3, [pc, #160]	; (8012968 <rxAcceptFrame+0x258>)
 80128c8:	4a1d      	ldr	r2, [pc, #116]	; (8012940 <rxAcceptFrame+0x230>)
 80128ca:	f240 319a 	movw	r1, #922	; 0x39a
 80128ce:	481d      	ldr	r0, [pc, #116]	; (8012944 <rxAcceptFrame+0x234>)
 80128d0:	f000 fbac 	bl	801302c <__assert_func>
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	695a      	ldr	r2, [r3, #20]
 80128d8:	68bb      	ldr	r3, [r7, #8]
 80128da:	699b      	ldr	r3, [r3, #24]
 80128dc:	4293      	cmp	r3, r2
 80128de:	bf28      	it	cs
 80128e0:	4613      	movcs	r3, r2
 80128e2:	61bb      	str	r3, [r7, #24]
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	689b      	ldr	r3, [r3, #8]
 80128e8:	69b9      	ldr	r1, [r7, #24]
 80128ea:	68f8      	ldr	r0, [r7, #12]
 80128ec:	4798      	blx	r3
 80128ee:	6178      	str	r0, [r7, #20]
 80128f0:	697b      	ldr	r3, [r7, #20]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d01a      	beq.n	801292c <rxAcceptFrame+0x21c>
 80128f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128f8:	4619      	mov	r1, r3
 80128fa:	6878      	ldr	r0, [r7, #4]
 80128fc:	f7ff fb32 	bl	8011f64 <rxInitTransferMetadataFromFrame>
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012906:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012908:	e9c1 2302 	strd	r2, r3, [r1, #8]
 801290c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801290e:	69ba      	ldr	r2, [r7, #24]
 8012910:	611a      	str	r2, [r3, #16]
 8012912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012914:	697a      	ldr	r2, [r7, #20]
 8012916:	615a      	str	r2, [r3, #20]
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	699b      	ldr	r3, [r3, #24]
 801291c:	69ba      	ldr	r2, [r7, #24]
 801291e:	4619      	mov	r1, r3
 8012920:	6978      	ldr	r0, [r7, #20]
 8012922:	f001 fd2c 	bl	801437e <memcpy>
 8012926:	2301      	movs	r3, #1
 8012928:	77fb      	strb	r3, [r7, #31]
 801292a:	e001      	b.n	8012930 <rxAcceptFrame+0x220>
 801292c:	23fd      	movs	r3, #253	; 0xfd
 801292e:	77fb      	strb	r3, [r7, #31]
 8012930:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012934:	4618      	mov	r0, r3
 8012936:	3720      	adds	r7, #32
 8012938:	46bd      	mov	sp, r7
 801293a:	bdb0      	pop	{r4, r5, r7, pc}
 801293c:	08017bec 	.word	0x08017bec
 8012940:	08018914 	.word	0x08018914
 8012944:	08017a28 	.word	0x08017a28
 8012948:	080180ec 	.word	0x080180ec
 801294c:	08018108 	.word	0x08018108
 8012950:	08017e80 	.word	0x08017e80
 8012954:	08017edc 	.word	0x08017edc
 8012958:	0801801c 	.word	0x0801801c
 801295c:	08018130 	.word	0x08018130
 8012960:	08017efc 	.word	0x08017efc
 8012964:	08018188 	.word	0x08018188
 8012968:	08018194 	.word	0x08018194

0801296c <rxSubscriptionPredicateOnPortID>:
 801296c:	b480      	push	{r7}
 801296e:	b085      	sub	sp, #20
 8012970:	af00      	add	r7, sp, #0
 8012972:	6078      	str	r0, [r7, #4]
 8012974:	6039      	str	r1, [r7, #0]
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	881b      	ldrh	r3, [r3, #0]
 801297a:	81fb      	strh	r3, [r7, #14]
 801297c:	683b      	ldr	r3, [r7, #0]
 801297e:	8b9b      	ldrh	r3, [r3, #28]
 8012980:	81bb      	strh	r3, [r7, #12]
 8012982:	89fa      	ldrh	r2, [r7, #14]
 8012984:	89bb      	ldrh	r3, [r7, #12]
 8012986:	429a      	cmp	r2, r3
 8012988:	d00a      	beq.n	80129a0 <rxSubscriptionPredicateOnPortID+0x34>
 801298a:	89fa      	ldrh	r2, [r7, #14]
 801298c:	89bb      	ldrh	r3, [r7, #12]
 801298e:	429a      	cmp	r2, r3
 8012990:	bf8c      	ite	hi
 8012992:	2301      	movhi	r3, #1
 8012994:	2300      	movls	r3, #0
 8012996:	b2db      	uxtb	r3, r3
 8012998:	461a      	mov	r2, r3
 801299a:	4b05      	ldr	r3, [pc, #20]	; (80129b0 <rxSubscriptionPredicateOnPortID+0x44>)
 801299c:	569b      	ldrsb	r3, [r3, r2]
 801299e:	e000      	b.n	80129a2 <rxSubscriptionPredicateOnPortID+0x36>
 80129a0:	2300      	movs	r3, #0
 80129a2:	4618      	mov	r0, r3
 80129a4:	3714      	adds	r7, #20
 80129a6:	46bd      	mov	sp, r7
 80129a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129ac:	4770      	bx	lr
 80129ae:	bf00      	nop
 80129b0:	08018900 	.word	0x08018900

080129b4 <rxSubscriptionPredicateOnStruct>:
 80129b4:	b580      	push	{r7, lr}
 80129b6:	b082      	sub	sp, #8
 80129b8:	af00      	add	r7, sp, #0
 80129ba:	6078      	str	r0, [r7, #4]
 80129bc:	6039      	str	r1, [r7, #0]
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	331c      	adds	r3, #28
 80129c2:	6839      	ldr	r1, [r7, #0]
 80129c4:	4618      	mov	r0, r3
 80129c6:	f7ff ffd1 	bl	801296c <rxSubscriptionPredicateOnPortID>
 80129ca:	4603      	mov	r3, r0
 80129cc:	4618      	mov	r0, r3
 80129ce:	3708      	adds	r7, #8
 80129d0:	46bd      	mov	sp, r7
 80129d2:	bd80      	pop	{r7, pc}

080129d4 <canardInit>:
 80129d4:	b5b0      	push	{r4, r5, r7, lr}
 80129d6:	b08c      	sub	sp, #48	; 0x30
 80129d8:	af00      	add	r7, sp, #0
 80129da:	60f8      	str	r0, [r7, #12]
 80129dc:	60b9      	str	r1, [r7, #8]
 80129de:	607a      	str	r2, [r7, #4]
 80129e0:	68bb      	ldr	r3, [r7, #8]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d106      	bne.n	80129f4 <canardInit+0x20>
 80129e6:	4b16      	ldr	r3, [pc, #88]	; (8012a40 <canardInit+0x6c>)
 80129e8:	4a16      	ldr	r2, [pc, #88]	; (8012a44 <canardInit+0x70>)
 80129ea:	f240 31d6 	movw	r1, #982	; 0x3d6
 80129ee:	4816      	ldr	r0, [pc, #88]	; (8012a48 <canardInit+0x74>)
 80129f0:	f000 fb1c 	bl	801302c <__assert_func>
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d106      	bne.n	8012a08 <canardInit+0x34>
 80129fa:	4b14      	ldr	r3, [pc, #80]	; (8012a4c <canardInit+0x78>)
 80129fc:	4a11      	ldr	r2, [pc, #68]	; (8012a44 <canardInit+0x70>)
 80129fe:	f240 31d7 	movw	r1, #983	; 0x3d7
 8012a02:	4811      	ldr	r0, [pc, #68]	; (8012a48 <canardInit+0x74>)
 8012a04:	f000 fb12 	bl	801302c <__assert_func>
 8012a08:	2300      	movs	r3, #0
 8012a0a:	617b      	str	r3, [r7, #20]
 8012a0c:	23ff      	movs	r3, #255	; 0xff
 8012a0e:	763b      	strb	r3, [r7, #24]
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	61fb      	str	r3, [r7, #28]
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	623b      	str	r3, [r7, #32]
 8012a18:	2300      	movs	r3, #0
 8012a1a:	627b      	str	r3, [r7, #36]	; 0x24
 8012a1c:	2300      	movs	r3, #0
 8012a1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8012a20:	2300      	movs	r3, #0
 8012a22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	461d      	mov	r5, r3
 8012a28:	f107 0414 	add.w	r4, r7, #20
 8012a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012a30:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8012a34:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8012a38:	68f8      	ldr	r0, [r7, #12]
 8012a3a:	3730      	adds	r7, #48	; 0x30
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	bdb0      	pop	{r4, r5, r7, pc}
 8012a40:	080181b4 	.word	0x080181b4
 8012a44:	08018788 	.word	0x08018788
 8012a48:	08017a28 	.word	0x08017a28
 8012a4c:	080181d4 	.word	0x080181d4

08012a50 <canardTxInit>:
 8012a50:	b4b0      	push	{r4, r5, r7}
 8012a52:	b08b      	sub	sp, #44	; 0x2c
 8012a54:	af00      	add	r7, sp, #0
 8012a56:	60f8      	str	r0, [r7, #12]
 8012a58:	60b9      	str	r1, [r7, #8]
 8012a5a:	607a      	str	r2, [r7, #4]
 8012a5c:	68bb      	ldr	r3, [r7, #8]
 8012a5e:	617b      	str	r3, [r7, #20]
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	61bb      	str	r3, [r7, #24]
 8012a64:	2300      	movs	r3, #0
 8012a66:	61fb      	str	r3, [r7, #28]
 8012a68:	2300      	movs	r3, #0
 8012a6a:	623b      	str	r3, [r7, #32]
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	627b      	str	r3, [r7, #36]	; 0x24
 8012a70:	68fb      	ldr	r3, [r7, #12]
 8012a72:	461d      	mov	r5, r3
 8012a74:	f107 0414 	add.w	r4, r7, #20
 8012a78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012a7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012a7c:	6823      	ldr	r3, [r4, #0]
 8012a7e:	602b      	str	r3, [r5, #0]
 8012a80:	68f8      	ldr	r0, [r7, #12]
 8012a82:	372c      	adds	r7, #44	; 0x2c
 8012a84:	46bd      	mov	sp, r7
 8012a86:	bcb0      	pop	{r4, r5, r7}
 8012a88:	4770      	bx	lr
	...

08012a8c <canardTxPush>:
 8012a8c:	b580      	push	{r7, lr}
 8012a8e:	b08e      	sub	sp, #56	; 0x38
 8012a90:	af06      	add	r7, sp, #24
 8012a92:	60f8      	str	r0, [r7, #12]
 8012a94:	60b9      	str	r1, [r7, #8]
 8012a96:	e9c7 2300 	strd	r2, r3, [r7]
 8012a9a:	f06f 0301 	mvn.w	r3, #1
 8012a9e:	61fb      	str	r3, [r7, #28]
 8012aa0:	68bb      	ldr	r3, [r7, #8]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d062      	beq.n	8012b6c <canardTxPush+0xe0>
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d05f      	beq.n	8012b6c <canardTxPush+0xe0>
 8012aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d05c      	beq.n	8012b6c <canardTxPush+0xe0>
 8012ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d102      	bne.n	8012abe <canardTxPush+0x32>
 8012ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d156      	bne.n	8012b6c <canardTxPush+0xe0>
 8012abe:	68fb      	ldr	r3, [r7, #12]
 8012ac0:	685b      	ldr	r3, [r3, #4]
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f7fe fc02 	bl	80112cc <adjustPresentationLayerMTU>
 8012ac8:	61b8      	str	r0, [r7, #24]
 8012aca:	68bb      	ldr	r3, [r7, #8]
 8012acc:	791a      	ldrb	r2, [r3, #4]
 8012ace:	69bb      	ldr	r3, [r7, #24]
 8012ad0:	9300      	str	r3, [sp, #0]
 8012ad2:	4613      	mov	r3, r2
 8012ad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012ad6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012ad8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012ada:	f7fe fc27 	bl	801132c <txMakeCANID>
 8012ade:	6178      	str	r0, [r7, #20]
 8012ae0:	697b      	ldr	r3, [r7, #20]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	db40      	blt.n	8012b68 <canardTxPush+0xdc>
 8012ae6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012ae8:	69bb      	ldr	r3, [r7, #24]
 8012aea:	429a      	cmp	r2, r3
 8012aec:	d81c      	bhi.n	8012b28 <canardTxPush+0x9c>
 8012aee:	697b      	ldr	r3, [r7, #20]
 8012af0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012af2:	7952      	ldrb	r2, [r2, #5]
 8012af4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012af6:	9103      	str	r1, [sp, #12]
 8012af8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012afa:	9102      	str	r1, [sp, #8]
 8012afc:	9201      	str	r2, [sp, #4]
 8012afe:	9300      	str	r3, [sp, #0]
 8012b00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012b04:	68b9      	ldr	r1, [r7, #8]
 8012b06:	68f8      	ldr	r0, [r7, #12]
 8012b08:	f7fe fdda 	bl	80116c0 <txPushSingleFrame>
 8012b0c:	61f8      	str	r0, [r7, #28]
 8012b0e:	69fb      	ldr	r3, [r7, #28]
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	db2b      	blt.n	8012b6c <canardTxPush+0xe0>
 8012b14:	69fb      	ldr	r3, [r7, #28]
 8012b16:	2b01      	cmp	r3, #1
 8012b18:	d028      	beq.n	8012b6c <canardTxPush+0xe0>
 8012b1a:	4b1c      	ldr	r3, [pc, #112]	; (8012b8c <canardTxPush+0x100>)
 8012b1c:	4a1c      	ldr	r2, [pc, #112]	; (8012b90 <canardTxPush+0x104>)
 8012b1e:	f240 4105 	movw	r1, #1029	; 0x405
 8012b22:	481c      	ldr	r0, [pc, #112]	; (8012b94 <canardTxPush+0x108>)
 8012b24:	f000 fa82 	bl	801302c <__assert_func>
 8012b28:	697b      	ldr	r3, [r7, #20]
 8012b2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012b2c:	7952      	ldrb	r2, [r2, #5]
 8012b2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012b30:	9105      	str	r1, [sp, #20]
 8012b32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012b34:	9104      	str	r1, [sp, #16]
 8012b36:	9203      	str	r2, [sp, #12]
 8012b38:	9302      	str	r3, [sp, #8]
 8012b3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012b3e:	e9cd 2300 	strd	r2, r3, [sp]
 8012b42:	69ba      	ldr	r2, [r7, #24]
 8012b44:	68b9      	ldr	r1, [r7, #8]
 8012b46:	68f8      	ldr	r0, [r7, #12]
 8012b48:	f7fe ffd4 	bl	8011af4 <txPushMultiFrame>
 8012b4c:	61f8      	str	r0, [r7, #28]
 8012b4e:	69fb      	ldr	r3, [r7, #28]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	db0b      	blt.n	8012b6c <canardTxPush+0xe0>
 8012b54:	69fb      	ldr	r3, [r7, #28]
 8012b56:	2b01      	cmp	r3, #1
 8012b58:	dc08      	bgt.n	8012b6c <canardTxPush+0xe0>
 8012b5a:	4b0f      	ldr	r3, [pc, #60]	; (8012b98 <canardTxPush+0x10c>)
 8012b5c:	4a0c      	ldr	r2, [pc, #48]	; (8012b90 <canardTxPush+0x104>)
 8012b5e:	f240 4111 	movw	r1, #1041	; 0x411
 8012b62:	480c      	ldr	r0, [pc, #48]	; (8012b94 <canardTxPush+0x108>)
 8012b64:	f000 fa62 	bl	801302c <__assert_func>
 8012b68:	697b      	ldr	r3, [r7, #20]
 8012b6a:	61fb      	str	r3, [r7, #28]
 8012b6c:	69fb      	ldr	r3, [r7, #28]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d106      	bne.n	8012b80 <canardTxPush+0xf4>
 8012b72:	4b0a      	ldr	r3, [pc, #40]	; (8012b9c <canardTxPush+0x110>)
 8012b74:	4a06      	ldr	r2, [pc, #24]	; (8012b90 <canardTxPush+0x104>)
 8012b76:	f240 4119 	movw	r1, #1049	; 0x419
 8012b7a:	4806      	ldr	r0, [pc, #24]	; (8012b94 <canardTxPush+0x108>)
 8012b7c:	f000 fa56 	bl	801302c <__assert_func>
 8012b80:	69fb      	ldr	r3, [r7, #28]
 8012b82:	4618      	mov	r0, r3
 8012b84:	3720      	adds	r7, #32
 8012b86:	46bd      	mov	sp, r7
 8012b88:	bd80      	pop	{r7, pc}
 8012b8a:	bf00      	nop
 8012b8c:	08017d24 	.word	0x08017d24
 8012b90:	08018794 	.word	0x08018794
 8012b94:	08017a28 	.word	0x08017a28
 8012b98:	08017e68 	.word	0x08017e68
 8012b9c:	080181f0 	.word	0x080181f0

08012ba0 <canardTxPeek>:
 8012ba0:	b580      	push	{r7, lr}
 8012ba2:	b084      	sub	sp, #16
 8012ba4:	af00      	add	r7, sp, #0
 8012ba6:	6078      	str	r0, [r7, #4]
 8012ba8:	2300      	movs	r3, #0
 8012baa:	60fb      	str	r3, [r7, #12]
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d006      	beq.n	8012bc0 <canardTxPeek+0x20>
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	68db      	ldr	r3, [r3, #12]
 8012bb6:	2100      	movs	r1, #0
 8012bb8:	4618      	mov	r0, r3
 8012bba:	f7fd ff1d 	bl	80109f8 <cavlFindExtremum>
 8012bbe:	60f8      	str	r0, [r7, #12]
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	3710      	adds	r7, #16
 8012bc6:	46bd      	mov	sp, r7
 8012bc8:	bd80      	pop	{r7, pc}

08012bca <canardTxPop>:
 8012bca:	b580      	push	{r7, lr}
 8012bcc:	b084      	sub	sp, #16
 8012bce:	af00      	add	r7, sp, #0
 8012bd0:	6078      	str	r0, [r7, #4]
 8012bd2:	6039      	str	r1, [r7, #0]
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	60fb      	str	r3, [r7, #12]
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d010      	beq.n	8012c00 <canardTxPop+0x36>
 8012bde:	683b      	ldr	r3, [r7, #0]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d00d      	beq.n	8012c00 <canardTxPop+0x36>
 8012be4:	683b      	ldr	r3, [r7, #0]
 8012be6:	60fb      	str	r3, [r7, #12]
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	330c      	adds	r3, #12
 8012bec:	683a      	ldr	r2, [r7, #0]
 8012bee:	4611      	mov	r1, r2
 8012bf0:	4618      	mov	r0, r3
 8012bf2:	f7fe f957 	bl	8010ea4 <cavlRemove>
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	689b      	ldr	r3, [r3, #8]
 8012bfa:	1e5a      	subs	r2, r3, #1
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	609a      	str	r2, [r3, #8]
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	4618      	mov	r0, r3
 8012c04:	3710      	adds	r7, #16
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}
	...

08012c0c <canardRxAccept>:
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b090      	sub	sp, #64	; 0x40
 8012c10:	af02      	add	r7, sp, #8
 8012c12:	60f8      	str	r0, [r7, #12]
 8012c14:	e9c7 2300 	strd	r2, r3, [r7]
 8012c18:	23fe      	movs	r3, #254	; 0xfe
 8012c1a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d068      	beq.n	8012cf6 <canardRxAccept+0xea>
 8012c24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d065      	beq.n	8012cf6 <canardRxAccept+0xea>
 8012c2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d062      	beq.n	8012cf6 <canardRxAccept+0xea>
 8012c30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8012c38:	d25d      	bcs.n	8012cf6 <canardRxAccept+0xea>
 8012c3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c3c:	689b      	ldr	r3, [r3, #8]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d103      	bne.n	8012c4a <canardRxAccept+0x3e>
 8012c42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c44:	685b      	ldr	r3, [r3, #4]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d155      	bne.n	8012cf6 <canardRxAccept+0xea>
 8012c4a:	f107 0310 	add.w	r3, r7, #16
 8012c4e:	2220      	movs	r2, #32
 8012c50:	2100      	movs	r1, #0
 8012c52:	4618      	mov	r0, r3
 8012c54:	f001 faad 	bl	80141b2 <memset>
 8012c58:	f107 0310 	add.w	r3, r7, #16
 8012c5c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012c5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8012c62:	f7ff f83b 	bl	8011cdc <rxTryParseFrame>
 8012c66:	4603      	mov	r3, r0
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d041      	beq.n	8012cf0 <canardRxAccept+0xe4>
 8012c6c:	7f7b      	ldrb	r3, [r7, #29]
 8012c6e:	2bff      	cmp	r3, #255	; 0xff
 8012c70:	d004      	beq.n	8012c7c <canardRxAccept+0x70>
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	791a      	ldrb	r2, [r3, #4]
 8012c76:	7f7b      	ldrb	r3, [r7, #29]
 8012c78:	429a      	cmp	r2, r3
 8012c7a:	d135      	bne.n	8012ce8 <canardRxAccept+0xdc>
 8012c7c:	7e7b      	ldrb	r3, [r7, #25]
 8012c7e:	3304      	adds	r3, #4
 8012c80:	009b      	lsls	r3, r3, #2
 8012c82:	68fa      	ldr	r2, [r7, #12]
 8012c84:	18d0      	adds	r0, r2, r3
 8012c86:	f107 0310 	add.w	r3, r7, #16
 8012c8a:	f103 010a 	add.w	r1, r3, #10
 8012c8e:	2300      	movs	r3, #0
 8012c90:	4a21      	ldr	r2, [pc, #132]	; (8012d18 <canardRxAccept+0x10c>)
 8012c92:	f7fe f889 	bl	8010da8 <cavlSearch>
 8012c96:	6338      	str	r0, [r7, #48]	; 0x30
 8012c98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d002      	beq.n	8012ca4 <canardRxAccept+0x98>
 8012c9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012ca0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012ca2:	601a      	str	r2, [r3, #0]
 8012ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d01a      	beq.n	8012ce0 <canardRxAccept+0xd4>
 8012caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cac:	8b9a      	ldrh	r2, [r3, #28]
 8012cae:	8b7b      	ldrh	r3, [r7, #26]
 8012cb0:	429a      	cmp	r2, r3
 8012cb2:	d006      	beq.n	8012cc2 <canardRxAccept+0xb6>
 8012cb4:	4b19      	ldr	r3, [pc, #100]	; (8012d1c <canardRxAccept+0x110>)
 8012cb6:	4a1a      	ldr	r2, [pc, #104]	; (8012d20 <canardRxAccept+0x114>)
 8012cb8:	f240 415a 	movw	r1, #1114	; 0x45a
 8012cbc:	4819      	ldr	r0, [pc, #100]	; (8012d24 <canardRxAccept+0x118>)
 8012cbe:	f000 f9b5 	bl	801302c <__assert_func>
 8012cc2:	f897 1044 	ldrb.w	r1, [r7, #68]	; 0x44
 8012cc6:	f107 0210 	add.w	r2, r7, #16
 8012cca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012ccc:	9300      	str	r3, [sp, #0]
 8012cce:	460b      	mov	r3, r1
 8012cd0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012cd2:	68f8      	ldr	r0, [r7, #12]
 8012cd4:	f7ff fd1c 	bl	8012710 <rxAcceptFrame>
 8012cd8:	4603      	mov	r3, r0
 8012cda:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012cde:	e00a      	b.n	8012cf6 <canardRxAccept+0xea>
 8012ce0:	2300      	movs	r3, #0
 8012ce2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012ce6:	e006      	b.n	8012cf6 <canardRxAccept+0xea>
 8012ce8:	2300      	movs	r3, #0
 8012cea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012cee:	e002      	b.n	8012cf6 <canardRxAccept+0xea>
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012cf6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8012cfa:	2b01      	cmp	r3, #1
 8012cfc:	dd06      	ble.n	8012d0c <canardRxAccept+0x100>
 8012cfe:	4b0a      	ldr	r3, [pc, #40]	; (8012d28 <canardRxAccept+0x11c>)
 8012d00:	4a07      	ldr	r2, [pc, #28]	; (8012d20 <canardRxAccept+0x114>)
 8012d02:	f240 416c 	movw	r1, #1132	; 0x46c
 8012d06:	4807      	ldr	r0, [pc, #28]	; (8012d24 <canardRxAccept+0x118>)
 8012d08:	f000 f990 	bl	801302c <__assert_func>
 8012d0c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8012d10:	4618      	mov	r0, r3
 8012d12:	3738      	adds	r7, #56	; 0x38
 8012d14:	46bd      	mov	sp, r7
 8012d16:	bd80      	pop	{r7, pc}
 8012d18:	0801296d 	.word	0x0801296d
 8012d1c:	080181fc 	.word	0x080181fc
 8012d20:	080188f0 	.word	0x080188f0
 8012d24:	08017a28 	.word	0x08017a28
 8012d28:	0801821c 	.word	0x0801821c

08012d2c <canardRxSubscribe>:
 8012d2c:	b580      	push	{r7, lr}
 8012d2e:	b088      	sub	sp, #32
 8012d30:	af00      	add	r7, sp, #0
 8012d32:	60f8      	str	r0, [r7, #12]
 8012d34:	607b      	str	r3, [r7, #4]
 8012d36:	460b      	mov	r3, r1
 8012d38:	72fb      	strb	r3, [r7, #11]
 8012d3a:	4613      	mov	r3, r2
 8012d3c:	813b      	strh	r3, [r7, #8]
 8012d3e:	23fe      	movs	r3, #254	; 0xfe
 8012d40:	77fb      	strb	r3, [r7, #31]
 8012d42:	7afb      	ldrb	r3, [r7, #11]
 8012d44:	617b      	str	r3, [r7, #20]
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d04a      	beq.n	8012de2 <canardRxSubscribe+0xb6>
 8012d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d047      	beq.n	8012de2 <canardRxSubscribe+0xb6>
 8012d52:	697b      	ldr	r3, [r7, #20]
 8012d54:	2b02      	cmp	r3, #2
 8012d56:	d844      	bhi.n	8012de2 <canardRxSubscribe+0xb6>
 8012d58:	893a      	ldrh	r2, [r7, #8]
 8012d5a:	7afb      	ldrb	r3, [r7, #11]
 8012d5c:	4619      	mov	r1, r3
 8012d5e:	68f8      	ldr	r0, [r7, #12]
 8012d60:	f000 f850 	bl	8012e04 <canardRxUnsubscribe>
 8012d64:	4603      	mov	r3, r0
 8012d66:	77fb      	strb	r3, [r7, #31]
 8012d68:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	db38      	blt.n	8012de2 <canardRxSubscribe+0xb6>
 8012d70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8012d76:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8012d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d7c:	687a      	ldr	r2, [r7, #4]
 8012d7e:	619a      	str	r2, [r3, #24]
 8012d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d82:	893a      	ldrh	r2, [r7, #8]
 8012d84:	839a      	strh	r2, [r3, #28]
 8012d86:	2300      	movs	r3, #0
 8012d88:	61bb      	str	r3, [r7, #24]
 8012d8a:	e009      	b.n	8012da0 <canardRxSubscribe+0x74>
 8012d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012d8e:	69bb      	ldr	r3, [r7, #24]
 8012d90:	3308      	adds	r3, #8
 8012d92:	009b      	lsls	r3, r3, #2
 8012d94:	4413      	add	r3, r2
 8012d96:	2200      	movs	r2, #0
 8012d98:	605a      	str	r2, [r3, #4]
 8012d9a:	69bb      	ldr	r3, [r7, #24]
 8012d9c:	3301      	adds	r3, #1
 8012d9e:	61bb      	str	r3, [r7, #24]
 8012da0:	69bb      	ldr	r3, [r7, #24]
 8012da2:	2b7f      	cmp	r3, #127	; 0x7f
 8012da4:	d9f2      	bls.n	8012d8c <canardRxSubscribe+0x60>
 8012da6:	697b      	ldr	r3, [r7, #20]
 8012da8:	3304      	adds	r3, #4
 8012daa:	009b      	lsls	r3, r3, #2
 8012dac:	68fa      	ldr	r2, [r7, #12]
 8012dae:	18d0      	adds	r0, r2, r3
 8012db0:	4b0f      	ldr	r3, [pc, #60]	; (8012df0 <canardRxSubscribe+0xc4>)
 8012db2:	4a10      	ldr	r2, [pc, #64]	; (8012df4 <canardRxSubscribe+0xc8>)
 8012db4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012db6:	f7fd fff7 	bl	8010da8 <cavlSearch>
 8012dba:	6138      	str	r0, [r7, #16]
 8012dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012dbe:	693a      	ldr	r2, [r7, #16]
 8012dc0:	429a      	cmp	r2, r3
 8012dc2:	d006      	beq.n	8012dd2 <canardRxSubscribe+0xa6>
 8012dc4:	4b0c      	ldr	r3, [pc, #48]	; (8012df8 <canardRxSubscribe+0xcc>)
 8012dc6:	4a0d      	ldr	r2, [pc, #52]	; (8012dfc <canardRxSubscribe+0xd0>)
 8012dc8:	f44f 6192 	mov.w	r1, #1168	; 0x490
 8012dcc:	480c      	ldr	r0, [pc, #48]	; (8012e00 <canardRxSubscribe+0xd4>)
 8012dce:	f000 f92d 	bl	801302c <__assert_func>
 8012dd2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	bfd4      	ite	le
 8012dda:	2301      	movle	r3, #1
 8012ddc:	2300      	movgt	r3, #0
 8012dde:	b2db      	uxtb	r3, r3
 8012de0:	77fb      	strb	r3, [r7, #31]
 8012de2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012de6:	4618      	mov	r0, r3
 8012de8:	3720      	adds	r7, #32
 8012dea:	46bd      	mov	sp, r7
 8012dec:	bd80      	pop	{r7, pc}
 8012dee:	bf00      	nop
 8012df0:	08011109 	.word	0x08011109
 8012df4:	080129b5 	.word	0x080129b5
 8012df8:	08018228 	.word	0x08018228
 8012dfc:	080189b8 	.word	0x080189b8
 8012e00:	08017a28 	.word	0x08017a28

08012e04 <canardRxUnsubscribe>:
 8012e04:	b580      	push	{r7, lr}
 8012e06:	b088      	sub	sp, #32
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	6078      	str	r0, [r7, #4]
 8012e0c:	460b      	mov	r3, r1
 8012e0e:	70fb      	strb	r3, [r7, #3]
 8012e10:	4613      	mov	r3, r2
 8012e12:	803b      	strh	r3, [r7, #0]
 8012e14:	23fe      	movs	r3, #254	; 0xfe
 8012e16:	77fb      	strb	r3, [r7, #31]
 8012e18:	78fb      	ldrb	r3, [r7, #3]
 8012e1a:	617b      	str	r3, [r7, #20]
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d05f      	beq.n	8012ee2 <canardRxUnsubscribe+0xde>
 8012e22:	697b      	ldr	r3, [r7, #20]
 8012e24:	2b02      	cmp	r3, #2
 8012e26:	d85c      	bhi.n	8012ee2 <canardRxUnsubscribe+0xde>
 8012e28:	883b      	ldrh	r3, [r7, #0]
 8012e2a:	81fb      	strh	r3, [r7, #14]
 8012e2c:	697b      	ldr	r3, [r7, #20]
 8012e2e:	3304      	adds	r3, #4
 8012e30:	009b      	lsls	r3, r3, #2
 8012e32:	687a      	ldr	r2, [r7, #4]
 8012e34:	18d0      	adds	r0, r2, r3
 8012e36:	f107 010e 	add.w	r1, r7, #14
 8012e3a:	2300      	movs	r3, #0
 8012e3c:	4a2c      	ldr	r2, [pc, #176]	; (8012ef0 <canardRxUnsubscribe+0xec>)
 8012e3e:	f7fd ffb3 	bl	8010da8 <cavlSearch>
 8012e42:	6138      	str	r0, [r7, #16]
 8012e44:	693b      	ldr	r3, [r7, #16]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d049      	beq.n	8012ede <canardRxUnsubscribe+0xda>
 8012e4a:	697b      	ldr	r3, [r7, #20]
 8012e4c:	3304      	adds	r3, #4
 8012e4e:	009b      	lsls	r3, r3, #2
 8012e50:	687a      	ldr	r2, [r7, #4]
 8012e52:	4413      	add	r3, r2
 8012e54:	693a      	ldr	r2, [r7, #16]
 8012e56:	4611      	mov	r1, r2
 8012e58:	4618      	mov	r0, r3
 8012e5a:	f7fe f823 	bl	8010ea4 <cavlRemove>
 8012e5e:	693b      	ldr	r3, [r7, #16]
 8012e60:	8b9b      	ldrh	r3, [r3, #28]
 8012e62:	883a      	ldrh	r2, [r7, #0]
 8012e64:	429a      	cmp	r2, r3
 8012e66:	d006      	beq.n	8012e76 <canardRxUnsubscribe+0x72>
 8012e68:	4b22      	ldr	r3, [pc, #136]	; (8012ef4 <canardRxUnsubscribe+0xf0>)
 8012e6a:	4a23      	ldr	r2, [pc, #140]	; (8012ef8 <canardRxUnsubscribe+0xf4>)
 8012e6c:	f240 41a5 	movw	r1, #1189	; 0x4a5
 8012e70:	4822      	ldr	r0, [pc, #136]	; (8012efc <canardRxUnsubscribe+0xf8>)
 8012e72:	f000 f8db 	bl	801302c <__assert_func>
 8012e76:	2301      	movs	r3, #1
 8012e78:	77fb      	strb	r3, [r7, #31]
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	61bb      	str	r3, [r7, #24]
 8012e7e:	e02a      	b.n	8012ed6 <canardRxUnsubscribe+0xd2>
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	68da      	ldr	r2, [r3, #12]
 8012e84:	6939      	ldr	r1, [r7, #16]
 8012e86:	69bb      	ldr	r3, [r7, #24]
 8012e88:	3308      	adds	r3, #8
 8012e8a:	009b      	lsls	r3, r3, #2
 8012e8c:	440b      	add	r3, r1
 8012e8e:	685b      	ldr	r3, [r3, #4]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d007      	beq.n	8012ea4 <canardRxUnsubscribe+0xa0>
 8012e94:	6939      	ldr	r1, [r7, #16]
 8012e96:	69bb      	ldr	r3, [r7, #24]
 8012e98:	3308      	adds	r3, #8
 8012e9a:	009b      	lsls	r3, r3, #2
 8012e9c:	440b      	add	r3, r1
 8012e9e:	685b      	ldr	r3, [r3, #4]
 8012ea0:	691b      	ldr	r3, [r3, #16]
 8012ea2:	e000      	b.n	8012ea6 <canardRxUnsubscribe+0xa2>
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	4619      	mov	r1, r3
 8012ea8:	6878      	ldr	r0, [r7, #4]
 8012eaa:	4790      	blx	r2
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	68da      	ldr	r2, [r3, #12]
 8012eb0:	6939      	ldr	r1, [r7, #16]
 8012eb2:	69bb      	ldr	r3, [r7, #24]
 8012eb4:	3308      	adds	r3, #8
 8012eb6:	009b      	lsls	r3, r3, #2
 8012eb8:	440b      	add	r3, r1
 8012eba:	685b      	ldr	r3, [r3, #4]
 8012ebc:	4619      	mov	r1, r3
 8012ebe:	6878      	ldr	r0, [r7, #4]
 8012ec0:	4790      	blx	r2
 8012ec2:	693a      	ldr	r2, [r7, #16]
 8012ec4:	69bb      	ldr	r3, [r7, #24]
 8012ec6:	3308      	adds	r3, #8
 8012ec8:	009b      	lsls	r3, r3, #2
 8012eca:	4413      	add	r3, r2
 8012ecc:	2200      	movs	r2, #0
 8012ece:	605a      	str	r2, [r3, #4]
 8012ed0:	69bb      	ldr	r3, [r7, #24]
 8012ed2:	3301      	adds	r3, #1
 8012ed4:	61bb      	str	r3, [r7, #24]
 8012ed6:	69bb      	ldr	r3, [r7, #24]
 8012ed8:	2b7f      	cmp	r3, #127	; 0x7f
 8012eda:	d9d1      	bls.n	8012e80 <canardRxUnsubscribe+0x7c>
 8012edc:	e001      	b.n	8012ee2 <canardRxUnsubscribe+0xde>
 8012ede:	2300      	movs	r3, #0
 8012ee0:	77fb      	strb	r3, [r7, #31]
 8012ee2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012ee6:	4618      	mov	r0, r3
 8012ee8:	3720      	adds	r7, #32
 8012eea:	46bd      	mov	sp, r7
 8012eec:	bd80      	pop	{r7, pc}
 8012eee:	bf00      	nop
 8012ef0:	0801296d 	.word	0x0801296d
 8012ef4:	08018248 	.word	0x08018248
 8012ef8:	080189cc 	.word	0x080189cc
 8012efc:	08017a28 	.word	0x08017a28

08012f00 <canardMakeFilterForSubject>:
 8012f00:	b480      	push	{r7}
 8012f02:	b085      	sub	sp, #20
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	6078      	str	r0, [r7, #4]
 8012f08:	460b      	mov	r3, r1
 8012f0a:	807b      	strh	r3, [r7, #2]
 8012f0c:	f107 0308 	add.w	r3, r7, #8
 8012f10:	2200      	movs	r2, #0
 8012f12:	601a      	str	r2, [r3, #0]
 8012f14:	605a      	str	r2, [r3, #4]
 8012f16:	887b      	ldrh	r3, [r7, #2]
 8012f18:	021b      	lsls	r3, r3, #8
 8012f1a:	60bb      	str	r3, [r7, #8]
 8012f1c:	4b07      	ldr	r3, [pc, #28]	; (8012f3c <canardMakeFilterForSubject+0x3c>)
 8012f1e:	60fb      	str	r3, [r7, #12]
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	461a      	mov	r2, r3
 8012f24:	f107 0308 	add.w	r3, r7, #8
 8012f28:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012f2c:	e882 0003 	stmia.w	r2, {r0, r1}
 8012f30:	6878      	ldr	r0, [r7, #4]
 8012f32:	3714      	adds	r7, #20
 8012f34:	46bd      	mov	sp, r7
 8012f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3a:	4770      	bx	lr
 8012f3c:	021fff80 	.word	0x021fff80

08012f40 <canardMakeFilterForServices>:
 8012f40:	b480      	push	{r7}
 8012f42:	b085      	sub	sp, #20
 8012f44:	af00      	add	r7, sp, #0
 8012f46:	6078      	str	r0, [r7, #4]
 8012f48:	460b      	mov	r3, r1
 8012f4a:	70fb      	strb	r3, [r7, #3]
 8012f4c:	f107 0308 	add.w	r3, r7, #8
 8012f50:	2200      	movs	r2, #0
 8012f52:	601a      	str	r2, [r3, #0]
 8012f54:	605a      	str	r2, [r3, #4]
 8012f56:	78fb      	ldrb	r3, [r7, #3]
 8012f58:	01db      	lsls	r3, r3, #7
 8012f5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8012f5e:	60bb      	str	r3, [r7, #8]
 8012f60:	4b07      	ldr	r3, [pc, #28]	; (8012f80 <canardMakeFilterForServices+0x40>)
 8012f62:	60fb      	str	r3, [r7, #12]
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	461a      	mov	r2, r3
 8012f68:	f107 0308 	add.w	r3, r7, #8
 8012f6c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012f70:	e882 0003 	stmia.w	r2, {r0, r1}
 8012f74:	6878      	ldr	r0, [r7, #4]
 8012f76:	3714      	adds	r7, #20
 8012f78:	46bd      	mov	sp, r7
 8012f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f7e:	4770      	bx	lr
 8012f80:	02803f80 	.word	0x02803f80

08012f84 <canardConsolidateFilters>:
 8012f84:	b480      	push	{r7}
 8012f86:	b087      	sub	sp, #28
 8012f88:	af00      	add	r7, sp, #0
 8012f8a:	60f8      	str	r0, [r7, #12]
 8012f8c:	60b9      	str	r1, [r7, #8]
 8012f8e:	607a      	str	r2, [r7, #4]
 8012f90:	f107 0310 	add.w	r3, r7, #16
 8012f94:	2200      	movs	r2, #0
 8012f96:	601a      	str	r2, [r3, #0]
 8012f98:	605a      	str	r2, [r3, #4]
 8012f9a:	68bb      	ldr	r3, [r7, #8]
 8012f9c:	685a      	ldr	r2, [r3, #4]
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	685b      	ldr	r3, [r3, #4]
 8012fa2:	401a      	ands	r2, r3
 8012fa4:	68bb      	ldr	r3, [r7, #8]
 8012fa6:	6819      	ldr	r1, [r3, #0]
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	404b      	eors	r3, r1
 8012fae:	43db      	mvns	r3, r3
 8012fb0:	4013      	ands	r3, r2
 8012fb2:	617b      	str	r3, [r7, #20]
 8012fb4:	68bb      	ldr	r3, [r7, #8]
 8012fb6:	681a      	ldr	r2, [r3, #0]
 8012fb8:	697b      	ldr	r3, [r7, #20]
 8012fba:	4013      	ands	r3, r2
 8012fbc:	613b      	str	r3, [r7, #16]
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	461a      	mov	r2, r3
 8012fc2:	f107 0310 	add.w	r3, r7, #16
 8012fc6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012fca:	e882 0003 	stmia.w	r2, {r0, r1}
 8012fce:	68f8      	ldr	r0, [r7, #12]
 8012fd0:	371c      	adds	r7, #28
 8012fd2:	46bd      	mov	sp, r7
 8012fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd8:	4770      	bx	lr

08012fda <_ZdlPvj>:
 8012fda:	f000 b814 	b.w	8013006 <_ZdlPv>

08012fde <_Znwj>:
 8012fde:	2801      	cmp	r0, #1
 8012fe0:	bf38      	it	cc
 8012fe2:	2001      	movcc	r0, #1
 8012fe4:	b510      	push	{r4, lr}
 8012fe6:	4604      	mov	r4, r0
 8012fe8:	4620      	mov	r0, r4
 8012fea:	f000 f84f 	bl	801308c <malloc>
 8012fee:	b100      	cbz	r0, 8012ff2 <_Znwj+0x14>
 8012ff0:	bd10      	pop	{r4, pc}
 8012ff2:	f000 f80b 	bl	801300c <_ZSt15get_new_handlerv>
 8012ff6:	b908      	cbnz	r0, 8012ffc <_Znwj+0x1e>
 8012ff8:	f000 f810 	bl	801301c <abort>
 8012ffc:	4780      	blx	r0
 8012ffe:	e7f3      	b.n	8012fe8 <_Znwj+0xa>

08013000 <_ZSt25__throw_bad_function_callv>:
 8013000:	b508      	push	{r3, lr}
 8013002:	f000 f80b 	bl	801301c <abort>

08013006 <_ZdlPv>:
 8013006:	f000 b849 	b.w	801309c <free>
	...

0801300c <_ZSt15get_new_handlerv>:
 801300c:	4b02      	ldr	r3, [pc, #8]	; (8013018 <_ZSt15get_new_handlerv+0xc>)
 801300e:	6818      	ldr	r0, [r3, #0]
 8013010:	f3bf 8f5b 	dmb	ish
 8013014:	4770      	bx	lr
 8013016:	bf00      	nop
 8013018:	20000998 	.word	0x20000998

0801301c <abort>:
 801301c:	b508      	push	{r3, lr}
 801301e:	2006      	movs	r0, #6
 8013020:	f001 f90a 	bl	8014238 <raise>
 8013024:	2001      	movs	r0, #1
 8013026:	f7f6 fab7 	bl	8009598 <_exit>
	...

0801302c <__assert_func>:
 801302c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801302e:	4614      	mov	r4, r2
 8013030:	461a      	mov	r2, r3
 8013032:	4b09      	ldr	r3, [pc, #36]	; (8013058 <__assert_func+0x2c>)
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	4605      	mov	r5, r0
 8013038:	68d8      	ldr	r0, [r3, #12]
 801303a:	b14c      	cbz	r4, 8013050 <__assert_func+0x24>
 801303c:	4b07      	ldr	r3, [pc, #28]	; (801305c <__assert_func+0x30>)
 801303e:	9100      	str	r1, [sp, #0]
 8013040:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013044:	4906      	ldr	r1, [pc, #24]	; (8013060 <__assert_func+0x34>)
 8013046:	462b      	mov	r3, r5
 8013048:	f000 fff6 	bl	8014038 <fiprintf>
 801304c:	f7ff ffe6 	bl	801301c <abort>
 8013050:	4b04      	ldr	r3, [pc, #16]	; (8013064 <__assert_func+0x38>)
 8013052:	461c      	mov	r4, r3
 8013054:	e7f3      	b.n	801303e <__assert_func+0x12>
 8013056:	bf00      	nop
 8013058:	200000d8 	.word	0x200000d8
 801305c:	080189e0 	.word	0x080189e0
 8013060:	080189ed 	.word	0x080189ed
 8013064:	08018a1b 	.word	0x08018a1b

08013068 <exit>:
 8013068:	b508      	push	{r3, lr}
 801306a:	4b06      	ldr	r3, [pc, #24]	; (8013084 <exit+0x1c>)
 801306c:	4604      	mov	r4, r0
 801306e:	b113      	cbz	r3, 8013076 <exit+0xe>
 8013070:	2100      	movs	r1, #0
 8013072:	f3af 8000 	nop.w
 8013076:	4b04      	ldr	r3, [pc, #16]	; (8013088 <exit+0x20>)
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	b103      	cbz	r3, 801307e <exit+0x16>
 801307c:	4798      	blx	r3
 801307e:	4620      	mov	r0, r4
 8013080:	f7f6 fa8a 	bl	8009598 <_exit>
 8013084:	00000000 	.word	0x00000000
 8013088:	20000adc 	.word	0x20000adc

0801308c <malloc>:
 801308c:	4b02      	ldr	r3, [pc, #8]	; (8013098 <malloc+0xc>)
 801308e:	4601      	mov	r1, r0
 8013090:	6818      	ldr	r0, [r3, #0]
 8013092:	f000 b82b 	b.w	80130ec <_malloc_r>
 8013096:	bf00      	nop
 8013098:	200000d8 	.word	0x200000d8

0801309c <free>:
 801309c:	4b02      	ldr	r3, [pc, #8]	; (80130a8 <free+0xc>)
 801309e:	4601      	mov	r1, r0
 80130a0:	6818      	ldr	r0, [r3, #0]
 80130a2:	f001 bffb 	b.w	801509c <_free_r>
 80130a6:	bf00      	nop
 80130a8:	200000d8 	.word	0x200000d8

080130ac <sbrk_aligned>:
 80130ac:	b570      	push	{r4, r5, r6, lr}
 80130ae:	4e0e      	ldr	r6, [pc, #56]	; (80130e8 <sbrk_aligned+0x3c>)
 80130b0:	460c      	mov	r4, r1
 80130b2:	6831      	ldr	r1, [r6, #0]
 80130b4:	4605      	mov	r5, r0
 80130b6:	b911      	cbnz	r1, 80130be <sbrk_aligned+0x12>
 80130b8:	f001 f912 	bl	80142e0 <_sbrk_r>
 80130bc:	6030      	str	r0, [r6, #0]
 80130be:	4621      	mov	r1, r4
 80130c0:	4628      	mov	r0, r5
 80130c2:	f001 f90d 	bl	80142e0 <_sbrk_r>
 80130c6:	1c43      	adds	r3, r0, #1
 80130c8:	d00a      	beq.n	80130e0 <sbrk_aligned+0x34>
 80130ca:	1cc4      	adds	r4, r0, #3
 80130cc:	f024 0403 	bic.w	r4, r4, #3
 80130d0:	42a0      	cmp	r0, r4
 80130d2:	d007      	beq.n	80130e4 <sbrk_aligned+0x38>
 80130d4:	1a21      	subs	r1, r4, r0
 80130d6:	4628      	mov	r0, r5
 80130d8:	f001 f902 	bl	80142e0 <_sbrk_r>
 80130dc:	3001      	adds	r0, #1
 80130de:	d101      	bne.n	80130e4 <sbrk_aligned+0x38>
 80130e0:	f04f 34ff 	mov.w	r4, #4294967295
 80130e4:	4620      	mov	r0, r4
 80130e6:	bd70      	pop	{r4, r5, r6, pc}
 80130e8:	200009a0 	.word	0x200009a0

080130ec <_malloc_r>:
 80130ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130f0:	1ccd      	adds	r5, r1, #3
 80130f2:	f025 0503 	bic.w	r5, r5, #3
 80130f6:	3508      	adds	r5, #8
 80130f8:	2d0c      	cmp	r5, #12
 80130fa:	bf38      	it	cc
 80130fc:	250c      	movcc	r5, #12
 80130fe:	2d00      	cmp	r5, #0
 8013100:	4607      	mov	r7, r0
 8013102:	db01      	blt.n	8013108 <_malloc_r+0x1c>
 8013104:	42a9      	cmp	r1, r5
 8013106:	d905      	bls.n	8013114 <_malloc_r+0x28>
 8013108:	230c      	movs	r3, #12
 801310a:	603b      	str	r3, [r7, #0]
 801310c:	2600      	movs	r6, #0
 801310e:	4630      	mov	r0, r6
 8013110:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013114:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80131e8 <_malloc_r+0xfc>
 8013118:	f000 f868 	bl	80131ec <__malloc_lock>
 801311c:	f8d8 3000 	ldr.w	r3, [r8]
 8013120:	461c      	mov	r4, r3
 8013122:	bb5c      	cbnz	r4, 801317c <_malloc_r+0x90>
 8013124:	4629      	mov	r1, r5
 8013126:	4638      	mov	r0, r7
 8013128:	f7ff ffc0 	bl	80130ac <sbrk_aligned>
 801312c:	1c43      	adds	r3, r0, #1
 801312e:	4604      	mov	r4, r0
 8013130:	d155      	bne.n	80131de <_malloc_r+0xf2>
 8013132:	f8d8 4000 	ldr.w	r4, [r8]
 8013136:	4626      	mov	r6, r4
 8013138:	2e00      	cmp	r6, #0
 801313a:	d145      	bne.n	80131c8 <_malloc_r+0xdc>
 801313c:	2c00      	cmp	r4, #0
 801313e:	d048      	beq.n	80131d2 <_malloc_r+0xe6>
 8013140:	6823      	ldr	r3, [r4, #0]
 8013142:	4631      	mov	r1, r6
 8013144:	4638      	mov	r0, r7
 8013146:	eb04 0903 	add.w	r9, r4, r3
 801314a:	f001 f8c9 	bl	80142e0 <_sbrk_r>
 801314e:	4581      	cmp	r9, r0
 8013150:	d13f      	bne.n	80131d2 <_malloc_r+0xe6>
 8013152:	6821      	ldr	r1, [r4, #0]
 8013154:	1a6d      	subs	r5, r5, r1
 8013156:	4629      	mov	r1, r5
 8013158:	4638      	mov	r0, r7
 801315a:	f7ff ffa7 	bl	80130ac <sbrk_aligned>
 801315e:	3001      	adds	r0, #1
 8013160:	d037      	beq.n	80131d2 <_malloc_r+0xe6>
 8013162:	6823      	ldr	r3, [r4, #0]
 8013164:	442b      	add	r3, r5
 8013166:	6023      	str	r3, [r4, #0]
 8013168:	f8d8 3000 	ldr.w	r3, [r8]
 801316c:	2b00      	cmp	r3, #0
 801316e:	d038      	beq.n	80131e2 <_malloc_r+0xf6>
 8013170:	685a      	ldr	r2, [r3, #4]
 8013172:	42a2      	cmp	r2, r4
 8013174:	d12b      	bne.n	80131ce <_malloc_r+0xe2>
 8013176:	2200      	movs	r2, #0
 8013178:	605a      	str	r2, [r3, #4]
 801317a:	e00f      	b.n	801319c <_malloc_r+0xb0>
 801317c:	6822      	ldr	r2, [r4, #0]
 801317e:	1b52      	subs	r2, r2, r5
 8013180:	d41f      	bmi.n	80131c2 <_malloc_r+0xd6>
 8013182:	2a0b      	cmp	r2, #11
 8013184:	d917      	bls.n	80131b6 <_malloc_r+0xca>
 8013186:	1961      	adds	r1, r4, r5
 8013188:	42a3      	cmp	r3, r4
 801318a:	6025      	str	r5, [r4, #0]
 801318c:	bf18      	it	ne
 801318e:	6059      	strne	r1, [r3, #4]
 8013190:	6863      	ldr	r3, [r4, #4]
 8013192:	bf08      	it	eq
 8013194:	f8c8 1000 	streq.w	r1, [r8]
 8013198:	5162      	str	r2, [r4, r5]
 801319a:	604b      	str	r3, [r1, #4]
 801319c:	4638      	mov	r0, r7
 801319e:	f104 060b 	add.w	r6, r4, #11
 80131a2:	f000 f829 	bl	80131f8 <__malloc_unlock>
 80131a6:	f026 0607 	bic.w	r6, r6, #7
 80131aa:	1d23      	adds	r3, r4, #4
 80131ac:	1af2      	subs	r2, r6, r3
 80131ae:	d0ae      	beq.n	801310e <_malloc_r+0x22>
 80131b0:	1b9b      	subs	r3, r3, r6
 80131b2:	50a3      	str	r3, [r4, r2]
 80131b4:	e7ab      	b.n	801310e <_malloc_r+0x22>
 80131b6:	42a3      	cmp	r3, r4
 80131b8:	6862      	ldr	r2, [r4, #4]
 80131ba:	d1dd      	bne.n	8013178 <_malloc_r+0x8c>
 80131bc:	f8c8 2000 	str.w	r2, [r8]
 80131c0:	e7ec      	b.n	801319c <_malloc_r+0xb0>
 80131c2:	4623      	mov	r3, r4
 80131c4:	6864      	ldr	r4, [r4, #4]
 80131c6:	e7ac      	b.n	8013122 <_malloc_r+0x36>
 80131c8:	4634      	mov	r4, r6
 80131ca:	6876      	ldr	r6, [r6, #4]
 80131cc:	e7b4      	b.n	8013138 <_malloc_r+0x4c>
 80131ce:	4613      	mov	r3, r2
 80131d0:	e7cc      	b.n	801316c <_malloc_r+0x80>
 80131d2:	230c      	movs	r3, #12
 80131d4:	603b      	str	r3, [r7, #0]
 80131d6:	4638      	mov	r0, r7
 80131d8:	f000 f80e 	bl	80131f8 <__malloc_unlock>
 80131dc:	e797      	b.n	801310e <_malloc_r+0x22>
 80131de:	6025      	str	r5, [r4, #0]
 80131e0:	e7dc      	b.n	801319c <_malloc_r+0xb0>
 80131e2:	605b      	str	r3, [r3, #4]
 80131e4:	deff      	udf	#255	; 0xff
 80131e6:	bf00      	nop
 80131e8:	2000099c 	.word	0x2000099c

080131ec <__malloc_lock>:
 80131ec:	4801      	ldr	r0, [pc, #4]	; (80131f4 <__malloc_lock+0x8>)
 80131ee:	f001 b8c4 	b.w	801437a <__retarget_lock_acquire_recursive>
 80131f2:	bf00      	nop
 80131f4:	20000ae4 	.word	0x20000ae4

080131f8 <__malloc_unlock>:
 80131f8:	4801      	ldr	r0, [pc, #4]	; (8013200 <__malloc_unlock+0x8>)
 80131fa:	f001 b8bf 	b.w	801437c <__retarget_lock_release_recursive>
 80131fe:	bf00      	nop
 8013200:	20000ae4 	.word	0x20000ae4

08013204 <__cvt>:
 8013204:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013208:	ec55 4b10 	vmov	r4, r5, d0
 801320c:	2d00      	cmp	r5, #0
 801320e:	460e      	mov	r6, r1
 8013210:	4619      	mov	r1, r3
 8013212:	462b      	mov	r3, r5
 8013214:	bfbb      	ittet	lt
 8013216:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801321a:	461d      	movlt	r5, r3
 801321c:	2300      	movge	r3, #0
 801321e:	232d      	movlt	r3, #45	; 0x2d
 8013220:	700b      	strb	r3, [r1, #0]
 8013222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013224:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013228:	4691      	mov	r9, r2
 801322a:	f023 0820 	bic.w	r8, r3, #32
 801322e:	bfbc      	itt	lt
 8013230:	4622      	movlt	r2, r4
 8013232:	4614      	movlt	r4, r2
 8013234:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013238:	d005      	beq.n	8013246 <__cvt+0x42>
 801323a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801323e:	d100      	bne.n	8013242 <__cvt+0x3e>
 8013240:	3601      	adds	r6, #1
 8013242:	2102      	movs	r1, #2
 8013244:	e000      	b.n	8013248 <__cvt+0x44>
 8013246:	2103      	movs	r1, #3
 8013248:	ab03      	add	r3, sp, #12
 801324a:	9301      	str	r3, [sp, #4]
 801324c:	ab02      	add	r3, sp, #8
 801324e:	9300      	str	r3, [sp, #0]
 8013250:	ec45 4b10 	vmov	d0, r4, r5
 8013254:	4653      	mov	r3, sl
 8013256:	4632      	mov	r2, r6
 8013258:	f001 f92e 	bl	80144b8 <_dtoa_r>
 801325c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013260:	4607      	mov	r7, r0
 8013262:	d102      	bne.n	801326a <__cvt+0x66>
 8013264:	f019 0f01 	tst.w	r9, #1
 8013268:	d022      	beq.n	80132b0 <__cvt+0xac>
 801326a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801326e:	eb07 0906 	add.w	r9, r7, r6
 8013272:	d110      	bne.n	8013296 <__cvt+0x92>
 8013274:	783b      	ldrb	r3, [r7, #0]
 8013276:	2b30      	cmp	r3, #48	; 0x30
 8013278:	d10a      	bne.n	8013290 <__cvt+0x8c>
 801327a:	2200      	movs	r2, #0
 801327c:	2300      	movs	r3, #0
 801327e:	4620      	mov	r0, r4
 8013280:	4629      	mov	r1, r5
 8013282:	f7ed fc49 	bl	8000b18 <__aeabi_dcmpeq>
 8013286:	b918      	cbnz	r0, 8013290 <__cvt+0x8c>
 8013288:	f1c6 0601 	rsb	r6, r6, #1
 801328c:	f8ca 6000 	str.w	r6, [sl]
 8013290:	f8da 3000 	ldr.w	r3, [sl]
 8013294:	4499      	add	r9, r3
 8013296:	2200      	movs	r2, #0
 8013298:	2300      	movs	r3, #0
 801329a:	4620      	mov	r0, r4
 801329c:	4629      	mov	r1, r5
 801329e:	f7ed fc3b 	bl	8000b18 <__aeabi_dcmpeq>
 80132a2:	b108      	cbz	r0, 80132a8 <__cvt+0xa4>
 80132a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80132a8:	2230      	movs	r2, #48	; 0x30
 80132aa:	9b03      	ldr	r3, [sp, #12]
 80132ac:	454b      	cmp	r3, r9
 80132ae:	d307      	bcc.n	80132c0 <__cvt+0xbc>
 80132b0:	9b03      	ldr	r3, [sp, #12]
 80132b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80132b4:	1bdb      	subs	r3, r3, r7
 80132b6:	4638      	mov	r0, r7
 80132b8:	6013      	str	r3, [r2, #0]
 80132ba:	b004      	add	sp, #16
 80132bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80132c0:	1c59      	adds	r1, r3, #1
 80132c2:	9103      	str	r1, [sp, #12]
 80132c4:	701a      	strb	r2, [r3, #0]
 80132c6:	e7f0      	b.n	80132aa <__cvt+0xa6>

080132c8 <__exponent>:
 80132c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80132ca:	4603      	mov	r3, r0
 80132cc:	2900      	cmp	r1, #0
 80132ce:	bfb8      	it	lt
 80132d0:	4249      	neglt	r1, r1
 80132d2:	f803 2b02 	strb.w	r2, [r3], #2
 80132d6:	bfb4      	ite	lt
 80132d8:	222d      	movlt	r2, #45	; 0x2d
 80132da:	222b      	movge	r2, #43	; 0x2b
 80132dc:	2909      	cmp	r1, #9
 80132de:	7042      	strb	r2, [r0, #1]
 80132e0:	dd2a      	ble.n	8013338 <__exponent+0x70>
 80132e2:	f10d 0207 	add.w	r2, sp, #7
 80132e6:	4617      	mov	r7, r2
 80132e8:	260a      	movs	r6, #10
 80132ea:	4694      	mov	ip, r2
 80132ec:	fb91 f5f6 	sdiv	r5, r1, r6
 80132f0:	fb06 1415 	mls	r4, r6, r5, r1
 80132f4:	3430      	adds	r4, #48	; 0x30
 80132f6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80132fa:	460c      	mov	r4, r1
 80132fc:	2c63      	cmp	r4, #99	; 0x63
 80132fe:	f102 32ff 	add.w	r2, r2, #4294967295
 8013302:	4629      	mov	r1, r5
 8013304:	dcf1      	bgt.n	80132ea <__exponent+0x22>
 8013306:	3130      	adds	r1, #48	; 0x30
 8013308:	f1ac 0402 	sub.w	r4, ip, #2
 801330c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013310:	1c41      	adds	r1, r0, #1
 8013312:	4622      	mov	r2, r4
 8013314:	42ba      	cmp	r2, r7
 8013316:	d30a      	bcc.n	801332e <__exponent+0x66>
 8013318:	f10d 0209 	add.w	r2, sp, #9
 801331c:	eba2 020c 	sub.w	r2, r2, ip
 8013320:	42bc      	cmp	r4, r7
 8013322:	bf88      	it	hi
 8013324:	2200      	movhi	r2, #0
 8013326:	4413      	add	r3, r2
 8013328:	1a18      	subs	r0, r3, r0
 801332a:	b003      	add	sp, #12
 801332c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801332e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8013332:	f801 5f01 	strb.w	r5, [r1, #1]!
 8013336:	e7ed      	b.n	8013314 <__exponent+0x4c>
 8013338:	2330      	movs	r3, #48	; 0x30
 801333a:	3130      	adds	r1, #48	; 0x30
 801333c:	7083      	strb	r3, [r0, #2]
 801333e:	70c1      	strb	r1, [r0, #3]
 8013340:	1d03      	adds	r3, r0, #4
 8013342:	e7f1      	b.n	8013328 <__exponent+0x60>

08013344 <_printf_float>:
 8013344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013348:	ed2d 8b02 	vpush	{d8}
 801334c:	b08d      	sub	sp, #52	; 0x34
 801334e:	460c      	mov	r4, r1
 8013350:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013354:	4616      	mov	r6, r2
 8013356:	461f      	mov	r7, r3
 8013358:	4605      	mov	r5, r0
 801335a:	f000 ff75 	bl	8014248 <_localeconv_r>
 801335e:	f8d0 a000 	ldr.w	sl, [r0]
 8013362:	4650      	mov	r0, sl
 8013364:	f7ec ffac 	bl	80002c0 <strlen>
 8013368:	2300      	movs	r3, #0
 801336a:	930a      	str	r3, [sp, #40]	; 0x28
 801336c:	6823      	ldr	r3, [r4, #0]
 801336e:	9305      	str	r3, [sp, #20]
 8013370:	f8d8 3000 	ldr.w	r3, [r8]
 8013374:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013378:	3307      	adds	r3, #7
 801337a:	f023 0307 	bic.w	r3, r3, #7
 801337e:	f103 0208 	add.w	r2, r3, #8
 8013382:	f8c8 2000 	str.w	r2, [r8]
 8013386:	e9d3 8900 	ldrd	r8, r9, [r3]
 801338a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801338e:	9307      	str	r3, [sp, #28]
 8013390:	f8cd 8018 	str.w	r8, [sp, #24]
 8013394:	ee08 0a10 	vmov	s16, r0
 8013398:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 801339c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80133a0:	4b9e      	ldr	r3, [pc, #632]	; (801361c <_printf_float+0x2d8>)
 80133a2:	f04f 32ff 	mov.w	r2, #4294967295
 80133a6:	f7ed fbe9 	bl	8000b7c <__aeabi_dcmpun>
 80133aa:	bb88      	cbnz	r0, 8013410 <_printf_float+0xcc>
 80133ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80133b0:	4b9a      	ldr	r3, [pc, #616]	; (801361c <_printf_float+0x2d8>)
 80133b2:	f04f 32ff 	mov.w	r2, #4294967295
 80133b6:	f7ed fbc3 	bl	8000b40 <__aeabi_dcmple>
 80133ba:	bb48      	cbnz	r0, 8013410 <_printf_float+0xcc>
 80133bc:	2200      	movs	r2, #0
 80133be:	2300      	movs	r3, #0
 80133c0:	4640      	mov	r0, r8
 80133c2:	4649      	mov	r1, r9
 80133c4:	f7ed fbb2 	bl	8000b2c <__aeabi_dcmplt>
 80133c8:	b110      	cbz	r0, 80133d0 <_printf_float+0x8c>
 80133ca:	232d      	movs	r3, #45	; 0x2d
 80133cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80133d0:	4a93      	ldr	r2, [pc, #588]	; (8013620 <_printf_float+0x2dc>)
 80133d2:	4b94      	ldr	r3, [pc, #592]	; (8013624 <_printf_float+0x2e0>)
 80133d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80133d8:	bf94      	ite	ls
 80133da:	4690      	movls	r8, r2
 80133dc:	4698      	movhi	r8, r3
 80133de:	2303      	movs	r3, #3
 80133e0:	6123      	str	r3, [r4, #16]
 80133e2:	9b05      	ldr	r3, [sp, #20]
 80133e4:	f023 0304 	bic.w	r3, r3, #4
 80133e8:	6023      	str	r3, [r4, #0]
 80133ea:	f04f 0900 	mov.w	r9, #0
 80133ee:	9700      	str	r7, [sp, #0]
 80133f0:	4633      	mov	r3, r6
 80133f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80133f4:	4621      	mov	r1, r4
 80133f6:	4628      	mov	r0, r5
 80133f8:	f000 f9da 	bl	80137b0 <_printf_common>
 80133fc:	3001      	adds	r0, #1
 80133fe:	f040 8090 	bne.w	8013522 <_printf_float+0x1de>
 8013402:	f04f 30ff 	mov.w	r0, #4294967295
 8013406:	b00d      	add	sp, #52	; 0x34
 8013408:	ecbd 8b02 	vpop	{d8}
 801340c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013410:	4642      	mov	r2, r8
 8013412:	464b      	mov	r3, r9
 8013414:	4640      	mov	r0, r8
 8013416:	4649      	mov	r1, r9
 8013418:	f7ed fbb0 	bl	8000b7c <__aeabi_dcmpun>
 801341c:	b140      	cbz	r0, 8013430 <_printf_float+0xec>
 801341e:	464b      	mov	r3, r9
 8013420:	2b00      	cmp	r3, #0
 8013422:	bfbc      	itt	lt
 8013424:	232d      	movlt	r3, #45	; 0x2d
 8013426:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801342a:	4a7f      	ldr	r2, [pc, #508]	; (8013628 <_printf_float+0x2e4>)
 801342c:	4b7f      	ldr	r3, [pc, #508]	; (801362c <_printf_float+0x2e8>)
 801342e:	e7d1      	b.n	80133d4 <_printf_float+0x90>
 8013430:	6863      	ldr	r3, [r4, #4]
 8013432:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8013436:	9206      	str	r2, [sp, #24]
 8013438:	1c5a      	adds	r2, r3, #1
 801343a:	d13f      	bne.n	80134bc <_printf_float+0x178>
 801343c:	2306      	movs	r3, #6
 801343e:	6063      	str	r3, [r4, #4]
 8013440:	9b05      	ldr	r3, [sp, #20]
 8013442:	6861      	ldr	r1, [r4, #4]
 8013444:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013448:	2300      	movs	r3, #0
 801344a:	9303      	str	r3, [sp, #12]
 801344c:	ab0a      	add	r3, sp, #40	; 0x28
 801344e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8013452:	ab09      	add	r3, sp, #36	; 0x24
 8013454:	ec49 8b10 	vmov	d0, r8, r9
 8013458:	9300      	str	r3, [sp, #0]
 801345a:	6022      	str	r2, [r4, #0]
 801345c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013460:	4628      	mov	r0, r5
 8013462:	f7ff fecf 	bl	8013204 <__cvt>
 8013466:	9b06      	ldr	r3, [sp, #24]
 8013468:	9909      	ldr	r1, [sp, #36]	; 0x24
 801346a:	2b47      	cmp	r3, #71	; 0x47
 801346c:	4680      	mov	r8, r0
 801346e:	d108      	bne.n	8013482 <_printf_float+0x13e>
 8013470:	1cc8      	adds	r0, r1, #3
 8013472:	db02      	blt.n	801347a <_printf_float+0x136>
 8013474:	6863      	ldr	r3, [r4, #4]
 8013476:	4299      	cmp	r1, r3
 8013478:	dd41      	ble.n	80134fe <_printf_float+0x1ba>
 801347a:	f1ab 0302 	sub.w	r3, fp, #2
 801347e:	fa5f fb83 	uxtb.w	fp, r3
 8013482:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013486:	d820      	bhi.n	80134ca <_printf_float+0x186>
 8013488:	3901      	subs	r1, #1
 801348a:	465a      	mov	r2, fp
 801348c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013490:	9109      	str	r1, [sp, #36]	; 0x24
 8013492:	f7ff ff19 	bl	80132c8 <__exponent>
 8013496:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013498:	1813      	adds	r3, r2, r0
 801349a:	2a01      	cmp	r2, #1
 801349c:	4681      	mov	r9, r0
 801349e:	6123      	str	r3, [r4, #16]
 80134a0:	dc02      	bgt.n	80134a8 <_printf_float+0x164>
 80134a2:	6822      	ldr	r2, [r4, #0]
 80134a4:	07d2      	lsls	r2, r2, #31
 80134a6:	d501      	bpl.n	80134ac <_printf_float+0x168>
 80134a8:	3301      	adds	r3, #1
 80134aa:	6123      	str	r3, [r4, #16]
 80134ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d09c      	beq.n	80133ee <_printf_float+0xaa>
 80134b4:	232d      	movs	r3, #45	; 0x2d
 80134b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80134ba:	e798      	b.n	80133ee <_printf_float+0xaa>
 80134bc:	9a06      	ldr	r2, [sp, #24]
 80134be:	2a47      	cmp	r2, #71	; 0x47
 80134c0:	d1be      	bne.n	8013440 <_printf_float+0xfc>
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d1bc      	bne.n	8013440 <_printf_float+0xfc>
 80134c6:	2301      	movs	r3, #1
 80134c8:	e7b9      	b.n	801343e <_printf_float+0xfa>
 80134ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80134ce:	d118      	bne.n	8013502 <_printf_float+0x1be>
 80134d0:	2900      	cmp	r1, #0
 80134d2:	6863      	ldr	r3, [r4, #4]
 80134d4:	dd0b      	ble.n	80134ee <_printf_float+0x1aa>
 80134d6:	6121      	str	r1, [r4, #16]
 80134d8:	b913      	cbnz	r3, 80134e0 <_printf_float+0x19c>
 80134da:	6822      	ldr	r2, [r4, #0]
 80134dc:	07d0      	lsls	r0, r2, #31
 80134de:	d502      	bpl.n	80134e6 <_printf_float+0x1a2>
 80134e0:	3301      	adds	r3, #1
 80134e2:	440b      	add	r3, r1
 80134e4:	6123      	str	r3, [r4, #16]
 80134e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80134e8:	f04f 0900 	mov.w	r9, #0
 80134ec:	e7de      	b.n	80134ac <_printf_float+0x168>
 80134ee:	b913      	cbnz	r3, 80134f6 <_printf_float+0x1b2>
 80134f0:	6822      	ldr	r2, [r4, #0]
 80134f2:	07d2      	lsls	r2, r2, #31
 80134f4:	d501      	bpl.n	80134fa <_printf_float+0x1b6>
 80134f6:	3302      	adds	r3, #2
 80134f8:	e7f4      	b.n	80134e4 <_printf_float+0x1a0>
 80134fa:	2301      	movs	r3, #1
 80134fc:	e7f2      	b.n	80134e4 <_printf_float+0x1a0>
 80134fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013504:	4299      	cmp	r1, r3
 8013506:	db05      	blt.n	8013514 <_printf_float+0x1d0>
 8013508:	6823      	ldr	r3, [r4, #0]
 801350a:	6121      	str	r1, [r4, #16]
 801350c:	07d8      	lsls	r0, r3, #31
 801350e:	d5ea      	bpl.n	80134e6 <_printf_float+0x1a2>
 8013510:	1c4b      	adds	r3, r1, #1
 8013512:	e7e7      	b.n	80134e4 <_printf_float+0x1a0>
 8013514:	2900      	cmp	r1, #0
 8013516:	bfd4      	ite	le
 8013518:	f1c1 0202 	rsble	r2, r1, #2
 801351c:	2201      	movgt	r2, #1
 801351e:	4413      	add	r3, r2
 8013520:	e7e0      	b.n	80134e4 <_printf_float+0x1a0>
 8013522:	6823      	ldr	r3, [r4, #0]
 8013524:	055a      	lsls	r2, r3, #21
 8013526:	d407      	bmi.n	8013538 <_printf_float+0x1f4>
 8013528:	6923      	ldr	r3, [r4, #16]
 801352a:	4642      	mov	r2, r8
 801352c:	4631      	mov	r1, r6
 801352e:	4628      	mov	r0, r5
 8013530:	47b8      	blx	r7
 8013532:	3001      	adds	r0, #1
 8013534:	d12c      	bne.n	8013590 <_printf_float+0x24c>
 8013536:	e764      	b.n	8013402 <_printf_float+0xbe>
 8013538:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801353c:	f240 80e0 	bls.w	8013700 <_printf_float+0x3bc>
 8013540:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013544:	2200      	movs	r2, #0
 8013546:	2300      	movs	r3, #0
 8013548:	f7ed fae6 	bl	8000b18 <__aeabi_dcmpeq>
 801354c:	2800      	cmp	r0, #0
 801354e:	d034      	beq.n	80135ba <_printf_float+0x276>
 8013550:	4a37      	ldr	r2, [pc, #220]	; (8013630 <_printf_float+0x2ec>)
 8013552:	2301      	movs	r3, #1
 8013554:	4631      	mov	r1, r6
 8013556:	4628      	mov	r0, r5
 8013558:	47b8      	blx	r7
 801355a:	3001      	adds	r0, #1
 801355c:	f43f af51 	beq.w	8013402 <_printf_float+0xbe>
 8013560:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013564:	429a      	cmp	r2, r3
 8013566:	db02      	blt.n	801356e <_printf_float+0x22a>
 8013568:	6823      	ldr	r3, [r4, #0]
 801356a:	07d8      	lsls	r0, r3, #31
 801356c:	d510      	bpl.n	8013590 <_printf_float+0x24c>
 801356e:	ee18 3a10 	vmov	r3, s16
 8013572:	4652      	mov	r2, sl
 8013574:	4631      	mov	r1, r6
 8013576:	4628      	mov	r0, r5
 8013578:	47b8      	blx	r7
 801357a:	3001      	adds	r0, #1
 801357c:	f43f af41 	beq.w	8013402 <_printf_float+0xbe>
 8013580:	f04f 0800 	mov.w	r8, #0
 8013584:	f104 091a 	add.w	r9, r4, #26
 8013588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801358a:	3b01      	subs	r3, #1
 801358c:	4543      	cmp	r3, r8
 801358e:	dc09      	bgt.n	80135a4 <_printf_float+0x260>
 8013590:	6823      	ldr	r3, [r4, #0]
 8013592:	079b      	lsls	r3, r3, #30
 8013594:	f100 8107 	bmi.w	80137a6 <_printf_float+0x462>
 8013598:	68e0      	ldr	r0, [r4, #12]
 801359a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801359c:	4298      	cmp	r0, r3
 801359e:	bfb8      	it	lt
 80135a0:	4618      	movlt	r0, r3
 80135a2:	e730      	b.n	8013406 <_printf_float+0xc2>
 80135a4:	2301      	movs	r3, #1
 80135a6:	464a      	mov	r2, r9
 80135a8:	4631      	mov	r1, r6
 80135aa:	4628      	mov	r0, r5
 80135ac:	47b8      	blx	r7
 80135ae:	3001      	adds	r0, #1
 80135b0:	f43f af27 	beq.w	8013402 <_printf_float+0xbe>
 80135b4:	f108 0801 	add.w	r8, r8, #1
 80135b8:	e7e6      	b.n	8013588 <_printf_float+0x244>
 80135ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135bc:	2b00      	cmp	r3, #0
 80135be:	dc39      	bgt.n	8013634 <_printf_float+0x2f0>
 80135c0:	4a1b      	ldr	r2, [pc, #108]	; (8013630 <_printf_float+0x2ec>)
 80135c2:	2301      	movs	r3, #1
 80135c4:	4631      	mov	r1, r6
 80135c6:	4628      	mov	r0, r5
 80135c8:	47b8      	blx	r7
 80135ca:	3001      	adds	r0, #1
 80135cc:	f43f af19 	beq.w	8013402 <_printf_float+0xbe>
 80135d0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80135d4:	4313      	orrs	r3, r2
 80135d6:	d102      	bne.n	80135de <_printf_float+0x29a>
 80135d8:	6823      	ldr	r3, [r4, #0]
 80135da:	07d9      	lsls	r1, r3, #31
 80135dc:	d5d8      	bpl.n	8013590 <_printf_float+0x24c>
 80135de:	ee18 3a10 	vmov	r3, s16
 80135e2:	4652      	mov	r2, sl
 80135e4:	4631      	mov	r1, r6
 80135e6:	4628      	mov	r0, r5
 80135e8:	47b8      	blx	r7
 80135ea:	3001      	adds	r0, #1
 80135ec:	f43f af09 	beq.w	8013402 <_printf_float+0xbe>
 80135f0:	f04f 0900 	mov.w	r9, #0
 80135f4:	f104 0a1a 	add.w	sl, r4, #26
 80135f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135fa:	425b      	negs	r3, r3
 80135fc:	454b      	cmp	r3, r9
 80135fe:	dc01      	bgt.n	8013604 <_printf_float+0x2c0>
 8013600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013602:	e792      	b.n	801352a <_printf_float+0x1e6>
 8013604:	2301      	movs	r3, #1
 8013606:	4652      	mov	r2, sl
 8013608:	4631      	mov	r1, r6
 801360a:	4628      	mov	r0, r5
 801360c:	47b8      	blx	r7
 801360e:	3001      	adds	r0, #1
 8013610:	f43f aef7 	beq.w	8013402 <_printf_float+0xbe>
 8013614:	f109 0901 	add.w	r9, r9, #1
 8013618:	e7ee      	b.n	80135f8 <_printf_float+0x2b4>
 801361a:	bf00      	nop
 801361c:	7fefffff 	.word	0x7fefffff
 8013620:	08018a1c 	.word	0x08018a1c
 8013624:	08018a20 	.word	0x08018a20
 8013628:	08018a24 	.word	0x08018a24
 801362c:	08018a28 	.word	0x08018a28
 8013630:	08018a2c 	.word	0x08018a2c
 8013634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013636:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013638:	429a      	cmp	r2, r3
 801363a:	bfa8      	it	ge
 801363c:	461a      	movge	r2, r3
 801363e:	2a00      	cmp	r2, #0
 8013640:	4691      	mov	r9, r2
 8013642:	dc37      	bgt.n	80136b4 <_printf_float+0x370>
 8013644:	f04f 0b00 	mov.w	fp, #0
 8013648:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801364c:	f104 021a 	add.w	r2, r4, #26
 8013650:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013652:	9305      	str	r3, [sp, #20]
 8013654:	eba3 0309 	sub.w	r3, r3, r9
 8013658:	455b      	cmp	r3, fp
 801365a:	dc33      	bgt.n	80136c4 <_printf_float+0x380>
 801365c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013660:	429a      	cmp	r2, r3
 8013662:	db3b      	blt.n	80136dc <_printf_float+0x398>
 8013664:	6823      	ldr	r3, [r4, #0]
 8013666:	07da      	lsls	r2, r3, #31
 8013668:	d438      	bmi.n	80136dc <_printf_float+0x398>
 801366a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801366e:	eba2 0903 	sub.w	r9, r2, r3
 8013672:	9b05      	ldr	r3, [sp, #20]
 8013674:	1ad2      	subs	r2, r2, r3
 8013676:	4591      	cmp	r9, r2
 8013678:	bfa8      	it	ge
 801367a:	4691      	movge	r9, r2
 801367c:	f1b9 0f00 	cmp.w	r9, #0
 8013680:	dc35      	bgt.n	80136ee <_printf_float+0x3aa>
 8013682:	f04f 0800 	mov.w	r8, #0
 8013686:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801368a:	f104 0a1a 	add.w	sl, r4, #26
 801368e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013692:	1a9b      	subs	r3, r3, r2
 8013694:	eba3 0309 	sub.w	r3, r3, r9
 8013698:	4543      	cmp	r3, r8
 801369a:	f77f af79 	ble.w	8013590 <_printf_float+0x24c>
 801369e:	2301      	movs	r3, #1
 80136a0:	4652      	mov	r2, sl
 80136a2:	4631      	mov	r1, r6
 80136a4:	4628      	mov	r0, r5
 80136a6:	47b8      	blx	r7
 80136a8:	3001      	adds	r0, #1
 80136aa:	f43f aeaa 	beq.w	8013402 <_printf_float+0xbe>
 80136ae:	f108 0801 	add.w	r8, r8, #1
 80136b2:	e7ec      	b.n	801368e <_printf_float+0x34a>
 80136b4:	4613      	mov	r3, r2
 80136b6:	4631      	mov	r1, r6
 80136b8:	4642      	mov	r2, r8
 80136ba:	4628      	mov	r0, r5
 80136bc:	47b8      	blx	r7
 80136be:	3001      	adds	r0, #1
 80136c0:	d1c0      	bne.n	8013644 <_printf_float+0x300>
 80136c2:	e69e      	b.n	8013402 <_printf_float+0xbe>
 80136c4:	2301      	movs	r3, #1
 80136c6:	4631      	mov	r1, r6
 80136c8:	4628      	mov	r0, r5
 80136ca:	9205      	str	r2, [sp, #20]
 80136cc:	47b8      	blx	r7
 80136ce:	3001      	adds	r0, #1
 80136d0:	f43f ae97 	beq.w	8013402 <_printf_float+0xbe>
 80136d4:	9a05      	ldr	r2, [sp, #20]
 80136d6:	f10b 0b01 	add.w	fp, fp, #1
 80136da:	e7b9      	b.n	8013650 <_printf_float+0x30c>
 80136dc:	ee18 3a10 	vmov	r3, s16
 80136e0:	4652      	mov	r2, sl
 80136e2:	4631      	mov	r1, r6
 80136e4:	4628      	mov	r0, r5
 80136e6:	47b8      	blx	r7
 80136e8:	3001      	adds	r0, #1
 80136ea:	d1be      	bne.n	801366a <_printf_float+0x326>
 80136ec:	e689      	b.n	8013402 <_printf_float+0xbe>
 80136ee:	9a05      	ldr	r2, [sp, #20]
 80136f0:	464b      	mov	r3, r9
 80136f2:	4442      	add	r2, r8
 80136f4:	4631      	mov	r1, r6
 80136f6:	4628      	mov	r0, r5
 80136f8:	47b8      	blx	r7
 80136fa:	3001      	adds	r0, #1
 80136fc:	d1c1      	bne.n	8013682 <_printf_float+0x33e>
 80136fe:	e680      	b.n	8013402 <_printf_float+0xbe>
 8013700:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013702:	2a01      	cmp	r2, #1
 8013704:	dc01      	bgt.n	801370a <_printf_float+0x3c6>
 8013706:	07db      	lsls	r3, r3, #31
 8013708:	d53a      	bpl.n	8013780 <_printf_float+0x43c>
 801370a:	2301      	movs	r3, #1
 801370c:	4642      	mov	r2, r8
 801370e:	4631      	mov	r1, r6
 8013710:	4628      	mov	r0, r5
 8013712:	47b8      	blx	r7
 8013714:	3001      	adds	r0, #1
 8013716:	f43f ae74 	beq.w	8013402 <_printf_float+0xbe>
 801371a:	ee18 3a10 	vmov	r3, s16
 801371e:	4652      	mov	r2, sl
 8013720:	4631      	mov	r1, r6
 8013722:	4628      	mov	r0, r5
 8013724:	47b8      	blx	r7
 8013726:	3001      	adds	r0, #1
 8013728:	f43f ae6b 	beq.w	8013402 <_printf_float+0xbe>
 801372c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013730:	2200      	movs	r2, #0
 8013732:	2300      	movs	r3, #0
 8013734:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8013738:	f7ed f9ee 	bl	8000b18 <__aeabi_dcmpeq>
 801373c:	b9d8      	cbnz	r0, 8013776 <_printf_float+0x432>
 801373e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8013742:	f108 0201 	add.w	r2, r8, #1
 8013746:	4631      	mov	r1, r6
 8013748:	4628      	mov	r0, r5
 801374a:	47b8      	blx	r7
 801374c:	3001      	adds	r0, #1
 801374e:	d10e      	bne.n	801376e <_printf_float+0x42a>
 8013750:	e657      	b.n	8013402 <_printf_float+0xbe>
 8013752:	2301      	movs	r3, #1
 8013754:	4652      	mov	r2, sl
 8013756:	4631      	mov	r1, r6
 8013758:	4628      	mov	r0, r5
 801375a:	47b8      	blx	r7
 801375c:	3001      	adds	r0, #1
 801375e:	f43f ae50 	beq.w	8013402 <_printf_float+0xbe>
 8013762:	f108 0801 	add.w	r8, r8, #1
 8013766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013768:	3b01      	subs	r3, #1
 801376a:	4543      	cmp	r3, r8
 801376c:	dcf1      	bgt.n	8013752 <_printf_float+0x40e>
 801376e:	464b      	mov	r3, r9
 8013770:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013774:	e6da      	b.n	801352c <_printf_float+0x1e8>
 8013776:	f04f 0800 	mov.w	r8, #0
 801377a:	f104 0a1a 	add.w	sl, r4, #26
 801377e:	e7f2      	b.n	8013766 <_printf_float+0x422>
 8013780:	2301      	movs	r3, #1
 8013782:	4642      	mov	r2, r8
 8013784:	e7df      	b.n	8013746 <_printf_float+0x402>
 8013786:	2301      	movs	r3, #1
 8013788:	464a      	mov	r2, r9
 801378a:	4631      	mov	r1, r6
 801378c:	4628      	mov	r0, r5
 801378e:	47b8      	blx	r7
 8013790:	3001      	adds	r0, #1
 8013792:	f43f ae36 	beq.w	8013402 <_printf_float+0xbe>
 8013796:	f108 0801 	add.w	r8, r8, #1
 801379a:	68e3      	ldr	r3, [r4, #12]
 801379c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801379e:	1a5b      	subs	r3, r3, r1
 80137a0:	4543      	cmp	r3, r8
 80137a2:	dcf0      	bgt.n	8013786 <_printf_float+0x442>
 80137a4:	e6f8      	b.n	8013598 <_printf_float+0x254>
 80137a6:	f04f 0800 	mov.w	r8, #0
 80137aa:	f104 0919 	add.w	r9, r4, #25
 80137ae:	e7f4      	b.n	801379a <_printf_float+0x456>

080137b0 <_printf_common>:
 80137b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80137b4:	4616      	mov	r6, r2
 80137b6:	4699      	mov	r9, r3
 80137b8:	688a      	ldr	r2, [r1, #8]
 80137ba:	690b      	ldr	r3, [r1, #16]
 80137bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80137c0:	4293      	cmp	r3, r2
 80137c2:	bfb8      	it	lt
 80137c4:	4613      	movlt	r3, r2
 80137c6:	6033      	str	r3, [r6, #0]
 80137c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80137cc:	4607      	mov	r7, r0
 80137ce:	460c      	mov	r4, r1
 80137d0:	b10a      	cbz	r2, 80137d6 <_printf_common+0x26>
 80137d2:	3301      	adds	r3, #1
 80137d4:	6033      	str	r3, [r6, #0]
 80137d6:	6823      	ldr	r3, [r4, #0]
 80137d8:	0699      	lsls	r1, r3, #26
 80137da:	bf42      	ittt	mi
 80137dc:	6833      	ldrmi	r3, [r6, #0]
 80137de:	3302      	addmi	r3, #2
 80137e0:	6033      	strmi	r3, [r6, #0]
 80137e2:	6825      	ldr	r5, [r4, #0]
 80137e4:	f015 0506 	ands.w	r5, r5, #6
 80137e8:	d106      	bne.n	80137f8 <_printf_common+0x48>
 80137ea:	f104 0a19 	add.w	sl, r4, #25
 80137ee:	68e3      	ldr	r3, [r4, #12]
 80137f0:	6832      	ldr	r2, [r6, #0]
 80137f2:	1a9b      	subs	r3, r3, r2
 80137f4:	42ab      	cmp	r3, r5
 80137f6:	dc26      	bgt.n	8013846 <_printf_common+0x96>
 80137f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80137fc:	1e13      	subs	r3, r2, #0
 80137fe:	6822      	ldr	r2, [r4, #0]
 8013800:	bf18      	it	ne
 8013802:	2301      	movne	r3, #1
 8013804:	0692      	lsls	r2, r2, #26
 8013806:	d42b      	bmi.n	8013860 <_printf_common+0xb0>
 8013808:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801380c:	4649      	mov	r1, r9
 801380e:	4638      	mov	r0, r7
 8013810:	47c0      	blx	r8
 8013812:	3001      	adds	r0, #1
 8013814:	d01e      	beq.n	8013854 <_printf_common+0xa4>
 8013816:	6823      	ldr	r3, [r4, #0]
 8013818:	6922      	ldr	r2, [r4, #16]
 801381a:	f003 0306 	and.w	r3, r3, #6
 801381e:	2b04      	cmp	r3, #4
 8013820:	bf02      	ittt	eq
 8013822:	68e5      	ldreq	r5, [r4, #12]
 8013824:	6833      	ldreq	r3, [r6, #0]
 8013826:	1aed      	subeq	r5, r5, r3
 8013828:	68a3      	ldr	r3, [r4, #8]
 801382a:	bf0c      	ite	eq
 801382c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013830:	2500      	movne	r5, #0
 8013832:	4293      	cmp	r3, r2
 8013834:	bfc4      	itt	gt
 8013836:	1a9b      	subgt	r3, r3, r2
 8013838:	18ed      	addgt	r5, r5, r3
 801383a:	2600      	movs	r6, #0
 801383c:	341a      	adds	r4, #26
 801383e:	42b5      	cmp	r5, r6
 8013840:	d11a      	bne.n	8013878 <_printf_common+0xc8>
 8013842:	2000      	movs	r0, #0
 8013844:	e008      	b.n	8013858 <_printf_common+0xa8>
 8013846:	2301      	movs	r3, #1
 8013848:	4652      	mov	r2, sl
 801384a:	4649      	mov	r1, r9
 801384c:	4638      	mov	r0, r7
 801384e:	47c0      	blx	r8
 8013850:	3001      	adds	r0, #1
 8013852:	d103      	bne.n	801385c <_printf_common+0xac>
 8013854:	f04f 30ff 	mov.w	r0, #4294967295
 8013858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801385c:	3501      	adds	r5, #1
 801385e:	e7c6      	b.n	80137ee <_printf_common+0x3e>
 8013860:	18e1      	adds	r1, r4, r3
 8013862:	1c5a      	adds	r2, r3, #1
 8013864:	2030      	movs	r0, #48	; 0x30
 8013866:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801386a:	4422      	add	r2, r4
 801386c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013870:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013874:	3302      	adds	r3, #2
 8013876:	e7c7      	b.n	8013808 <_printf_common+0x58>
 8013878:	2301      	movs	r3, #1
 801387a:	4622      	mov	r2, r4
 801387c:	4649      	mov	r1, r9
 801387e:	4638      	mov	r0, r7
 8013880:	47c0      	blx	r8
 8013882:	3001      	adds	r0, #1
 8013884:	d0e6      	beq.n	8013854 <_printf_common+0xa4>
 8013886:	3601      	adds	r6, #1
 8013888:	e7d9      	b.n	801383e <_printf_common+0x8e>
	...

0801388c <_printf_i>:
 801388c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013890:	7e0f      	ldrb	r7, [r1, #24]
 8013892:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013894:	2f78      	cmp	r7, #120	; 0x78
 8013896:	4691      	mov	r9, r2
 8013898:	4680      	mov	r8, r0
 801389a:	460c      	mov	r4, r1
 801389c:	469a      	mov	sl, r3
 801389e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80138a2:	d807      	bhi.n	80138b4 <_printf_i+0x28>
 80138a4:	2f62      	cmp	r7, #98	; 0x62
 80138a6:	d80a      	bhi.n	80138be <_printf_i+0x32>
 80138a8:	2f00      	cmp	r7, #0
 80138aa:	f000 80d4 	beq.w	8013a56 <_printf_i+0x1ca>
 80138ae:	2f58      	cmp	r7, #88	; 0x58
 80138b0:	f000 80c0 	beq.w	8013a34 <_printf_i+0x1a8>
 80138b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80138b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80138bc:	e03a      	b.n	8013934 <_printf_i+0xa8>
 80138be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80138c2:	2b15      	cmp	r3, #21
 80138c4:	d8f6      	bhi.n	80138b4 <_printf_i+0x28>
 80138c6:	a101      	add	r1, pc, #4	; (adr r1, 80138cc <_printf_i+0x40>)
 80138c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80138cc:	08013925 	.word	0x08013925
 80138d0:	08013939 	.word	0x08013939
 80138d4:	080138b5 	.word	0x080138b5
 80138d8:	080138b5 	.word	0x080138b5
 80138dc:	080138b5 	.word	0x080138b5
 80138e0:	080138b5 	.word	0x080138b5
 80138e4:	08013939 	.word	0x08013939
 80138e8:	080138b5 	.word	0x080138b5
 80138ec:	080138b5 	.word	0x080138b5
 80138f0:	080138b5 	.word	0x080138b5
 80138f4:	080138b5 	.word	0x080138b5
 80138f8:	08013a3d 	.word	0x08013a3d
 80138fc:	08013965 	.word	0x08013965
 8013900:	080139f7 	.word	0x080139f7
 8013904:	080138b5 	.word	0x080138b5
 8013908:	080138b5 	.word	0x080138b5
 801390c:	08013a5f 	.word	0x08013a5f
 8013910:	080138b5 	.word	0x080138b5
 8013914:	08013965 	.word	0x08013965
 8013918:	080138b5 	.word	0x080138b5
 801391c:	080138b5 	.word	0x080138b5
 8013920:	080139ff 	.word	0x080139ff
 8013924:	682b      	ldr	r3, [r5, #0]
 8013926:	1d1a      	adds	r2, r3, #4
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	602a      	str	r2, [r5, #0]
 801392c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013930:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013934:	2301      	movs	r3, #1
 8013936:	e09f      	b.n	8013a78 <_printf_i+0x1ec>
 8013938:	6820      	ldr	r0, [r4, #0]
 801393a:	682b      	ldr	r3, [r5, #0]
 801393c:	0607      	lsls	r7, r0, #24
 801393e:	f103 0104 	add.w	r1, r3, #4
 8013942:	6029      	str	r1, [r5, #0]
 8013944:	d501      	bpl.n	801394a <_printf_i+0xbe>
 8013946:	681e      	ldr	r6, [r3, #0]
 8013948:	e003      	b.n	8013952 <_printf_i+0xc6>
 801394a:	0646      	lsls	r6, r0, #25
 801394c:	d5fb      	bpl.n	8013946 <_printf_i+0xba>
 801394e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8013952:	2e00      	cmp	r6, #0
 8013954:	da03      	bge.n	801395e <_printf_i+0xd2>
 8013956:	232d      	movs	r3, #45	; 0x2d
 8013958:	4276      	negs	r6, r6
 801395a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801395e:	485a      	ldr	r0, [pc, #360]	; (8013ac8 <_printf_i+0x23c>)
 8013960:	230a      	movs	r3, #10
 8013962:	e012      	b.n	801398a <_printf_i+0xfe>
 8013964:	682b      	ldr	r3, [r5, #0]
 8013966:	6820      	ldr	r0, [r4, #0]
 8013968:	1d19      	adds	r1, r3, #4
 801396a:	6029      	str	r1, [r5, #0]
 801396c:	0605      	lsls	r5, r0, #24
 801396e:	d501      	bpl.n	8013974 <_printf_i+0xe8>
 8013970:	681e      	ldr	r6, [r3, #0]
 8013972:	e002      	b.n	801397a <_printf_i+0xee>
 8013974:	0641      	lsls	r1, r0, #25
 8013976:	d5fb      	bpl.n	8013970 <_printf_i+0xe4>
 8013978:	881e      	ldrh	r6, [r3, #0]
 801397a:	4853      	ldr	r0, [pc, #332]	; (8013ac8 <_printf_i+0x23c>)
 801397c:	2f6f      	cmp	r7, #111	; 0x6f
 801397e:	bf0c      	ite	eq
 8013980:	2308      	moveq	r3, #8
 8013982:	230a      	movne	r3, #10
 8013984:	2100      	movs	r1, #0
 8013986:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801398a:	6865      	ldr	r5, [r4, #4]
 801398c:	60a5      	str	r5, [r4, #8]
 801398e:	2d00      	cmp	r5, #0
 8013990:	bfa2      	ittt	ge
 8013992:	6821      	ldrge	r1, [r4, #0]
 8013994:	f021 0104 	bicge.w	r1, r1, #4
 8013998:	6021      	strge	r1, [r4, #0]
 801399a:	b90e      	cbnz	r6, 80139a0 <_printf_i+0x114>
 801399c:	2d00      	cmp	r5, #0
 801399e:	d04b      	beq.n	8013a38 <_printf_i+0x1ac>
 80139a0:	4615      	mov	r5, r2
 80139a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80139a6:	fb03 6711 	mls	r7, r3, r1, r6
 80139aa:	5dc7      	ldrb	r7, [r0, r7]
 80139ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80139b0:	4637      	mov	r7, r6
 80139b2:	42bb      	cmp	r3, r7
 80139b4:	460e      	mov	r6, r1
 80139b6:	d9f4      	bls.n	80139a2 <_printf_i+0x116>
 80139b8:	2b08      	cmp	r3, #8
 80139ba:	d10b      	bne.n	80139d4 <_printf_i+0x148>
 80139bc:	6823      	ldr	r3, [r4, #0]
 80139be:	07de      	lsls	r6, r3, #31
 80139c0:	d508      	bpl.n	80139d4 <_printf_i+0x148>
 80139c2:	6923      	ldr	r3, [r4, #16]
 80139c4:	6861      	ldr	r1, [r4, #4]
 80139c6:	4299      	cmp	r1, r3
 80139c8:	bfde      	ittt	le
 80139ca:	2330      	movle	r3, #48	; 0x30
 80139cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80139d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80139d4:	1b52      	subs	r2, r2, r5
 80139d6:	6122      	str	r2, [r4, #16]
 80139d8:	f8cd a000 	str.w	sl, [sp]
 80139dc:	464b      	mov	r3, r9
 80139de:	aa03      	add	r2, sp, #12
 80139e0:	4621      	mov	r1, r4
 80139e2:	4640      	mov	r0, r8
 80139e4:	f7ff fee4 	bl	80137b0 <_printf_common>
 80139e8:	3001      	adds	r0, #1
 80139ea:	d14a      	bne.n	8013a82 <_printf_i+0x1f6>
 80139ec:	f04f 30ff 	mov.w	r0, #4294967295
 80139f0:	b004      	add	sp, #16
 80139f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139f6:	6823      	ldr	r3, [r4, #0]
 80139f8:	f043 0320 	orr.w	r3, r3, #32
 80139fc:	6023      	str	r3, [r4, #0]
 80139fe:	4833      	ldr	r0, [pc, #204]	; (8013acc <_printf_i+0x240>)
 8013a00:	2778      	movs	r7, #120	; 0x78
 8013a02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013a06:	6823      	ldr	r3, [r4, #0]
 8013a08:	6829      	ldr	r1, [r5, #0]
 8013a0a:	061f      	lsls	r7, r3, #24
 8013a0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8013a10:	d402      	bmi.n	8013a18 <_printf_i+0x18c>
 8013a12:	065f      	lsls	r7, r3, #25
 8013a14:	bf48      	it	mi
 8013a16:	b2b6      	uxthmi	r6, r6
 8013a18:	07df      	lsls	r7, r3, #31
 8013a1a:	bf48      	it	mi
 8013a1c:	f043 0320 	orrmi.w	r3, r3, #32
 8013a20:	6029      	str	r1, [r5, #0]
 8013a22:	bf48      	it	mi
 8013a24:	6023      	strmi	r3, [r4, #0]
 8013a26:	b91e      	cbnz	r6, 8013a30 <_printf_i+0x1a4>
 8013a28:	6823      	ldr	r3, [r4, #0]
 8013a2a:	f023 0320 	bic.w	r3, r3, #32
 8013a2e:	6023      	str	r3, [r4, #0]
 8013a30:	2310      	movs	r3, #16
 8013a32:	e7a7      	b.n	8013984 <_printf_i+0xf8>
 8013a34:	4824      	ldr	r0, [pc, #144]	; (8013ac8 <_printf_i+0x23c>)
 8013a36:	e7e4      	b.n	8013a02 <_printf_i+0x176>
 8013a38:	4615      	mov	r5, r2
 8013a3a:	e7bd      	b.n	80139b8 <_printf_i+0x12c>
 8013a3c:	682b      	ldr	r3, [r5, #0]
 8013a3e:	6826      	ldr	r6, [r4, #0]
 8013a40:	6961      	ldr	r1, [r4, #20]
 8013a42:	1d18      	adds	r0, r3, #4
 8013a44:	6028      	str	r0, [r5, #0]
 8013a46:	0635      	lsls	r5, r6, #24
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	d501      	bpl.n	8013a50 <_printf_i+0x1c4>
 8013a4c:	6019      	str	r1, [r3, #0]
 8013a4e:	e002      	b.n	8013a56 <_printf_i+0x1ca>
 8013a50:	0670      	lsls	r0, r6, #25
 8013a52:	d5fb      	bpl.n	8013a4c <_printf_i+0x1c0>
 8013a54:	8019      	strh	r1, [r3, #0]
 8013a56:	2300      	movs	r3, #0
 8013a58:	6123      	str	r3, [r4, #16]
 8013a5a:	4615      	mov	r5, r2
 8013a5c:	e7bc      	b.n	80139d8 <_printf_i+0x14c>
 8013a5e:	682b      	ldr	r3, [r5, #0]
 8013a60:	1d1a      	adds	r2, r3, #4
 8013a62:	602a      	str	r2, [r5, #0]
 8013a64:	681d      	ldr	r5, [r3, #0]
 8013a66:	6862      	ldr	r2, [r4, #4]
 8013a68:	2100      	movs	r1, #0
 8013a6a:	4628      	mov	r0, r5
 8013a6c:	f7ec fbd8 	bl	8000220 <memchr>
 8013a70:	b108      	cbz	r0, 8013a76 <_printf_i+0x1ea>
 8013a72:	1b40      	subs	r0, r0, r5
 8013a74:	6060      	str	r0, [r4, #4]
 8013a76:	6863      	ldr	r3, [r4, #4]
 8013a78:	6123      	str	r3, [r4, #16]
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013a80:	e7aa      	b.n	80139d8 <_printf_i+0x14c>
 8013a82:	6923      	ldr	r3, [r4, #16]
 8013a84:	462a      	mov	r2, r5
 8013a86:	4649      	mov	r1, r9
 8013a88:	4640      	mov	r0, r8
 8013a8a:	47d0      	blx	sl
 8013a8c:	3001      	adds	r0, #1
 8013a8e:	d0ad      	beq.n	80139ec <_printf_i+0x160>
 8013a90:	6823      	ldr	r3, [r4, #0]
 8013a92:	079b      	lsls	r3, r3, #30
 8013a94:	d413      	bmi.n	8013abe <_printf_i+0x232>
 8013a96:	68e0      	ldr	r0, [r4, #12]
 8013a98:	9b03      	ldr	r3, [sp, #12]
 8013a9a:	4298      	cmp	r0, r3
 8013a9c:	bfb8      	it	lt
 8013a9e:	4618      	movlt	r0, r3
 8013aa0:	e7a6      	b.n	80139f0 <_printf_i+0x164>
 8013aa2:	2301      	movs	r3, #1
 8013aa4:	4632      	mov	r2, r6
 8013aa6:	4649      	mov	r1, r9
 8013aa8:	4640      	mov	r0, r8
 8013aaa:	47d0      	blx	sl
 8013aac:	3001      	adds	r0, #1
 8013aae:	d09d      	beq.n	80139ec <_printf_i+0x160>
 8013ab0:	3501      	adds	r5, #1
 8013ab2:	68e3      	ldr	r3, [r4, #12]
 8013ab4:	9903      	ldr	r1, [sp, #12]
 8013ab6:	1a5b      	subs	r3, r3, r1
 8013ab8:	42ab      	cmp	r3, r5
 8013aba:	dcf2      	bgt.n	8013aa2 <_printf_i+0x216>
 8013abc:	e7eb      	b.n	8013a96 <_printf_i+0x20a>
 8013abe:	2500      	movs	r5, #0
 8013ac0:	f104 0619 	add.w	r6, r4, #25
 8013ac4:	e7f5      	b.n	8013ab2 <_printf_i+0x226>
 8013ac6:	bf00      	nop
 8013ac8:	08018a2e 	.word	0x08018a2e
 8013acc:	08018a3f 	.word	0x08018a3f

08013ad0 <_scanf_float>:
 8013ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ad4:	b087      	sub	sp, #28
 8013ad6:	4617      	mov	r7, r2
 8013ad8:	9303      	str	r3, [sp, #12]
 8013ada:	688b      	ldr	r3, [r1, #8]
 8013adc:	1e5a      	subs	r2, r3, #1
 8013ade:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013ae2:	bf83      	ittte	hi
 8013ae4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8013ae8:	195b      	addhi	r3, r3, r5
 8013aea:	9302      	strhi	r3, [sp, #8]
 8013aec:	2300      	movls	r3, #0
 8013aee:	bf86      	itte	hi
 8013af0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013af4:	608b      	strhi	r3, [r1, #8]
 8013af6:	9302      	strls	r3, [sp, #8]
 8013af8:	680b      	ldr	r3, [r1, #0]
 8013afa:	468b      	mov	fp, r1
 8013afc:	2500      	movs	r5, #0
 8013afe:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013b02:	f84b 3b1c 	str.w	r3, [fp], #28
 8013b06:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8013b0a:	4680      	mov	r8, r0
 8013b0c:	460c      	mov	r4, r1
 8013b0e:	465e      	mov	r6, fp
 8013b10:	46aa      	mov	sl, r5
 8013b12:	46a9      	mov	r9, r5
 8013b14:	9501      	str	r5, [sp, #4]
 8013b16:	68a2      	ldr	r2, [r4, #8]
 8013b18:	b152      	cbz	r2, 8013b30 <_scanf_float+0x60>
 8013b1a:	683b      	ldr	r3, [r7, #0]
 8013b1c:	781b      	ldrb	r3, [r3, #0]
 8013b1e:	2b4e      	cmp	r3, #78	; 0x4e
 8013b20:	d864      	bhi.n	8013bec <_scanf_float+0x11c>
 8013b22:	2b40      	cmp	r3, #64	; 0x40
 8013b24:	d83c      	bhi.n	8013ba0 <_scanf_float+0xd0>
 8013b26:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8013b2a:	b2c8      	uxtb	r0, r1
 8013b2c:	280e      	cmp	r0, #14
 8013b2e:	d93a      	bls.n	8013ba6 <_scanf_float+0xd6>
 8013b30:	f1b9 0f00 	cmp.w	r9, #0
 8013b34:	d003      	beq.n	8013b3e <_scanf_float+0x6e>
 8013b36:	6823      	ldr	r3, [r4, #0]
 8013b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013b3c:	6023      	str	r3, [r4, #0]
 8013b3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013b42:	f1ba 0f01 	cmp.w	sl, #1
 8013b46:	f200 8113 	bhi.w	8013d70 <_scanf_float+0x2a0>
 8013b4a:	455e      	cmp	r6, fp
 8013b4c:	f200 8105 	bhi.w	8013d5a <_scanf_float+0x28a>
 8013b50:	2501      	movs	r5, #1
 8013b52:	4628      	mov	r0, r5
 8013b54:	b007      	add	sp, #28
 8013b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b5a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8013b5e:	2a0d      	cmp	r2, #13
 8013b60:	d8e6      	bhi.n	8013b30 <_scanf_float+0x60>
 8013b62:	a101      	add	r1, pc, #4	; (adr r1, 8013b68 <_scanf_float+0x98>)
 8013b64:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013b68:	08013ca7 	.word	0x08013ca7
 8013b6c:	08013b31 	.word	0x08013b31
 8013b70:	08013b31 	.word	0x08013b31
 8013b74:	08013b31 	.word	0x08013b31
 8013b78:	08013d07 	.word	0x08013d07
 8013b7c:	08013cdf 	.word	0x08013cdf
 8013b80:	08013b31 	.word	0x08013b31
 8013b84:	08013b31 	.word	0x08013b31
 8013b88:	08013cb5 	.word	0x08013cb5
 8013b8c:	08013b31 	.word	0x08013b31
 8013b90:	08013b31 	.word	0x08013b31
 8013b94:	08013b31 	.word	0x08013b31
 8013b98:	08013b31 	.word	0x08013b31
 8013b9c:	08013c6d 	.word	0x08013c6d
 8013ba0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8013ba4:	e7db      	b.n	8013b5e <_scanf_float+0x8e>
 8013ba6:	290e      	cmp	r1, #14
 8013ba8:	d8c2      	bhi.n	8013b30 <_scanf_float+0x60>
 8013baa:	a001      	add	r0, pc, #4	; (adr r0, 8013bb0 <_scanf_float+0xe0>)
 8013bac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013bb0:	08013c5f 	.word	0x08013c5f
 8013bb4:	08013b31 	.word	0x08013b31
 8013bb8:	08013c5f 	.word	0x08013c5f
 8013bbc:	08013cf3 	.word	0x08013cf3
 8013bc0:	08013b31 	.word	0x08013b31
 8013bc4:	08013c0d 	.word	0x08013c0d
 8013bc8:	08013c49 	.word	0x08013c49
 8013bcc:	08013c49 	.word	0x08013c49
 8013bd0:	08013c49 	.word	0x08013c49
 8013bd4:	08013c49 	.word	0x08013c49
 8013bd8:	08013c49 	.word	0x08013c49
 8013bdc:	08013c49 	.word	0x08013c49
 8013be0:	08013c49 	.word	0x08013c49
 8013be4:	08013c49 	.word	0x08013c49
 8013be8:	08013c49 	.word	0x08013c49
 8013bec:	2b6e      	cmp	r3, #110	; 0x6e
 8013bee:	d809      	bhi.n	8013c04 <_scanf_float+0x134>
 8013bf0:	2b60      	cmp	r3, #96	; 0x60
 8013bf2:	d8b2      	bhi.n	8013b5a <_scanf_float+0x8a>
 8013bf4:	2b54      	cmp	r3, #84	; 0x54
 8013bf6:	d077      	beq.n	8013ce8 <_scanf_float+0x218>
 8013bf8:	2b59      	cmp	r3, #89	; 0x59
 8013bfa:	d199      	bne.n	8013b30 <_scanf_float+0x60>
 8013bfc:	2d07      	cmp	r5, #7
 8013bfe:	d197      	bne.n	8013b30 <_scanf_float+0x60>
 8013c00:	2508      	movs	r5, #8
 8013c02:	e029      	b.n	8013c58 <_scanf_float+0x188>
 8013c04:	2b74      	cmp	r3, #116	; 0x74
 8013c06:	d06f      	beq.n	8013ce8 <_scanf_float+0x218>
 8013c08:	2b79      	cmp	r3, #121	; 0x79
 8013c0a:	e7f6      	b.n	8013bfa <_scanf_float+0x12a>
 8013c0c:	6821      	ldr	r1, [r4, #0]
 8013c0e:	05c8      	lsls	r0, r1, #23
 8013c10:	d51a      	bpl.n	8013c48 <_scanf_float+0x178>
 8013c12:	9b02      	ldr	r3, [sp, #8]
 8013c14:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013c18:	6021      	str	r1, [r4, #0]
 8013c1a:	f109 0901 	add.w	r9, r9, #1
 8013c1e:	b11b      	cbz	r3, 8013c28 <_scanf_float+0x158>
 8013c20:	3b01      	subs	r3, #1
 8013c22:	3201      	adds	r2, #1
 8013c24:	9302      	str	r3, [sp, #8]
 8013c26:	60a2      	str	r2, [r4, #8]
 8013c28:	68a3      	ldr	r3, [r4, #8]
 8013c2a:	3b01      	subs	r3, #1
 8013c2c:	60a3      	str	r3, [r4, #8]
 8013c2e:	6923      	ldr	r3, [r4, #16]
 8013c30:	3301      	adds	r3, #1
 8013c32:	6123      	str	r3, [r4, #16]
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	3b01      	subs	r3, #1
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	607b      	str	r3, [r7, #4]
 8013c3c:	f340 8084 	ble.w	8013d48 <_scanf_float+0x278>
 8013c40:	683b      	ldr	r3, [r7, #0]
 8013c42:	3301      	adds	r3, #1
 8013c44:	603b      	str	r3, [r7, #0]
 8013c46:	e766      	b.n	8013b16 <_scanf_float+0x46>
 8013c48:	eb1a 0f05 	cmn.w	sl, r5
 8013c4c:	f47f af70 	bne.w	8013b30 <_scanf_float+0x60>
 8013c50:	6822      	ldr	r2, [r4, #0]
 8013c52:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8013c56:	6022      	str	r2, [r4, #0]
 8013c58:	f806 3b01 	strb.w	r3, [r6], #1
 8013c5c:	e7e4      	b.n	8013c28 <_scanf_float+0x158>
 8013c5e:	6822      	ldr	r2, [r4, #0]
 8013c60:	0610      	lsls	r0, r2, #24
 8013c62:	f57f af65 	bpl.w	8013b30 <_scanf_float+0x60>
 8013c66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013c6a:	e7f4      	b.n	8013c56 <_scanf_float+0x186>
 8013c6c:	f1ba 0f00 	cmp.w	sl, #0
 8013c70:	d10e      	bne.n	8013c90 <_scanf_float+0x1c0>
 8013c72:	f1b9 0f00 	cmp.w	r9, #0
 8013c76:	d10e      	bne.n	8013c96 <_scanf_float+0x1c6>
 8013c78:	6822      	ldr	r2, [r4, #0]
 8013c7a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013c7e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013c82:	d108      	bne.n	8013c96 <_scanf_float+0x1c6>
 8013c84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013c88:	6022      	str	r2, [r4, #0]
 8013c8a:	f04f 0a01 	mov.w	sl, #1
 8013c8e:	e7e3      	b.n	8013c58 <_scanf_float+0x188>
 8013c90:	f1ba 0f02 	cmp.w	sl, #2
 8013c94:	d055      	beq.n	8013d42 <_scanf_float+0x272>
 8013c96:	2d01      	cmp	r5, #1
 8013c98:	d002      	beq.n	8013ca0 <_scanf_float+0x1d0>
 8013c9a:	2d04      	cmp	r5, #4
 8013c9c:	f47f af48 	bne.w	8013b30 <_scanf_float+0x60>
 8013ca0:	3501      	adds	r5, #1
 8013ca2:	b2ed      	uxtb	r5, r5
 8013ca4:	e7d8      	b.n	8013c58 <_scanf_float+0x188>
 8013ca6:	f1ba 0f01 	cmp.w	sl, #1
 8013caa:	f47f af41 	bne.w	8013b30 <_scanf_float+0x60>
 8013cae:	f04f 0a02 	mov.w	sl, #2
 8013cb2:	e7d1      	b.n	8013c58 <_scanf_float+0x188>
 8013cb4:	b97d      	cbnz	r5, 8013cd6 <_scanf_float+0x206>
 8013cb6:	f1b9 0f00 	cmp.w	r9, #0
 8013cba:	f47f af3c 	bne.w	8013b36 <_scanf_float+0x66>
 8013cbe:	6822      	ldr	r2, [r4, #0]
 8013cc0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013cc4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013cc8:	f47f af39 	bne.w	8013b3e <_scanf_float+0x6e>
 8013ccc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013cd0:	6022      	str	r2, [r4, #0]
 8013cd2:	2501      	movs	r5, #1
 8013cd4:	e7c0      	b.n	8013c58 <_scanf_float+0x188>
 8013cd6:	2d03      	cmp	r5, #3
 8013cd8:	d0e2      	beq.n	8013ca0 <_scanf_float+0x1d0>
 8013cda:	2d05      	cmp	r5, #5
 8013cdc:	e7de      	b.n	8013c9c <_scanf_float+0x1cc>
 8013cde:	2d02      	cmp	r5, #2
 8013ce0:	f47f af26 	bne.w	8013b30 <_scanf_float+0x60>
 8013ce4:	2503      	movs	r5, #3
 8013ce6:	e7b7      	b.n	8013c58 <_scanf_float+0x188>
 8013ce8:	2d06      	cmp	r5, #6
 8013cea:	f47f af21 	bne.w	8013b30 <_scanf_float+0x60>
 8013cee:	2507      	movs	r5, #7
 8013cf0:	e7b2      	b.n	8013c58 <_scanf_float+0x188>
 8013cf2:	6822      	ldr	r2, [r4, #0]
 8013cf4:	0591      	lsls	r1, r2, #22
 8013cf6:	f57f af1b 	bpl.w	8013b30 <_scanf_float+0x60>
 8013cfa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8013cfe:	6022      	str	r2, [r4, #0]
 8013d00:	f8cd 9004 	str.w	r9, [sp, #4]
 8013d04:	e7a8      	b.n	8013c58 <_scanf_float+0x188>
 8013d06:	6822      	ldr	r2, [r4, #0]
 8013d08:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8013d0c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013d10:	d006      	beq.n	8013d20 <_scanf_float+0x250>
 8013d12:	0550      	lsls	r0, r2, #21
 8013d14:	f57f af0c 	bpl.w	8013b30 <_scanf_float+0x60>
 8013d18:	f1b9 0f00 	cmp.w	r9, #0
 8013d1c:	f43f af0f 	beq.w	8013b3e <_scanf_float+0x6e>
 8013d20:	0591      	lsls	r1, r2, #22
 8013d22:	bf58      	it	pl
 8013d24:	9901      	ldrpl	r1, [sp, #4]
 8013d26:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013d2a:	bf58      	it	pl
 8013d2c:	eba9 0101 	subpl.w	r1, r9, r1
 8013d30:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8013d34:	bf58      	it	pl
 8013d36:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8013d3a:	6022      	str	r2, [r4, #0]
 8013d3c:	f04f 0900 	mov.w	r9, #0
 8013d40:	e78a      	b.n	8013c58 <_scanf_float+0x188>
 8013d42:	f04f 0a03 	mov.w	sl, #3
 8013d46:	e787      	b.n	8013c58 <_scanf_float+0x188>
 8013d48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013d4c:	4639      	mov	r1, r7
 8013d4e:	4640      	mov	r0, r8
 8013d50:	4798      	blx	r3
 8013d52:	2800      	cmp	r0, #0
 8013d54:	f43f aedf 	beq.w	8013b16 <_scanf_float+0x46>
 8013d58:	e6ea      	b.n	8013b30 <_scanf_float+0x60>
 8013d5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013d5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013d62:	463a      	mov	r2, r7
 8013d64:	4640      	mov	r0, r8
 8013d66:	4798      	blx	r3
 8013d68:	6923      	ldr	r3, [r4, #16]
 8013d6a:	3b01      	subs	r3, #1
 8013d6c:	6123      	str	r3, [r4, #16]
 8013d6e:	e6ec      	b.n	8013b4a <_scanf_float+0x7a>
 8013d70:	1e6b      	subs	r3, r5, #1
 8013d72:	2b06      	cmp	r3, #6
 8013d74:	d825      	bhi.n	8013dc2 <_scanf_float+0x2f2>
 8013d76:	2d02      	cmp	r5, #2
 8013d78:	d836      	bhi.n	8013de8 <_scanf_float+0x318>
 8013d7a:	455e      	cmp	r6, fp
 8013d7c:	f67f aee8 	bls.w	8013b50 <_scanf_float+0x80>
 8013d80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013d84:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013d88:	463a      	mov	r2, r7
 8013d8a:	4640      	mov	r0, r8
 8013d8c:	4798      	blx	r3
 8013d8e:	6923      	ldr	r3, [r4, #16]
 8013d90:	3b01      	subs	r3, #1
 8013d92:	6123      	str	r3, [r4, #16]
 8013d94:	e7f1      	b.n	8013d7a <_scanf_float+0x2aa>
 8013d96:	9802      	ldr	r0, [sp, #8]
 8013d98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013d9c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8013da0:	9002      	str	r0, [sp, #8]
 8013da2:	463a      	mov	r2, r7
 8013da4:	4640      	mov	r0, r8
 8013da6:	4798      	blx	r3
 8013da8:	6923      	ldr	r3, [r4, #16]
 8013daa:	3b01      	subs	r3, #1
 8013dac:	6123      	str	r3, [r4, #16]
 8013dae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013db2:	fa5f fa8a 	uxtb.w	sl, sl
 8013db6:	f1ba 0f02 	cmp.w	sl, #2
 8013dba:	d1ec      	bne.n	8013d96 <_scanf_float+0x2c6>
 8013dbc:	3d03      	subs	r5, #3
 8013dbe:	b2ed      	uxtb	r5, r5
 8013dc0:	1b76      	subs	r6, r6, r5
 8013dc2:	6823      	ldr	r3, [r4, #0]
 8013dc4:	05da      	lsls	r2, r3, #23
 8013dc6:	d52f      	bpl.n	8013e28 <_scanf_float+0x358>
 8013dc8:	055b      	lsls	r3, r3, #21
 8013dca:	d510      	bpl.n	8013dee <_scanf_float+0x31e>
 8013dcc:	455e      	cmp	r6, fp
 8013dce:	f67f aebf 	bls.w	8013b50 <_scanf_float+0x80>
 8013dd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013dd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013dda:	463a      	mov	r2, r7
 8013ddc:	4640      	mov	r0, r8
 8013dde:	4798      	blx	r3
 8013de0:	6923      	ldr	r3, [r4, #16]
 8013de2:	3b01      	subs	r3, #1
 8013de4:	6123      	str	r3, [r4, #16]
 8013de6:	e7f1      	b.n	8013dcc <_scanf_float+0x2fc>
 8013de8:	46aa      	mov	sl, r5
 8013dea:	9602      	str	r6, [sp, #8]
 8013dec:	e7df      	b.n	8013dae <_scanf_float+0x2de>
 8013dee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013df2:	6923      	ldr	r3, [r4, #16]
 8013df4:	2965      	cmp	r1, #101	; 0x65
 8013df6:	f103 33ff 	add.w	r3, r3, #4294967295
 8013dfa:	f106 35ff 	add.w	r5, r6, #4294967295
 8013dfe:	6123      	str	r3, [r4, #16]
 8013e00:	d00c      	beq.n	8013e1c <_scanf_float+0x34c>
 8013e02:	2945      	cmp	r1, #69	; 0x45
 8013e04:	d00a      	beq.n	8013e1c <_scanf_float+0x34c>
 8013e06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013e0a:	463a      	mov	r2, r7
 8013e0c:	4640      	mov	r0, r8
 8013e0e:	4798      	blx	r3
 8013e10:	6923      	ldr	r3, [r4, #16]
 8013e12:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013e16:	3b01      	subs	r3, #1
 8013e18:	1eb5      	subs	r5, r6, #2
 8013e1a:	6123      	str	r3, [r4, #16]
 8013e1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013e20:	463a      	mov	r2, r7
 8013e22:	4640      	mov	r0, r8
 8013e24:	4798      	blx	r3
 8013e26:	462e      	mov	r6, r5
 8013e28:	6825      	ldr	r5, [r4, #0]
 8013e2a:	f015 0510 	ands.w	r5, r5, #16
 8013e2e:	d158      	bne.n	8013ee2 <_scanf_float+0x412>
 8013e30:	7035      	strb	r5, [r6, #0]
 8013e32:	6823      	ldr	r3, [r4, #0]
 8013e34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013e38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013e3c:	d11c      	bne.n	8013e78 <_scanf_float+0x3a8>
 8013e3e:	9b01      	ldr	r3, [sp, #4]
 8013e40:	454b      	cmp	r3, r9
 8013e42:	eba3 0209 	sub.w	r2, r3, r9
 8013e46:	d124      	bne.n	8013e92 <_scanf_float+0x3c2>
 8013e48:	2200      	movs	r2, #0
 8013e4a:	4659      	mov	r1, fp
 8013e4c:	4640      	mov	r0, r8
 8013e4e:	f002 fc2b 	bl	80166a8 <_strtod_r>
 8013e52:	9b03      	ldr	r3, [sp, #12]
 8013e54:	6821      	ldr	r1, [r4, #0]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	f011 0f02 	tst.w	r1, #2
 8013e5c:	ec57 6b10 	vmov	r6, r7, d0
 8013e60:	f103 0204 	add.w	r2, r3, #4
 8013e64:	d020      	beq.n	8013ea8 <_scanf_float+0x3d8>
 8013e66:	9903      	ldr	r1, [sp, #12]
 8013e68:	600a      	str	r2, [r1, #0]
 8013e6a:	681b      	ldr	r3, [r3, #0]
 8013e6c:	e9c3 6700 	strd	r6, r7, [r3]
 8013e70:	68e3      	ldr	r3, [r4, #12]
 8013e72:	3301      	adds	r3, #1
 8013e74:	60e3      	str	r3, [r4, #12]
 8013e76:	e66c      	b.n	8013b52 <_scanf_float+0x82>
 8013e78:	9b04      	ldr	r3, [sp, #16]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d0e4      	beq.n	8013e48 <_scanf_float+0x378>
 8013e7e:	9905      	ldr	r1, [sp, #20]
 8013e80:	230a      	movs	r3, #10
 8013e82:	462a      	mov	r2, r5
 8013e84:	3101      	adds	r1, #1
 8013e86:	4640      	mov	r0, r8
 8013e88:	f002 fc96 	bl	80167b8 <_strtol_r>
 8013e8c:	9b04      	ldr	r3, [sp, #16]
 8013e8e:	9e05      	ldr	r6, [sp, #20]
 8013e90:	1ac2      	subs	r2, r0, r3
 8013e92:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013e96:	429e      	cmp	r6, r3
 8013e98:	bf28      	it	cs
 8013e9a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8013e9e:	4912      	ldr	r1, [pc, #72]	; (8013ee8 <_scanf_float+0x418>)
 8013ea0:	4630      	mov	r0, r6
 8013ea2:	f000 f8f9 	bl	8014098 <siprintf>
 8013ea6:	e7cf      	b.n	8013e48 <_scanf_float+0x378>
 8013ea8:	f011 0f04 	tst.w	r1, #4
 8013eac:	9903      	ldr	r1, [sp, #12]
 8013eae:	600a      	str	r2, [r1, #0]
 8013eb0:	d1db      	bne.n	8013e6a <_scanf_float+0x39a>
 8013eb2:	f8d3 8000 	ldr.w	r8, [r3]
 8013eb6:	ee10 2a10 	vmov	r2, s0
 8013eba:	ee10 0a10 	vmov	r0, s0
 8013ebe:	463b      	mov	r3, r7
 8013ec0:	4639      	mov	r1, r7
 8013ec2:	f7ec fe5b 	bl	8000b7c <__aeabi_dcmpun>
 8013ec6:	b128      	cbz	r0, 8013ed4 <_scanf_float+0x404>
 8013ec8:	4808      	ldr	r0, [pc, #32]	; (8013eec <_scanf_float+0x41c>)
 8013eca:	f000 fa67 	bl	801439c <nanf>
 8013ece:	ed88 0a00 	vstr	s0, [r8]
 8013ed2:	e7cd      	b.n	8013e70 <_scanf_float+0x3a0>
 8013ed4:	4630      	mov	r0, r6
 8013ed6:	4639      	mov	r1, r7
 8013ed8:	f7ec feae 	bl	8000c38 <__aeabi_d2f>
 8013edc:	f8c8 0000 	str.w	r0, [r8]
 8013ee0:	e7c6      	b.n	8013e70 <_scanf_float+0x3a0>
 8013ee2:	2500      	movs	r5, #0
 8013ee4:	e635      	b.n	8013b52 <_scanf_float+0x82>
 8013ee6:	bf00      	nop
 8013ee8:	08018a50 	.word	0x08018a50
 8013eec:	08018a1b 	.word	0x08018a1b

08013ef0 <std>:
 8013ef0:	2300      	movs	r3, #0
 8013ef2:	b510      	push	{r4, lr}
 8013ef4:	4604      	mov	r4, r0
 8013ef6:	e9c0 3300 	strd	r3, r3, [r0]
 8013efa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013efe:	6083      	str	r3, [r0, #8]
 8013f00:	8181      	strh	r1, [r0, #12]
 8013f02:	6643      	str	r3, [r0, #100]	; 0x64
 8013f04:	81c2      	strh	r2, [r0, #14]
 8013f06:	6183      	str	r3, [r0, #24]
 8013f08:	4619      	mov	r1, r3
 8013f0a:	2208      	movs	r2, #8
 8013f0c:	305c      	adds	r0, #92	; 0x5c
 8013f0e:	f000 f950 	bl	80141b2 <memset>
 8013f12:	4b0d      	ldr	r3, [pc, #52]	; (8013f48 <std+0x58>)
 8013f14:	6263      	str	r3, [r4, #36]	; 0x24
 8013f16:	4b0d      	ldr	r3, [pc, #52]	; (8013f4c <std+0x5c>)
 8013f18:	62a3      	str	r3, [r4, #40]	; 0x28
 8013f1a:	4b0d      	ldr	r3, [pc, #52]	; (8013f50 <std+0x60>)
 8013f1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013f1e:	4b0d      	ldr	r3, [pc, #52]	; (8013f54 <std+0x64>)
 8013f20:	6323      	str	r3, [r4, #48]	; 0x30
 8013f22:	4b0d      	ldr	r3, [pc, #52]	; (8013f58 <std+0x68>)
 8013f24:	6224      	str	r4, [r4, #32]
 8013f26:	429c      	cmp	r4, r3
 8013f28:	d006      	beq.n	8013f38 <std+0x48>
 8013f2a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8013f2e:	4294      	cmp	r4, r2
 8013f30:	d002      	beq.n	8013f38 <std+0x48>
 8013f32:	33d0      	adds	r3, #208	; 0xd0
 8013f34:	429c      	cmp	r4, r3
 8013f36:	d105      	bne.n	8013f44 <std+0x54>
 8013f38:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013f40:	f000 ba1a 	b.w	8014378 <__retarget_lock_init_recursive>
 8013f44:	bd10      	pop	{r4, pc}
 8013f46:	bf00      	nop
 8013f48:	080140d9 	.word	0x080140d9
 8013f4c:	080140fb 	.word	0x080140fb
 8013f50:	08014133 	.word	0x08014133
 8013f54:	08014157 	.word	0x08014157
 8013f58:	200009a4 	.word	0x200009a4

08013f5c <stdio_exit_handler>:
 8013f5c:	4a02      	ldr	r2, [pc, #8]	; (8013f68 <stdio_exit_handler+0xc>)
 8013f5e:	4903      	ldr	r1, [pc, #12]	; (8013f6c <stdio_exit_handler+0x10>)
 8013f60:	4803      	ldr	r0, [pc, #12]	; (8013f70 <stdio_exit_handler+0x14>)
 8013f62:	f000 b87b 	b.w	801405c <_fwalk_sglue>
 8013f66:	bf00      	nop
 8013f68:	20000080 	.word	0x20000080
 8013f6c:	08016e01 	.word	0x08016e01
 8013f70:	2000008c 	.word	0x2000008c

08013f74 <cleanup_stdio>:
 8013f74:	6841      	ldr	r1, [r0, #4]
 8013f76:	4b0c      	ldr	r3, [pc, #48]	; (8013fa8 <cleanup_stdio+0x34>)
 8013f78:	4299      	cmp	r1, r3
 8013f7a:	b510      	push	{r4, lr}
 8013f7c:	4604      	mov	r4, r0
 8013f7e:	d001      	beq.n	8013f84 <cleanup_stdio+0x10>
 8013f80:	f002 ff3e 	bl	8016e00 <_fflush_r>
 8013f84:	68a1      	ldr	r1, [r4, #8]
 8013f86:	4b09      	ldr	r3, [pc, #36]	; (8013fac <cleanup_stdio+0x38>)
 8013f88:	4299      	cmp	r1, r3
 8013f8a:	d002      	beq.n	8013f92 <cleanup_stdio+0x1e>
 8013f8c:	4620      	mov	r0, r4
 8013f8e:	f002 ff37 	bl	8016e00 <_fflush_r>
 8013f92:	68e1      	ldr	r1, [r4, #12]
 8013f94:	4b06      	ldr	r3, [pc, #24]	; (8013fb0 <cleanup_stdio+0x3c>)
 8013f96:	4299      	cmp	r1, r3
 8013f98:	d004      	beq.n	8013fa4 <cleanup_stdio+0x30>
 8013f9a:	4620      	mov	r0, r4
 8013f9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013fa0:	f002 bf2e 	b.w	8016e00 <_fflush_r>
 8013fa4:	bd10      	pop	{r4, pc}
 8013fa6:	bf00      	nop
 8013fa8:	200009a4 	.word	0x200009a4
 8013fac:	20000a0c 	.word	0x20000a0c
 8013fb0:	20000a74 	.word	0x20000a74

08013fb4 <global_stdio_init.part.0>:
 8013fb4:	b510      	push	{r4, lr}
 8013fb6:	4b0b      	ldr	r3, [pc, #44]	; (8013fe4 <global_stdio_init.part.0+0x30>)
 8013fb8:	4c0b      	ldr	r4, [pc, #44]	; (8013fe8 <global_stdio_init.part.0+0x34>)
 8013fba:	4a0c      	ldr	r2, [pc, #48]	; (8013fec <global_stdio_init.part.0+0x38>)
 8013fbc:	601a      	str	r2, [r3, #0]
 8013fbe:	4620      	mov	r0, r4
 8013fc0:	2200      	movs	r2, #0
 8013fc2:	2104      	movs	r1, #4
 8013fc4:	f7ff ff94 	bl	8013ef0 <std>
 8013fc8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8013fcc:	2201      	movs	r2, #1
 8013fce:	2109      	movs	r1, #9
 8013fd0:	f7ff ff8e 	bl	8013ef0 <std>
 8013fd4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8013fd8:	2202      	movs	r2, #2
 8013fda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013fde:	2112      	movs	r1, #18
 8013fe0:	f7ff bf86 	b.w	8013ef0 <std>
 8013fe4:	20000adc 	.word	0x20000adc
 8013fe8:	200009a4 	.word	0x200009a4
 8013fec:	08013f5d 	.word	0x08013f5d

08013ff0 <__sfp_lock_acquire>:
 8013ff0:	4801      	ldr	r0, [pc, #4]	; (8013ff8 <__sfp_lock_acquire+0x8>)
 8013ff2:	f000 b9c2 	b.w	801437a <__retarget_lock_acquire_recursive>
 8013ff6:	bf00      	nop
 8013ff8:	20000ae5 	.word	0x20000ae5

08013ffc <__sfp_lock_release>:
 8013ffc:	4801      	ldr	r0, [pc, #4]	; (8014004 <__sfp_lock_release+0x8>)
 8013ffe:	f000 b9bd 	b.w	801437c <__retarget_lock_release_recursive>
 8014002:	bf00      	nop
 8014004:	20000ae5 	.word	0x20000ae5

08014008 <__sinit>:
 8014008:	b510      	push	{r4, lr}
 801400a:	4604      	mov	r4, r0
 801400c:	f7ff fff0 	bl	8013ff0 <__sfp_lock_acquire>
 8014010:	6a23      	ldr	r3, [r4, #32]
 8014012:	b11b      	cbz	r3, 801401c <__sinit+0x14>
 8014014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014018:	f7ff bff0 	b.w	8013ffc <__sfp_lock_release>
 801401c:	4b04      	ldr	r3, [pc, #16]	; (8014030 <__sinit+0x28>)
 801401e:	6223      	str	r3, [r4, #32]
 8014020:	4b04      	ldr	r3, [pc, #16]	; (8014034 <__sinit+0x2c>)
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d1f5      	bne.n	8014014 <__sinit+0xc>
 8014028:	f7ff ffc4 	bl	8013fb4 <global_stdio_init.part.0>
 801402c:	e7f2      	b.n	8014014 <__sinit+0xc>
 801402e:	bf00      	nop
 8014030:	08013f75 	.word	0x08013f75
 8014034:	20000adc 	.word	0x20000adc

08014038 <fiprintf>:
 8014038:	b40e      	push	{r1, r2, r3}
 801403a:	b503      	push	{r0, r1, lr}
 801403c:	4601      	mov	r1, r0
 801403e:	ab03      	add	r3, sp, #12
 8014040:	4805      	ldr	r0, [pc, #20]	; (8014058 <fiprintf+0x20>)
 8014042:	f853 2b04 	ldr.w	r2, [r3], #4
 8014046:	6800      	ldr	r0, [r0, #0]
 8014048:	9301      	str	r3, [sp, #4]
 801404a:	f002 fd39 	bl	8016ac0 <_vfiprintf_r>
 801404e:	b002      	add	sp, #8
 8014050:	f85d eb04 	ldr.w	lr, [sp], #4
 8014054:	b003      	add	sp, #12
 8014056:	4770      	bx	lr
 8014058:	200000d8 	.word	0x200000d8

0801405c <_fwalk_sglue>:
 801405c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014060:	4607      	mov	r7, r0
 8014062:	4688      	mov	r8, r1
 8014064:	4614      	mov	r4, r2
 8014066:	2600      	movs	r6, #0
 8014068:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801406c:	f1b9 0901 	subs.w	r9, r9, #1
 8014070:	d505      	bpl.n	801407e <_fwalk_sglue+0x22>
 8014072:	6824      	ldr	r4, [r4, #0]
 8014074:	2c00      	cmp	r4, #0
 8014076:	d1f7      	bne.n	8014068 <_fwalk_sglue+0xc>
 8014078:	4630      	mov	r0, r6
 801407a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801407e:	89ab      	ldrh	r3, [r5, #12]
 8014080:	2b01      	cmp	r3, #1
 8014082:	d907      	bls.n	8014094 <_fwalk_sglue+0x38>
 8014084:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014088:	3301      	adds	r3, #1
 801408a:	d003      	beq.n	8014094 <_fwalk_sglue+0x38>
 801408c:	4629      	mov	r1, r5
 801408e:	4638      	mov	r0, r7
 8014090:	47c0      	blx	r8
 8014092:	4306      	orrs	r6, r0
 8014094:	3568      	adds	r5, #104	; 0x68
 8014096:	e7e9      	b.n	801406c <_fwalk_sglue+0x10>

08014098 <siprintf>:
 8014098:	b40e      	push	{r1, r2, r3}
 801409a:	b500      	push	{lr}
 801409c:	b09c      	sub	sp, #112	; 0x70
 801409e:	ab1d      	add	r3, sp, #116	; 0x74
 80140a0:	9002      	str	r0, [sp, #8]
 80140a2:	9006      	str	r0, [sp, #24]
 80140a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80140a8:	4809      	ldr	r0, [pc, #36]	; (80140d0 <siprintf+0x38>)
 80140aa:	9107      	str	r1, [sp, #28]
 80140ac:	9104      	str	r1, [sp, #16]
 80140ae:	4909      	ldr	r1, [pc, #36]	; (80140d4 <siprintf+0x3c>)
 80140b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80140b4:	9105      	str	r1, [sp, #20]
 80140b6:	6800      	ldr	r0, [r0, #0]
 80140b8:	9301      	str	r3, [sp, #4]
 80140ba:	a902      	add	r1, sp, #8
 80140bc:	f002 fbd8 	bl	8016870 <_svfiprintf_r>
 80140c0:	9b02      	ldr	r3, [sp, #8]
 80140c2:	2200      	movs	r2, #0
 80140c4:	701a      	strb	r2, [r3, #0]
 80140c6:	b01c      	add	sp, #112	; 0x70
 80140c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80140cc:	b003      	add	sp, #12
 80140ce:	4770      	bx	lr
 80140d0:	200000d8 	.word	0x200000d8
 80140d4:	ffff0208 	.word	0xffff0208

080140d8 <__sread>:
 80140d8:	b510      	push	{r4, lr}
 80140da:	460c      	mov	r4, r1
 80140dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80140e0:	f000 f8d8 	bl	8014294 <_read_r>
 80140e4:	2800      	cmp	r0, #0
 80140e6:	bfab      	itete	ge
 80140e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80140ea:	89a3      	ldrhlt	r3, [r4, #12]
 80140ec:	181b      	addge	r3, r3, r0
 80140ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80140f2:	bfac      	ite	ge
 80140f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80140f6:	81a3      	strhlt	r3, [r4, #12]
 80140f8:	bd10      	pop	{r4, pc}

080140fa <__swrite>:
 80140fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140fe:	461f      	mov	r7, r3
 8014100:	898b      	ldrh	r3, [r1, #12]
 8014102:	05db      	lsls	r3, r3, #23
 8014104:	4605      	mov	r5, r0
 8014106:	460c      	mov	r4, r1
 8014108:	4616      	mov	r6, r2
 801410a:	d505      	bpl.n	8014118 <__swrite+0x1e>
 801410c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014110:	2302      	movs	r3, #2
 8014112:	2200      	movs	r2, #0
 8014114:	f000 f8ac 	bl	8014270 <_lseek_r>
 8014118:	89a3      	ldrh	r3, [r4, #12]
 801411a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801411e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014122:	81a3      	strh	r3, [r4, #12]
 8014124:	4632      	mov	r2, r6
 8014126:	463b      	mov	r3, r7
 8014128:	4628      	mov	r0, r5
 801412a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801412e:	f000 b8e7 	b.w	8014300 <_write_r>

08014132 <__sseek>:
 8014132:	b510      	push	{r4, lr}
 8014134:	460c      	mov	r4, r1
 8014136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801413a:	f000 f899 	bl	8014270 <_lseek_r>
 801413e:	1c43      	adds	r3, r0, #1
 8014140:	89a3      	ldrh	r3, [r4, #12]
 8014142:	bf15      	itete	ne
 8014144:	6560      	strne	r0, [r4, #84]	; 0x54
 8014146:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801414a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801414e:	81a3      	strheq	r3, [r4, #12]
 8014150:	bf18      	it	ne
 8014152:	81a3      	strhne	r3, [r4, #12]
 8014154:	bd10      	pop	{r4, pc}

08014156 <__sclose>:
 8014156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801415a:	f000 b879 	b.w	8014250 <_close_r>

0801415e <memcmp>:
 801415e:	b510      	push	{r4, lr}
 8014160:	3901      	subs	r1, #1
 8014162:	4402      	add	r2, r0
 8014164:	4290      	cmp	r0, r2
 8014166:	d101      	bne.n	801416c <memcmp+0xe>
 8014168:	2000      	movs	r0, #0
 801416a:	e005      	b.n	8014178 <memcmp+0x1a>
 801416c:	7803      	ldrb	r3, [r0, #0]
 801416e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014172:	42a3      	cmp	r3, r4
 8014174:	d001      	beq.n	801417a <memcmp+0x1c>
 8014176:	1b18      	subs	r0, r3, r4
 8014178:	bd10      	pop	{r4, pc}
 801417a:	3001      	adds	r0, #1
 801417c:	e7f2      	b.n	8014164 <memcmp+0x6>

0801417e <memmove>:
 801417e:	4288      	cmp	r0, r1
 8014180:	b510      	push	{r4, lr}
 8014182:	eb01 0402 	add.w	r4, r1, r2
 8014186:	d902      	bls.n	801418e <memmove+0x10>
 8014188:	4284      	cmp	r4, r0
 801418a:	4623      	mov	r3, r4
 801418c:	d807      	bhi.n	801419e <memmove+0x20>
 801418e:	1e43      	subs	r3, r0, #1
 8014190:	42a1      	cmp	r1, r4
 8014192:	d008      	beq.n	80141a6 <memmove+0x28>
 8014194:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014198:	f803 2f01 	strb.w	r2, [r3, #1]!
 801419c:	e7f8      	b.n	8014190 <memmove+0x12>
 801419e:	4402      	add	r2, r0
 80141a0:	4601      	mov	r1, r0
 80141a2:	428a      	cmp	r2, r1
 80141a4:	d100      	bne.n	80141a8 <memmove+0x2a>
 80141a6:	bd10      	pop	{r4, pc}
 80141a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80141ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80141b0:	e7f7      	b.n	80141a2 <memmove+0x24>

080141b2 <memset>:
 80141b2:	4402      	add	r2, r0
 80141b4:	4603      	mov	r3, r0
 80141b6:	4293      	cmp	r3, r2
 80141b8:	d100      	bne.n	80141bc <memset+0xa>
 80141ba:	4770      	bx	lr
 80141bc:	f803 1b01 	strb.w	r1, [r3], #1
 80141c0:	e7f9      	b.n	80141b6 <memset+0x4>

080141c2 <strncpy>:
 80141c2:	b510      	push	{r4, lr}
 80141c4:	3901      	subs	r1, #1
 80141c6:	4603      	mov	r3, r0
 80141c8:	b132      	cbz	r2, 80141d8 <strncpy+0x16>
 80141ca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80141ce:	f803 4b01 	strb.w	r4, [r3], #1
 80141d2:	3a01      	subs	r2, #1
 80141d4:	2c00      	cmp	r4, #0
 80141d6:	d1f7      	bne.n	80141c8 <strncpy+0x6>
 80141d8:	441a      	add	r2, r3
 80141da:	2100      	movs	r1, #0
 80141dc:	4293      	cmp	r3, r2
 80141de:	d100      	bne.n	80141e2 <strncpy+0x20>
 80141e0:	bd10      	pop	{r4, pc}
 80141e2:	f803 1b01 	strb.w	r1, [r3], #1
 80141e6:	e7f9      	b.n	80141dc <strncpy+0x1a>

080141e8 <_raise_r>:
 80141e8:	291f      	cmp	r1, #31
 80141ea:	b538      	push	{r3, r4, r5, lr}
 80141ec:	4604      	mov	r4, r0
 80141ee:	460d      	mov	r5, r1
 80141f0:	d904      	bls.n	80141fc <_raise_r+0x14>
 80141f2:	2316      	movs	r3, #22
 80141f4:	6003      	str	r3, [r0, #0]
 80141f6:	f04f 30ff 	mov.w	r0, #4294967295
 80141fa:	bd38      	pop	{r3, r4, r5, pc}
 80141fc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80141fe:	b112      	cbz	r2, 8014206 <_raise_r+0x1e>
 8014200:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014204:	b94b      	cbnz	r3, 801421a <_raise_r+0x32>
 8014206:	4620      	mov	r0, r4
 8014208:	f000 f868 	bl	80142dc <_getpid_r>
 801420c:	462a      	mov	r2, r5
 801420e:	4601      	mov	r1, r0
 8014210:	4620      	mov	r0, r4
 8014212:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014216:	f000 b84f 	b.w	80142b8 <_kill_r>
 801421a:	2b01      	cmp	r3, #1
 801421c:	d00a      	beq.n	8014234 <_raise_r+0x4c>
 801421e:	1c59      	adds	r1, r3, #1
 8014220:	d103      	bne.n	801422a <_raise_r+0x42>
 8014222:	2316      	movs	r3, #22
 8014224:	6003      	str	r3, [r0, #0]
 8014226:	2001      	movs	r0, #1
 8014228:	e7e7      	b.n	80141fa <_raise_r+0x12>
 801422a:	2400      	movs	r4, #0
 801422c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014230:	4628      	mov	r0, r5
 8014232:	4798      	blx	r3
 8014234:	2000      	movs	r0, #0
 8014236:	e7e0      	b.n	80141fa <_raise_r+0x12>

08014238 <raise>:
 8014238:	4b02      	ldr	r3, [pc, #8]	; (8014244 <raise+0xc>)
 801423a:	4601      	mov	r1, r0
 801423c:	6818      	ldr	r0, [r3, #0]
 801423e:	f7ff bfd3 	b.w	80141e8 <_raise_r>
 8014242:	bf00      	nop
 8014244:	200000d8 	.word	0x200000d8

08014248 <_localeconv_r>:
 8014248:	4800      	ldr	r0, [pc, #0]	; (801424c <_localeconv_r+0x4>)
 801424a:	4770      	bx	lr
 801424c:	200001cc 	.word	0x200001cc

08014250 <_close_r>:
 8014250:	b538      	push	{r3, r4, r5, lr}
 8014252:	4d06      	ldr	r5, [pc, #24]	; (801426c <_close_r+0x1c>)
 8014254:	2300      	movs	r3, #0
 8014256:	4604      	mov	r4, r0
 8014258:	4608      	mov	r0, r1
 801425a:	602b      	str	r3, [r5, #0]
 801425c:	f7f5 f9df 	bl	800961e <_close>
 8014260:	1c43      	adds	r3, r0, #1
 8014262:	d102      	bne.n	801426a <_close_r+0x1a>
 8014264:	682b      	ldr	r3, [r5, #0]
 8014266:	b103      	cbz	r3, 801426a <_close_r+0x1a>
 8014268:	6023      	str	r3, [r4, #0]
 801426a:	bd38      	pop	{r3, r4, r5, pc}
 801426c:	20000ae0 	.word	0x20000ae0

08014270 <_lseek_r>:
 8014270:	b538      	push	{r3, r4, r5, lr}
 8014272:	4d07      	ldr	r5, [pc, #28]	; (8014290 <_lseek_r+0x20>)
 8014274:	4604      	mov	r4, r0
 8014276:	4608      	mov	r0, r1
 8014278:	4611      	mov	r1, r2
 801427a:	2200      	movs	r2, #0
 801427c:	602a      	str	r2, [r5, #0]
 801427e:	461a      	mov	r2, r3
 8014280:	f7f5 f9f4 	bl	800966c <_lseek>
 8014284:	1c43      	adds	r3, r0, #1
 8014286:	d102      	bne.n	801428e <_lseek_r+0x1e>
 8014288:	682b      	ldr	r3, [r5, #0]
 801428a:	b103      	cbz	r3, 801428e <_lseek_r+0x1e>
 801428c:	6023      	str	r3, [r4, #0]
 801428e:	bd38      	pop	{r3, r4, r5, pc}
 8014290:	20000ae0 	.word	0x20000ae0

08014294 <_read_r>:
 8014294:	b538      	push	{r3, r4, r5, lr}
 8014296:	4d07      	ldr	r5, [pc, #28]	; (80142b4 <_read_r+0x20>)
 8014298:	4604      	mov	r4, r0
 801429a:	4608      	mov	r0, r1
 801429c:	4611      	mov	r1, r2
 801429e:	2200      	movs	r2, #0
 80142a0:	602a      	str	r2, [r5, #0]
 80142a2:	461a      	mov	r2, r3
 80142a4:	f7f5 f982 	bl	80095ac <_read>
 80142a8:	1c43      	adds	r3, r0, #1
 80142aa:	d102      	bne.n	80142b2 <_read_r+0x1e>
 80142ac:	682b      	ldr	r3, [r5, #0]
 80142ae:	b103      	cbz	r3, 80142b2 <_read_r+0x1e>
 80142b0:	6023      	str	r3, [r4, #0]
 80142b2:	bd38      	pop	{r3, r4, r5, pc}
 80142b4:	20000ae0 	.word	0x20000ae0

080142b8 <_kill_r>:
 80142b8:	b538      	push	{r3, r4, r5, lr}
 80142ba:	4d07      	ldr	r5, [pc, #28]	; (80142d8 <_kill_r+0x20>)
 80142bc:	2300      	movs	r3, #0
 80142be:	4604      	mov	r4, r0
 80142c0:	4608      	mov	r0, r1
 80142c2:	4611      	mov	r1, r2
 80142c4:	602b      	str	r3, [r5, #0]
 80142c6:	f7f5 f957 	bl	8009578 <_kill>
 80142ca:	1c43      	adds	r3, r0, #1
 80142cc:	d102      	bne.n	80142d4 <_kill_r+0x1c>
 80142ce:	682b      	ldr	r3, [r5, #0]
 80142d0:	b103      	cbz	r3, 80142d4 <_kill_r+0x1c>
 80142d2:	6023      	str	r3, [r4, #0]
 80142d4:	bd38      	pop	{r3, r4, r5, pc}
 80142d6:	bf00      	nop
 80142d8:	20000ae0 	.word	0x20000ae0

080142dc <_getpid_r>:
 80142dc:	f7f5 b944 	b.w	8009568 <_getpid>

080142e0 <_sbrk_r>:
 80142e0:	b538      	push	{r3, r4, r5, lr}
 80142e2:	4d06      	ldr	r5, [pc, #24]	; (80142fc <_sbrk_r+0x1c>)
 80142e4:	2300      	movs	r3, #0
 80142e6:	4604      	mov	r4, r0
 80142e8:	4608      	mov	r0, r1
 80142ea:	602b      	str	r3, [r5, #0]
 80142ec:	f7f5 f9cc 	bl	8009688 <_sbrk>
 80142f0:	1c43      	adds	r3, r0, #1
 80142f2:	d102      	bne.n	80142fa <_sbrk_r+0x1a>
 80142f4:	682b      	ldr	r3, [r5, #0]
 80142f6:	b103      	cbz	r3, 80142fa <_sbrk_r+0x1a>
 80142f8:	6023      	str	r3, [r4, #0]
 80142fa:	bd38      	pop	{r3, r4, r5, pc}
 80142fc:	20000ae0 	.word	0x20000ae0

08014300 <_write_r>:
 8014300:	b538      	push	{r3, r4, r5, lr}
 8014302:	4d07      	ldr	r5, [pc, #28]	; (8014320 <_write_r+0x20>)
 8014304:	4604      	mov	r4, r0
 8014306:	4608      	mov	r0, r1
 8014308:	4611      	mov	r1, r2
 801430a:	2200      	movs	r2, #0
 801430c:	602a      	str	r2, [r5, #0]
 801430e:	461a      	mov	r2, r3
 8014310:	f7f5 f969 	bl	80095e6 <_write>
 8014314:	1c43      	adds	r3, r0, #1
 8014316:	d102      	bne.n	801431e <_write_r+0x1e>
 8014318:	682b      	ldr	r3, [r5, #0]
 801431a:	b103      	cbz	r3, 801431e <_write_r+0x1e>
 801431c:	6023      	str	r3, [r4, #0]
 801431e:	bd38      	pop	{r3, r4, r5, pc}
 8014320:	20000ae0 	.word	0x20000ae0

08014324 <__errno>:
 8014324:	4b01      	ldr	r3, [pc, #4]	; (801432c <__errno+0x8>)
 8014326:	6818      	ldr	r0, [r3, #0]
 8014328:	4770      	bx	lr
 801432a:	bf00      	nop
 801432c:	200000d8 	.word	0x200000d8

08014330 <__libc_init_array>:
 8014330:	b570      	push	{r4, r5, r6, lr}
 8014332:	4d0d      	ldr	r5, [pc, #52]	; (8014368 <__libc_init_array+0x38>)
 8014334:	4c0d      	ldr	r4, [pc, #52]	; (801436c <__libc_init_array+0x3c>)
 8014336:	1b64      	subs	r4, r4, r5
 8014338:	10a4      	asrs	r4, r4, #2
 801433a:	2600      	movs	r6, #0
 801433c:	42a6      	cmp	r6, r4
 801433e:	d109      	bne.n	8014354 <__libc_init_array+0x24>
 8014340:	4d0b      	ldr	r5, [pc, #44]	; (8014370 <__libc_init_array+0x40>)
 8014342:	4c0c      	ldr	r4, [pc, #48]	; (8014374 <__libc_init_array+0x44>)
 8014344:	f003 fa7c 	bl	8017840 <_init>
 8014348:	1b64      	subs	r4, r4, r5
 801434a:	10a4      	asrs	r4, r4, #2
 801434c:	2600      	movs	r6, #0
 801434e:	42a6      	cmp	r6, r4
 8014350:	d105      	bne.n	801435e <__libc_init_array+0x2e>
 8014352:	bd70      	pop	{r4, r5, r6, pc}
 8014354:	f855 3b04 	ldr.w	r3, [r5], #4
 8014358:	4798      	blx	r3
 801435a:	3601      	adds	r6, #1
 801435c:	e7ee      	b.n	801433c <__libc_init_array+0xc>
 801435e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014362:	4798      	blx	r3
 8014364:	3601      	adds	r6, #1
 8014366:	e7f2      	b.n	801434e <__libc_init_array+0x1e>
 8014368:	08018e14 	.word	0x08018e14
 801436c:	08018e14 	.word	0x08018e14
 8014370:	08018e14 	.word	0x08018e14
 8014374:	08018e24 	.word	0x08018e24

08014378 <__retarget_lock_init_recursive>:
 8014378:	4770      	bx	lr

0801437a <__retarget_lock_acquire_recursive>:
 801437a:	4770      	bx	lr

0801437c <__retarget_lock_release_recursive>:
 801437c:	4770      	bx	lr

0801437e <memcpy>:
 801437e:	440a      	add	r2, r1
 8014380:	4291      	cmp	r1, r2
 8014382:	f100 33ff 	add.w	r3, r0, #4294967295
 8014386:	d100      	bne.n	801438a <memcpy+0xc>
 8014388:	4770      	bx	lr
 801438a:	b510      	push	{r4, lr}
 801438c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014390:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014394:	4291      	cmp	r1, r2
 8014396:	d1f9      	bne.n	801438c <memcpy+0xe>
 8014398:	bd10      	pop	{r4, pc}
	...

0801439c <nanf>:
 801439c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80143a4 <nanf+0x8>
 80143a0:	4770      	bx	lr
 80143a2:	bf00      	nop
 80143a4:	7fc00000 	.word	0x7fc00000

080143a8 <quorem>:
 80143a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143ac:	6903      	ldr	r3, [r0, #16]
 80143ae:	690c      	ldr	r4, [r1, #16]
 80143b0:	42a3      	cmp	r3, r4
 80143b2:	4607      	mov	r7, r0
 80143b4:	db7e      	blt.n	80144b4 <quorem+0x10c>
 80143b6:	3c01      	subs	r4, #1
 80143b8:	f101 0814 	add.w	r8, r1, #20
 80143bc:	f100 0514 	add.w	r5, r0, #20
 80143c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80143c4:	9301      	str	r3, [sp, #4]
 80143c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80143ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80143ce:	3301      	adds	r3, #1
 80143d0:	429a      	cmp	r2, r3
 80143d2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80143d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80143da:	fbb2 f6f3 	udiv	r6, r2, r3
 80143de:	d331      	bcc.n	8014444 <quorem+0x9c>
 80143e0:	f04f 0e00 	mov.w	lr, #0
 80143e4:	4640      	mov	r0, r8
 80143e6:	46ac      	mov	ip, r5
 80143e8:	46f2      	mov	sl, lr
 80143ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80143ee:	b293      	uxth	r3, r2
 80143f0:	fb06 e303 	mla	r3, r6, r3, lr
 80143f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80143f8:	0c1a      	lsrs	r2, r3, #16
 80143fa:	b29b      	uxth	r3, r3
 80143fc:	ebaa 0303 	sub.w	r3, sl, r3
 8014400:	f8dc a000 	ldr.w	sl, [ip]
 8014404:	fa13 f38a 	uxtah	r3, r3, sl
 8014408:	fb06 220e 	mla	r2, r6, lr, r2
 801440c:	9300      	str	r3, [sp, #0]
 801440e:	9b00      	ldr	r3, [sp, #0]
 8014410:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8014414:	b292      	uxth	r2, r2
 8014416:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801441a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801441e:	f8bd 3000 	ldrh.w	r3, [sp]
 8014422:	4581      	cmp	r9, r0
 8014424:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014428:	f84c 3b04 	str.w	r3, [ip], #4
 801442c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8014430:	d2db      	bcs.n	80143ea <quorem+0x42>
 8014432:	f855 300b 	ldr.w	r3, [r5, fp]
 8014436:	b92b      	cbnz	r3, 8014444 <quorem+0x9c>
 8014438:	9b01      	ldr	r3, [sp, #4]
 801443a:	3b04      	subs	r3, #4
 801443c:	429d      	cmp	r5, r3
 801443e:	461a      	mov	r2, r3
 8014440:	d32c      	bcc.n	801449c <quorem+0xf4>
 8014442:	613c      	str	r4, [r7, #16]
 8014444:	4638      	mov	r0, r7
 8014446:	f001 f93b 	bl	80156c0 <__mcmp>
 801444a:	2800      	cmp	r0, #0
 801444c:	db22      	blt.n	8014494 <quorem+0xec>
 801444e:	3601      	adds	r6, #1
 8014450:	4629      	mov	r1, r5
 8014452:	2000      	movs	r0, #0
 8014454:	f858 2b04 	ldr.w	r2, [r8], #4
 8014458:	f8d1 c000 	ldr.w	ip, [r1]
 801445c:	b293      	uxth	r3, r2
 801445e:	1ac3      	subs	r3, r0, r3
 8014460:	0c12      	lsrs	r2, r2, #16
 8014462:	fa13 f38c 	uxtah	r3, r3, ip
 8014466:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801446a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801446e:	b29b      	uxth	r3, r3
 8014470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014474:	45c1      	cmp	r9, r8
 8014476:	f841 3b04 	str.w	r3, [r1], #4
 801447a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801447e:	d2e9      	bcs.n	8014454 <quorem+0xac>
 8014480:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014484:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014488:	b922      	cbnz	r2, 8014494 <quorem+0xec>
 801448a:	3b04      	subs	r3, #4
 801448c:	429d      	cmp	r5, r3
 801448e:	461a      	mov	r2, r3
 8014490:	d30a      	bcc.n	80144a8 <quorem+0x100>
 8014492:	613c      	str	r4, [r7, #16]
 8014494:	4630      	mov	r0, r6
 8014496:	b003      	add	sp, #12
 8014498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801449c:	6812      	ldr	r2, [r2, #0]
 801449e:	3b04      	subs	r3, #4
 80144a0:	2a00      	cmp	r2, #0
 80144a2:	d1ce      	bne.n	8014442 <quorem+0x9a>
 80144a4:	3c01      	subs	r4, #1
 80144a6:	e7c9      	b.n	801443c <quorem+0x94>
 80144a8:	6812      	ldr	r2, [r2, #0]
 80144aa:	3b04      	subs	r3, #4
 80144ac:	2a00      	cmp	r2, #0
 80144ae:	d1f0      	bne.n	8014492 <quorem+0xea>
 80144b0:	3c01      	subs	r4, #1
 80144b2:	e7eb      	b.n	801448c <quorem+0xe4>
 80144b4:	2000      	movs	r0, #0
 80144b6:	e7ee      	b.n	8014496 <quorem+0xee>

080144b8 <_dtoa_r>:
 80144b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144bc:	ed2d 8b04 	vpush	{d8-d9}
 80144c0:	69c5      	ldr	r5, [r0, #28]
 80144c2:	b093      	sub	sp, #76	; 0x4c
 80144c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80144c8:	ec57 6b10 	vmov	r6, r7, d0
 80144cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80144d0:	9107      	str	r1, [sp, #28]
 80144d2:	4604      	mov	r4, r0
 80144d4:	920a      	str	r2, [sp, #40]	; 0x28
 80144d6:	930d      	str	r3, [sp, #52]	; 0x34
 80144d8:	b975      	cbnz	r5, 80144f8 <_dtoa_r+0x40>
 80144da:	2010      	movs	r0, #16
 80144dc:	f7fe fdd6 	bl	801308c <malloc>
 80144e0:	4602      	mov	r2, r0
 80144e2:	61e0      	str	r0, [r4, #28]
 80144e4:	b920      	cbnz	r0, 80144f0 <_dtoa_r+0x38>
 80144e6:	4bae      	ldr	r3, [pc, #696]	; (80147a0 <_dtoa_r+0x2e8>)
 80144e8:	21ef      	movs	r1, #239	; 0xef
 80144ea:	48ae      	ldr	r0, [pc, #696]	; (80147a4 <_dtoa_r+0x2ec>)
 80144ec:	f7fe fd9e 	bl	801302c <__assert_func>
 80144f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80144f4:	6005      	str	r5, [r0, #0]
 80144f6:	60c5      	str	r5, [r0, #12]
 80144f8:	69e3      	ldr	r3, [r4, #28]
 80144fa:	6819      	ldr	r1, [r3, #0]
 80144fc:	b151      	cbz	r1, 8014514 <_dtoa_r+0x5c>
 80144fe:	685a      	ldr	r2, [r3, #4]
 8014500:	604a      	str	r2, [r1, #4]
 8014502:	2301      	movs	r3, #1
 8014504:	4093      	lsls	r3, r2
 8014506:	608b      	str	r3, [r1, #8]
 8014508:	4620      	mov	r0, r4
 801450a:	f000 fe53 	bl	80151b4 <_Bfree>
 801450e:	69e3      	ldr	r3, [r4, #28]
 8014510:	2200      	movs	r2, #0
 8014512:	601a      	str	r2, [r3, #0]
 8014514:	1e3b      	subs	r3, r7, #0
 8014516:	bfbb      	ittet	lt
 8014518:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801451c:	9303      	strlt	r3, [sp, #12]
 801451e:	2300      	movge	r3, #0
 8014520:	2201      	movlt	r2, #1
 8014522:	bfac      	ite	ge
 8014524:	f8c8 3000 	strge.w	r3, [r8]
 8014528:	f8c8 2000 	strlt.w	r2, [r8]
 801452c:	4b9e      	ldr	r3, [pc, #632]	; (80147a8 <_dtoa_r+0x2f0>)
 801452e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8014532:	ea33 0308 	bics.w	r3, r3, r8
 8014536:	d11b      	bne.n	8014570 <_dtoa_r+0xb8>
 8014538:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801453a:	f242 730f 	movw	r3, #9999	; 0x270f
 801453e:	6013      	str	r3, [r2, #0]
 8014540:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8014544:	4333      	orrs	r3, r6
 8014546:	f000 8593 	beq.w	8015070 <_dtoa_r+0xbb8>
 801454a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801454c:	b963      	cbnz	r3, 8014568 <_dtoa_r+0xb0>
 801454e:	4b97      	ldr	r3, [pc, #604]	; (80147ac <_dtoa_r+0x2f4>)
 8014550:	e027      	b.n	80145a2 <_dtoa_r+0xea>
 8014552:	4b97      	ldr	r3, [pc, #604]	; (80147b0 <_dtoa_r+0x2f8>)
 8014554:	9300      	str	r3, [sp, #0]
 8014556:	3308      	adds	r3, #8
 8014558:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801455a:	6013      	str	r3, [r2, #0]
 801455c:	9800      	ldr	r0, [sp, #0]
 801455e:	b013      	add	sp, #76	; 0x4c
 8014560:	ecbd 8b04 	vpop	{d8-d9}
 8014564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014568:	4b90      	ldr	r3, [pc, #576]	; (80147ac <_dtoa_r+0x2f4>)
 801456a:	9300      	str	r3, [sp, #0]
 801456c:	3303      	adds	r3, #3
 801456e:	e7f3      	b.n	8014558 <_dtoa_r+0xa0>
 8014570:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014574:	2200      	movs	r2, #0
 8014576:	ec51 0b17 	vmov	r0, r1, d7
 801457a:	eeb0 8a47 	vmov.f32	s16, s14
 801457e:	eef0 8a67 	vmov.f32	s17, s15
 8014582:	2300      	movs	r3, #0
 8014584:	f7ec fac8 	bl	8000b18 <__aeabi_dcmpeq>
 8014588:	4681      	mov	r9, r0
 801458a:	b160      	cbz	r0, 80145a6 <_dtoa_r+0xee>
 801458c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801458e:	2301      	movs	r3, #1
 8014590:	6013      	str	r3, [r2, #0]
 8014592:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014594:	2b00      	cmp	r3, #0
 8014596:	f000 8568 	beq.w	801506a <_dtoa_r+0xbb2>
 801459a:	4b86      	ldr	r3, [pc, #536]	; (80147b4 <_dtoa_r+0x2fc>)
 801459c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801459e:	6013      	str	r3, [r2, #0]
 80145a0:	3b01      	subs	r3, #1
 80145a2:	9300      	str	r3, [sp, #0]
 80145a4:	e7da      	b.n	801455c <_dtoa_r+0xa4>
 80145a6:	aa10      	add	r2, sp, #64	; 0x40
 80145a8:	a911      	add	r1, sp, #68	; 0x44
 80145aa:	4620      	mov	r0, r4
 80145ac:	eeb0 0a48 	vmov.f32	s0, s16
 80145b0:	eef0 0a68 	vmov.f32	s1, s17
 80145b4:	f001 f99a 	bl	80158ec <__d2b>
 80145b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80145bc:	4682      	mov	sl, r0
 80145be:	2d00      	cmp	r5, #0
 80145c0:	d07f      	beq.n	80146c2 <_dtoa_r+0x20a>
 80145c2:	ee18 3a90 	vmov	r3, s17
 80145c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80145ca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80145ce:	ec51 0b18 	vmov	r0, r1, d8
 80145d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80145d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80145da:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80145de:	4619      	mov	r1, r3
 80145e0:	2200      	movs	r2, #0
 80145e2:	4b75      	ldr	r3, [pc, #468]	; (80147b8 <_dtoa_r+0x300>)
 80145e4:	f7eb fe78 	bl	80002d8 <__aeabi_dsub>
 80145e8:	a367      	add	r3, pc, #412	; (adr r3, 8014788 <_dtoa_r+0x2d0>)
 80145ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ee:	f7ec f82b 	bl	8000648 <__aeabi_dmul>
 80145f2:	a367      	add	r3, pc, #412	; (adr r3, 8014790 <_dtoa_r+0x2d8>)
 80145f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145f8:	f7eb fe70 	bl	80002dc <__adddf3>
 80145fc:	4606      	mov	r6, r0
 80145fe:	4628      	mov	r0, r5
 8014600:	460f      	mov	r7, r1
 8014602:	f7eb ffb7 	bl	8000574 <__aeabi_i2d>
 8014606:	a364      	add	r3, pc, #400	; (adr r3, 8014798 <_dtoa_r+0x2e0>)
 8014608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801460c:	f7ec f81c 	bl	8000648 <__aeabi_dmul>
 8014610:	4602      	mov	r2, r0
 8014612:	460b      	mov	r3, r1
 8014614:	4630      	mov	r0, r6
 8014616:	4639      	mov	r1, r7
 8014618:	f7eb fe60 	bl	80002dc <__adddf3>
 801461c:	4606      	mov	r6, r0
 801461e:	460f      	mov	r7, r1
 8014620:	f7ec fac2 	bl	8000ba8 <__aeabi_d2iz>
 8014624:	2200      	movs	r2, #0
 8014626:	4683      	mov	fp, r0
 8014628:	2300      	movs	r3, #0
 801462a:	4630      	mov	r0, r6
 801462c:	4639      	mov	r1, r7
 801462e:	f7ec fa7d 	bl	8000b2c <__aeabi_dcmplt>
 8014632:	b148      	cbz	r0, 8014648 <_dtoa_r+0x190>
 8014634:	4658      	mov	r0, fp
 8014636:	f7eb ff9d 	bl	8000574 <__aeabi_i2d>
 801463a:	4632      	mov	r2, r6
 801463c:	463b      	mov	r3, r7
 801463e:	f7ec fa6b 	bl	8000b18 <__aeabi_dcmpeq>
 8014642:	b908      	cbnz	r0, 8014648 <_dtoa_r+0x190>
 8014644:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014648:	f1bb 0f16 	cmp.w	fp, #22
 801464c:	d857      	bhi.n	80146fe <_dtoa_r+0x246>
 801464e:	4b5b      	ldr	r3, [pc, #364]	; (80147bc <_dtoa_r+0x304>)
 8014650:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014658:	ec51 0b18 	vmov	r0, r1, d8
 801465c:	f7ec fa66 	bl	8000b2c <__aeabi_dcmplt>
 8014660:	2800      	cmp	r0, #0
 8014662:	d04e      	beq.n	8014702 <_dtoa_r+0x24a>
 8014664:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014668:	2300      	movs	r3, #0
 801466a:	930c      	str	r3, [sp, #48]	; 0x30
 801466c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801466e:	1b5b      	subs	r3, r3, r5
 8014670:	1e5a      	subs	r2, r3, #1
 8014672:	bf45      	ittet	mi
 8014674:	f1c3 0301 	rsbmi	r3, r3, #1
 8014678:	9305      	strmi	r3, [sp, #20]
 801467a:	2300      	movpl	r3, #0
 801467c:	2300      	movmi	r3, #0
 801467e:	9206      	str	r2, [sp, #24]
 8014680:	bf54      	ite	pl
 8014682:	9305      	strpl	r3, [sp, #20]
 8014684:	9306      	strmi	r3, [sp, #24]
 8014686:	f1bb 0f00 	cmp.w	fp, #0
 801468a:	db3c      	blt.n	8014706 <_dtoa_r+0x24e>
 801468c:	9b06      	ldr	r3, [sp, #24]
 801468e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8014692:	445b      	add	r3, fp
 8014694:	9306      	str	r3, [sp, #24]
 8014696:	2300      	movs	r3, #0
 8014698:	9308      	str	r3, [sp, #32]
 801469a:	9b07      	ldr	r3, [sp, #28]
 801469c:	2b09      	cmp	r3, #9
 801469e:	d868      	bhi.n	8014772 <_dtoa_r+0x2ba>
 80146a0:	2b05      	cmp	r3, #5
 80146a2:	bfc4      	itt	gt
 80146a4:	3b04      	subgt	r3, #4
 80146a6:	9307      	strgt	r3, [sp, #28]
 80146a8:	9b07      	ldr	r3, [sp, #28]
 80146aa:	f1a3 0302 	sub.w	r3, r3, #2
 80146ae:	bfcc      	ite	gt
 80146b0:	2500      	movgt	r5, #0
 80146b2:	2501      	movle	r5, #1
 80146b4:	2b03      	cmp	r3, #3
 80146b6:	f200 8085 	bhi.w	80147c4 <_dtoa_r+0x30c>
 80146ba:	e8df f003 	tbb	[pc, r3]
 80146be:	3b2e      	.short	0x3b2e
 80146c0:	5839      	.short	0x5839
 80146c2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80146c6:	441d      	add	r5, r3
 80146c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80146cc:	2b20      	cmp	r3, #32
 80146ce:	bfc1      	itttt	gt
 80146d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80146d4:	fa08 f803 	lslgt.w	r8, r8, r3
 80146d8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80146dc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80146e0:	bfd6      	itet	le
 80146e2:	f1c3 0320 	rsble	r3, r3, #32
 80146e6:	ea48 0003 	orrgt.w	r0, r8, r3
 80146ea:	fa06 f003 	lslle.w	r0, r6, r3
 80146ee:	f7eb ff31 	bl	8000554 <__aeabi_ui2d>
 80146f2:	2201      	movs	r2, #1
 80146f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80146f8:	3d01      	subs	r5, #1
 80146fa:	920e      	str	r2, [sp, #56]	; 0x38
 80146fc:	e76f      	b.n	80145de <_dtoa_r+0x126>
 80146fe:	2301      	movs	r3, #1
 8014700:	e7b3      	b.n	801466a <_dtoa_r+0x1b2>
 8014702:	900c      	str	r0, [sp, #48]	; 0x30
 8014704:	e7b2      	b.n	801466c <_dtoa_r+0x1b4>
 8014706:	9b05      	ldr	r3, [sp, #20]
 8014708:	eba3 030b 	sub.w	r3, r3, fp
 801470c:	9305      	str	r3, [sp, #20]
 801470e:	f1cb 0300 	rsb	r3, fp, #0
 8014712:	9308      	str	r3, [sp, #32]
 8014714:	2300      	movs	r3, #0
 8014716:	930b      	str	r3, [sp, #44]	; 0x2c
 8014718:	e7bf      	b.n	801469a <_dtoa_r+0x1e2>
 801471a:	2300      	movs	r3, #0
 801471c:	9309      	str	r3, [sp, #36]	; 0x24
 801471e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014720:	2b00      	cmp	r3, #0
 8014722:	dc52      	bgt.n	80147ca <_dtoa_r+0x312>
 8014724:	2301      	movs	r3, #1
 8014726:	9301      	str	r3, [sp, #4]
 8014728:	9304      	str	r3, [sp, #16]
 801472a:	461a      	mov	r2, r3
 801472c:	920a      	str	r2, [sp, #40]	; 0x28
 801472e:	e00b      	b.n	8014748 <_dtoa_r+0x290>
 8014730:	2301      	movs	r3, #1
 8014732:	e7f3      	b.n	801471c <_dtoa_r+0x264>
 8014734:	2300      	movs	r3, #0
 8014736:	9309      	str	r3, [sp, #36]	; 0x24
 8014738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801473a:	445b      	add	r3, fp
 801473c:	9301      	str	r3, [sp, #4]
 801473e:	3301      	adds	r3, #1
 8014740:	2b01      	cmp	r3, #1
 8014742:	9304      	str	r3, [sp, #16]
 8014744:	bfb8      	it	lt
 8014746:	2301      	movlt	r3, #1
 8014748:	69e0      	ldr	r0, [r4, #28]
 801474a:	2100      	movs	r1, #0
 801474c:	2204      	movs	r2, #4
 801474e:	f102 0614 	add.w	r6, r2, #20
 8014752:	429e      	cmp	r6, r3
 8014754:	d93d      	bls.n	80147d2 <_dtoa_r+0x31a>
 8014756:	6041      	str	r1, [r0, #4]
 8014758:	4620      	mov	r0, r4
 801475a:	f000 fceb 	bl	8015134 <_Balloc>
 801475e:	9000      	str	r0, [sp, #0]
 8014760:	2800      	cmp	r0, #0
 8014762:	d139      	bne.n	80147d8 <_dtoa_r+0x320>
 8014764:	4b16      	ldr	r3, [pc, #88]	; (80147c0 <_dtoa_r+0x308>)
 8014766:	4602      	mov	r2, r0
 8014768:	f240 11af 	movw	r1, #431	; 0x1af
 801476c:	e6bd      	b.n	80144ea <_dtoa_r+0x32>
 801476e:	2301      	movs	r3, #1
 8014770:	e7e1      	b.n	8014736 <_dtoa_r+0x27e>
 8014772:	2501      	movs	r5, #1
 8014774:	2300      	movs	r3, #0
 8014776:	9307      	str	r3, [sp, #28]
 8014778:	9509      	str	r5, [sp, #36]	; 0x24
 801477a:	f04f 33ff 	mov.w	r3, #4294967295
 801477e:	9301      	str	r3, [sp, #4]
 8014780:	9304      	str	r3, [sp, #16]
 8014782:	2200      	movs	r2, #0
 8014784:	2312      	movs	r3, #18
 8014786:	e7d1      	b.n	801472c <_dtoa_r+0x274>
 8014788:	636f4361 	.word	0x636f4361
 801478c:	3fd287a7 	.word	0x3fd287a7
 8014790:	8b60c8b3 	.word	0x8b60c8b3
 8014794:	3fc68a28 	.word	0x3fc68a28
 8014798:	509f79fb 	.word	0x509f79fb
 801479c:	3fd34413 	.word	0x3fd34413
 80147a0:	08018a62 	.word	0x08018a62
 80147a4:	08018a79 	.word	0x08018a79
 80147a8:	7ff00000 	.word	0x7ff00000
 80147ac:	08018a5e 	.word	0x08018a5e
 80147b0:	08018a55 	.word	0x08018a55
 80147b4:	08018a2d 	.word	0x08018a2d
 80147b8:	3ff80000 	.word	0x3ff80000
 80147bc:	08018b68 	.word	0x08018b68
 80147c0:	08018ad1 	.word	0x08018ad1
 80147c4:	2301      	movs	r3, #1
 80147c6:	9309      	str	r3, [sp, #36]	; 0x24
 80147c8:	e7d7      	b.n	801477a <_dtoa_r+0x2c2>
 80147ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147cc:	9301      	str	r3, [sp, #4]
 80147ce:	9304      	str	r3, [sp, #16]
 80147d0:	e7ba      	b.n	8014748 <_dtoa_r+0x290>
 80147d2:	3101      	adds	r1, #1
 80147d4:	0052      	lsls	r2, r2, #1
 80147d6:	e7ba      	b.n	801474e <_dtoa_r+0x296>
 80147d8:	69e3      	ldr	r3, [r4, #28]
 80147da:	9a00      	ldr	r2, [sp, #0]
 80147dc:	601a      	str	r2, [r3, #0]
 80147de:	9b04      	ldr	r3, [sp, #16]
 80147e0:	2b0e      	cmp	r3, #14
 80147e2:	f200 80a8 	bhi.w	8014936 <_dtoa_r+0x47e>
 80147e6:	2d00      	cmp	r5, #0
 80147e8:	f000 80a5 	beq.w	8014936 <_dtoa_r+0x47e>
 80147ec:	f1bb 0f00 	cmp.w	fp, #0
 80147f0:	dd38      	ble.n	8014864 <_dtoa_r+0x3ac>
 80147f2:	4bc0      	ldr	r3, [pc, #768]	; (8014af4 <_dtoa_r+0x63c>)
 80147f4:	f00b 020f 	and.w	r2, fp, #15
 80147f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80147fc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8014800:	e9d3 6700 	ldrd	r6, r7, [r3]
 8014804:	ea4f 182b 	mov.w	r8, fp, asr #4
 8014808:	d019      	beq.n	801483e <_dtoa_r+0x386>
 801480a:	4bbb      	ldr	r3, [pc, #748]	; (8014af8 <_dtoa_r+0x640>)
 801480c:	ec51 0b18 	vmov	r0, r1, d8
 8014810:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014814:	f7ec f842 	bl	800089c <__aeabi_ddiv>
 8014818:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801481c:	f008 080f 	and.w	r8, r8, #15
 8014820:	2503      	movs	r5, #3
 8014822:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8014af8 <_dtoa_r+0x640>
 8014826:	f1b8 0f00 	cmp.w	r8, #0
 801482a:	d10a      	bne.n	8014842 <_dtoa_r+0x38a>
 801482c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014830:	4632      	mov	r2, r6
 8014832:	463b      	mov	r3, r7
 8014834:	f7ec f832 	bl	800089c <__aeabi_ddiv>
 8014838:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801483c:	e02b      	b.n	8014896 <_dtoa_r+0x3de>
 801483e:	2502      	movs	r5, #2
 8014840:	e7ef      	b.n	8014822 <_dtoa_r+0x36a>
 8014842:	f018 0f01 	tst.w	r8, #1
 8014846:	d008      	beq.n	801485a <_dtoa_r+0x3a2>
 8014848:	4630      	mov	r0, r6
 801484a:	4639      	mov	r1, r7
 801484c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8014850:	f7eb fefa 	bl	8000648 <__aeabi_dmul>
 8014854:	3501      	adds	r5, #1
 8014856:	4606      	mov	r6, r0
 8014858:	460f      	mov	r7, r1
 801485a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801485e:	f109 0908 	add.w	r9, r9, #8
 8014862:	e7e0      	b.n	8014826 <_dtoa_r+0x36e>
 8014864:	f000 809f 	beq.w	80149a6 <_dtoa_r+0x4ee>
 8014868:	f1cb 0600 	rsb	r6, fp, #0
 801486c:	4ba1      	ldr	r3, [pc, #644]	; (8014af4 <_dtoa_r+0x63c>)
 801486e:	4fa2      	ldr	r7, [pc, #648]	; (8014af8 <_dtoa_r+0x640>)
 8014870:	f006 020f 	and.w	r2, r6, #15
 8014874:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014878:	e9d3 2300 	ldrd	r2, r3, [r3]
 801487c:	ec51 0b18 	vmov	r0, r1, d8
 8014880:	f7eb fee2 	bl	8000648 <__aeabi_dmul>
 8014884:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014888:	1136      	asrs	r6, r6, #4
 801488a:	2300      	movs	r3, #0
 801488c:	2502      	movs	r5, #2
 801488e:	2e00      	cmp	r6, #0
 8014890:	d17e      	bne.n	8014990 <_dtoa_r+0x4d8>
 8014892:	2b00      	cmp	r3, #0
 8014894:	d1d0      	bne.n	8014838 <_dtoa_r+0x380>
 8014896:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014898:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801489c:	2b00      	cmp	r3, #0
 801489e:	f000 8084 	beq.w	80149aa <_dtoa_r+0x4f2>
 80148a2:	4b96      	ldr	r3, [pc, #600]	; (8014afc <_dtoa_r+0x644>)
 80148a4:	2200      	movs	r2, #0
 80148a6:	4640      	mov	r0, r8
 80148a8:	4649      	mov	r1, r9
 80148aa:	f7ec f93f 	bl	8000b2c <__aeabi_dcmplt>
 80148ae:	2800      	cmp	r0, #0
 80148b0:	d07b      	beq.n	80149aa <_dtoa_r+0x4f2>
 80148b2:	9b04      	ldr	r3, [sp, #16]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d078      	beq.n	80149aa <_dtoa_r+0x4f2>
 80148b8:	9b01      	ldr	r3, [sp, #4]
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	dd39      	ble.n	8014932 <_dtoa_r+0x47a>
 80148be:	4b90      	ldr	r3, [pc, #576]	; (8014b00 <_dtoa_r+0x648>)
 80148c0:	2200      	movs	r2, #0
 80148c2:	4640      	mov	r0, r8
 80148c4:	4649      	mov	r1, r9
 80148c6:	f7eb febf 	bl	8000648 <__aeabi_dmul>
 80148ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80148ce:	9e01      	ldr	r6, [sp, #4]
 80148d0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80148d4:	3501      	adds	r5, #1
 80148d6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80148da:	4628      	mov	r0, r5
 80148dc:	f7eb fe4a 	bl	8000574 <__aeabi_i2d>
 80148e0:	4642      	mov	r2, r8
 80148e2:	464b      	mov	r3, r9
 80148e4:	f7eb feb0 	bl	8000648 <__aeabi_dmul>
 80148e8:	4b86      	ldr	r3, [pc, #536]	; (8014b04 <_dtoa_r+0x64c>)
 80148ea:	2200      	movs	r2, #0
 80148ec:	f7eb fcf6 	bl	80002dc <__adddf3>
 80148f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80148f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80148f8:	9303      	str	r3, [sp, #12]
 80148fa:	2e00      	cmp	r6, #0
 80148fc:	d158      	bne.n	80149b0 <_dtoa_r+0x4f8>
 80148fe:	4b82      	ldr	r3, [pc, #520]	; (8014b08 <_dtoa_r+0x650>)
 8014900:	2200      	movs	r2, #0
 8014902:	4640      	mov	r0, r8
 8014904:	4649      	mov	r1, r9
 8014906:	f7eb fce7 	bl	80002d8 <__aeabi_dsub>
 801490a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801490e:	4680      	mov	r8, r0
 8014910:	4689      	mov	r9, r1
 8014912:	f7ec f929 	bl	8000b68 <__aeabi_dcmpgt>
 8014916:	2800      	cmp	r0, #0
 8014918:	f040 8296 	bne.w	8014e48 <_dtoa_r+0x990>
 801491c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8014920:	4640      	mov	r0, r8
 8014922:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014926:	4649      	mov	r1, r9
 8014928:	f7ec f900 	bl	8000b2c <__aeabi_dcmplt>
 801492c:	2800      	cmp	r0, #0
 801492e:	f040 8289 	bne.w	8014e44 <_dtoa_r+0x98c>
 8014932:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014936:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014938:	2b00      	cmp	r3, #0
 801493a:	f2c0 814e 	blt.w	8014bda <_dtoa_r+0x722>
 801493e:	f1bb 0f0e 	cmp.w	fp, #14
 8014942:	f300 814a 	bgt.w	8014bda <_dtoa_r+0x722>
 8014946:	4b6b      	ldr	r3, [pc, #428]	; (8014af4 <_dtoa_r+0x63c>)
 8014948:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801494c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014952:	2b00      	cmp	r3, #0
 8014954:	f280 80dc 	bge.w	8014b10 <_dtoa_r+0x658>
 8014958:	9b04      	ldr	r3, [sp, #16]
 801495a:	2b00      	cmp	r3, #0
 801495c:	f300 80d8 	bgt.w	8014b10 <_dtoa_r+0x658>
 8014960:	f040 826f 	bne.w	8014e42 <_dtoa_r+0x98a>
 8014964:	4b68      	ldr	r3, [pc, #416]	; (8014b08 <_dtoa_r+0x650>)
 8014966:	2200      	movs	r2, #0
 8014968:	4640      	mov	r0, r8
 801496a:	4649      	mov	r1, r9
 801496c:	f7eb fe6c 	bl	8000648 <__aeabi_dmul>
 8014970:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014974:	f7ec f8ee 	bl	8000b54 <__aeabi_dcmpge>
 8014978:	9e04      	ldr	r6, [sp, #16]
 801497a:	4637      	mov	r7, r6
 801497c:	2800      	cmp	r0, #0
 801497e:	f040 8245 	bne.w	8014e0c <_dtoa_r+0x954>
 8014982:	9d00      	ldr	r5, [sp, #0]
 8014984:	2331      	movs	r3, #49	; 0x31
 8014986:	f805 3b01 	strb.w	r3, [r5], #1
 801498a:	f10b 0b01 	add.w	fp, fp, #1
 801498e:	e241      	b.n	8014e14 <_dtoa_r+0x95c>
 8014990:	07f2      	lsls	r2, r6, #31
 8014992:	d505      	bpl.n	80149a0 <_dtoa_r+0x4e8>
 8014994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014998:	f7eb fe56 	bl	8000648 <__aeabi_dmul>
 801499c:	3501      	adds	r5, #1
 801499e:	2301      	movs	r3, #1
 80149a0:	1076      	asrs	r6, r6, #1
 80149a2:	3708      	adds	r7, #8
 80149a4:	e773      	b.n	801488e <_dtoa_r+0x3d6>
 80149a6:	2502      	movs	r5, #2
 80149a8:	e775      	b.n	8014896 <_dtoa_r+0x3de>
 80149aa:	9e04      	ldr	r6, [sp, #16]
 80149ac:	465f      	mov	r7, fp
 80149ae:	e792      	b.n	80148d6 <_dtoa_r+0x41e>
 80149b0:	9900      	ldr	r1, [sp, #0]
 80149b2:	4b50      	ldr	r3, [pc, #320]	; (8014af4 <_dtoa_r+0x63c>)
 80149b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80149b8:	4431      	add	r1, r6
 80149ba:	9102      	str	r1, [sp, #8]
 80149bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80149be:	eeb0 9a47 	vmov.f32	s18, s14
 80149c2:	eef0 9a67 	vmov.f32	s19, s15
 80149c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80149ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80149ce:	2900      	cmp	r1, #0
 80149d0:	d044      	beq.n	8014a5c <_dtoa_r+0x5a4>
 80149d2:	494e      	ldr	r1, [pc, #312]	; (8014b0c <_dtoa_r+0x654>)
 80149d4:	2000      	movs	r0, #0
 80149d6:	f7eb ff61 	bl	800089c <__aeabi_ddiv>
 80149da:	ec53 2b19 	vmov	r2, r3, d9
 80149de:	f7eb fc7b 	bl	80002d8 <__aeabi_dsub>
 80149e2:	9d00      	ldr	r5, [sp, #0]
 80149e4:	ec41 0b19 	vmov	d9, r0, r1
 80149e8:	4649      	mov	r1, r9
 80149ea:	4640      	mov	r0, r8
 80149ec:	f7ec f8dc 	bl	8000ba8 <__aeabi_d2iz>
 80149f0:	4606      	mov	r6, r0
 80149f2:	f7eb fdbf 	bl	8000574 <__aeabi_i2d>
 80149f6:	4602      	mov	r2, r0
 80149f8:	460b      	mov	r3, r1
 80149fa:	4640      	mov	r0, r8
 80149fc:	4649      	mov	r1, r9
 80149fe:	f7eb fc6b 	bl	80002d8 <__aeabi_dsub>
 8014a02:	3630      	adds	r6, #48	; 0x30
 8014a04:	f805 6b01 	strb.w	r6, [r5], #1
 8014a08:	ec53 2b19 	vmov	r2, r3, d9
 8014a0c:	4680      	mov	r8, r0
 8014a0e:	4689      	mov	r9, r1
 8014a10:	f7ec f88c 	bl	8000b2c <__aeabi_dcmplt>
 8014a14:	2800      	cmp	r0, #0
 8014a16:	d164      	bne.n	8014ae2 <_dtoa_r+0x62a>
 8014a18:	4642      	mov	r2, r8
 8014a1a:	464b      	mov	r3, r9
 8014a1c:	4937      	ldr	r1, [pc, #220]	; (8014afc <_dtoa_r+0x644>)
 8014a1e:	2000      	movs	r0, #0
 8014a20:	f7eb fc5a 	bl	80002d8 <__aeabi_dsub>
 8014a24:	ec53 2b19 	vmov	r2, r3, d9
 8014a28:	f7ec f880 	bl	8000b2c <__aeabi_dcmplt>
 8014a2c:	2800      	cmp	r0, #0
 8014a2e:	f040 80b6 	bne.w	8014b9e <_dtoa_r+0x6e6>
 8014a32:	9b02      	ldr	r3, [sp, #8]
 8014a34:	429d      	cmp	r5, r3
 8014a36:	f43f af7c 	beq.w	8014932 <_dtoa_r+0x47a>
 8014a3a:	4b31      	ldr	r3, [pc, #196]	; (8014b00 <_dtoa_r+0x648>)
 8014a3c:	ec51 0b19 	vmov	r0, r1, d9
 8014a40:	2200      	movs	r2, #0
 8014a42:	f7eb fe01 	bl	8000648 <__aeabi_dmul>
 8014a46:	4b2e      	ldr	r3, [pc, #184]	; (8014b00 <_dtoa_r+0x648>)
 8014a48:	ec41 0b19 	vmov	d9, r0, r1
 8014a4c:	2200      	movs	r2, #0
 8014a4e:	4640      	mov	r0, r8
 8014a50:	4649      	mov	r1, r9
 8014a52:	f7eb fdf9 	bl	8000648 <__aeabi_dmul>
 8014a56:	4680      	mov	r8, r0
 8014a58:	4689      	mov	r9, r1
 8014a5a:	e7c5      	b.n	80149e8 <_dtoa_r+0x530>
 8014a5c:	ec51 0b17 	vmov	r0, r1, d7
 8014a60:	f7eb fdf2 	bl	8000648 <__aeabi_dmul>
 8014a64:	9b02      	ldr	r3, [sp, #8]
 8014a66:	9d00      	ldr	r5, [sp, #0]
 8014a68:	930f      	str	r3, [sp, #60]	; 0x3c
 8014a6a:	ec41 0b19 	vmov	d9, r0, r1
 8014a6e:	4649      	mov	r1, r9
 8014a70:	4640      	mov	r0, r8
 8014a72:	f7ec f899 	bl	8000ba8 <__aeabi_d2iz>
 8014a76:	4606      	mov	r6, r0
 8014a78:	f7eb fd7c 	bl	8000574 <__aeabi_i2d>
 8014a7c:	3630      	adds	r6, #48	; 0x30
 8014a7e:	4602      	mov	r2, r0
 8014a80:	460b      	mov	r3, r1
 8014a82:	4640      	mov	r0, r8
 8014a84:	4649      	mov	r1, r9
 8014a86:	f7eb fc27 	bl	80002d8 <__aeabi_dsub>
 8014a8a:	f805 6b01 	strb.w	r6, [r5], #1
 8014a8e:	9b02      	ldr	r3, [sp, #8]
 8014a90:	429d      	cmp	r5, r3
 8014a92:	4680      	mov	r8, r0
 8014a94:	4689      	mov	r9, r1
 8014a96:	f04f 0200 	mov.w	r2, #0
 8014a9a:	d124      	bne.n	8014ae6 <_dtoa_r+0x62e>
 8014a9c:	4b1b      	ldr	r3, [pc, #108]	; (8014b0c <_dtoa_r+0x654>)
 8014a9e:	ec51 0b19 	vmov	r0, r1, d9
 8014aa2:	f7eb fc1b 	bl	80002dc <__adddf3>
 8014aa6:	4602      	mov	r2, r0
 8014aa8:	460b      	mov	r3, r1
 8014aaa:	4640      	mov	r0, r8
 8014aac:	4649      	mov	r1, r9
 8014aae:	f7ec f85b 	bl	8000b68 <__aeabi_dcmpgt>
 8014ab2:	2800      	cmp	r0, #0
 8014ab4:	d173      	bne.n	8014b9e <_dtoa_r+0x6e6>
 8014ab6:	ec53 2b19 	vmov	r2, r3, d9
 8014aba:	4914      	ldr	r1, [pc, #80]	; (8014b0c <_dtoa_r+0x654>)
 8014abc:	2000      	movs	r0, #0
 8014abe:	f7eb fc0b 	bl	80002d8 <__aeabi_dsub>
 8014ac2:	4602      	mov	r2, r0
 8014ac4:	460b      	mov	r3, r1
 8014ac6:	4640      	mov	r0, r8
 8014ac8:	4649      	mov	r1, r9
 8014aca:	f7ec f82f 	bl	8000b2c <__aeabi_dcmplt>
 8014ace:	2800      	cmp	r0, #0
 8014ad0:	f43f af2f 	beq.w	8014932 <_dtoa_r+0x47a>
 8014ad4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8014ad6:	1e6b      	subs	r3, r5, #1
 8014ad8:	930f      	str	r3, [sp, #60]	; 0x3c
 8014ada:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014ade:	2b30      	cmp	r3, #48	; 0x30
 8014ae0:	d0f8      	beq.n	8014ad4 <_dtoa_r+0x61c>
 8014ae2:	46bb      	mov	fp, r7
 8014ae4:	e04a      	b.n	8014b7c <_dtoa_r+0x6c4>
 8014ae6:	4b06      	ldr	r3, [pc, #24]	; (8014b00 <_dtoa_r+0x648>)
 8014ae8:	f7eb fdae 	bl	8000648 <__aeabi_dmul>
 8014aec:	4680      	mov	r8, r0
 8014aee:	4689      	mov	r9, r1
 8014af0:	e7bd      	b.n	8014a6e <_dtoa_r+0x5b6>
 8014af2:	bf00      	nop
 8014af4:	08018b68 	.word	0x08018b68
 8014af8:	08018b40 	.word	0x08018b40
 8014afc:	3ff00000 	.word	0x3ff00000
 8014b00:	40240000 	.word	0x40240000
 8014b04:	401c0000 	.word	0x401c0000
 8014b08:	40140000 	.word	0x40140000
 8014b0c:	3fe00000 	.word	0x3fe00000
 8014b10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014b14:	9d00      	ldr	r5, [sp, #0]
 8014b16:	4642      	mov	r2, r8
 8014b18:	464b      	mov	r3, r9
 8014b1a:	4630      	mov	r0, r6
 8014b1c:	4639      	mov	r1, r7
 8014b1e:	f7eb febd 	bl	800089c <__aeabi_ddiv>
 8014b22:	f7ec f841 	bl	8000ba8 <__aeabi_d2iz>
 8014b26:	9001      	str	r0, [sp, #4]
 8014b28:	f7eb fd24 	bl	8000574 <__aeabi_i2d>
 8014b2c:	4642      	mov	r2, r8
 8014b2e:	464b      	mov	r3, r9
 8014b30:	f7eb fd8a 	bl	8000648 <__aeabi_dmul>
 8014b34:	4602      	mov	r2, r0
 8014b36:	460b      	mov	r3, r1
 8014b38:	4630      	mov	r0, r6
 8014b3a:	4639      	mov	r1, r7
 8014b3c:	f7eb fbcc 	bl	80002d8 <__aeabi_dsub>
 8014b40:	9e01      	ldr	r6, [sp, #4]
 8014b42:	9f04      	ldr	r7, [sp, #16]
 8014b44:	3630      	adds	r6, #48	; 0x30
 8014b46:	f805 6b01 	strb.w	r6, [r5], #1
 8014b4a:	9e00      	ldr	r6, [sp, #0]
 8014b4c:	1bae      	subs	r6, r5, r6
 8014b4e:	42b7      	cmp	r7, r6
 8014b50:	4602      	mov	r2, r0
 8014b52:	460b      	mov	r3, r1
 8014b54:	d134      	bne.n	8014bc0 <_dtoa_r+0x708>
 8014b56:	f7eb fbc1 	bl	80002dc <__adddf3>
 8014b5a:	4642      	mov	r2, r8
 8014b5c:	464b      	mov	r3, r9
 8014b5e:	4606      	mov	r6, r0
 8014b60:	460f      	mov	r7, r1
 8014b62:	f7ec f801 	bl	8000b68 <__aeabi_dcmpgt>
 8014b66:	b9c8      	cbnz	r0, 8014b9c <_dtoa_r+0x6e4>
 8014b68:	4642      	mov	r2, r8
 8014b6a:	464b      	mov	r3, r9
 8014b6c:	4630      	mov	r0, r6
 8014b6e:	4639      	mov	r1, r7
 8014b70:	f7eb ffd2 	bl	8000b18 <__aeabi_dcmpeq>
 8014b74:	b110      	cbz	r0, 8014b7c <_dtoa_r+0x6c4>
 8014b76:	9b01      	ldr	r3, [sp, #4]
 8014b78:	07db      	lsls	r3, r3, #31
 8014b7a:	d40f      	bmi.n	8014b9c <_dtoa_r+0x6e4>
 8014b7c:	4651      	mov	r1, sl
 8014b7e:	4620      	mov	r0, r4
 8014b80:	f000 fb18 	bl	80151b4 <_Bfree>
 8014b84:	2300      	movs	r3, #0
 8014b86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014b88:	702b      	strb	r3, [r5, #0]
 8014b8a:	f10b 0301 	add.w	r3, fp, #1
 8014b8e:	6013      	str	r3, [r2, #0]
 8014b90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	f43f ace2 	beq.w	801455c <_dtoa_r+0xa4>
 8014b98:	601d      	str	r5, [r3, #0]
 8014b9a:	e4df      	b.n	801455c <_dtoa_r+0xa4>
 8014b9c:	465f      	mov	r7, fp
 8014b9e:	462b      	mov	r3, r5
 8014ba0:	461d      	mov	r5, r3
 8014ba2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014ba6:	2a39      	cmp	r2, #57	; 0x39
 8014ba8:	d106      	bne.n	8014bb8 <_dtoa_r+0x700>
 8014baa:	9a00      	ldr	r2, [sp, #0]
 8014bac:	429a      	cmp	r2, r3
 8014bae:	d1f7      	bne.n	8014ba0 <_dtoa_r+0x6e8>
 8014bb0:	9900      	ldr	r1, [sp, #0]
 8014bb2:	2230      	movs	r2, #48	; 0x30
 8014bb4:	3701      	adds	r7, #1
 8014bb6:	700a      	strb	r2, [r1, #0]
 8014bb8:	781a      	ldrb	r2, [r3, #0]
 8014bba:	3201      	adds	r2, #1
 8014bbc:	701a      	strb	r2, [r3, #0]
 8014bbe:	e790      	b.n	8014ae2 <_dtoa_r+0x62a>
 8014bc0:	4ba3      	ldr	r3, [pc, #652]	; (8014e50 <_dtoa_r+0x998>)
 8014bc2:	2200      	movs	r2, #0
 8014bc4:	f7eb fd40 	bl	8000648 <__aeabi_dmul>
 8014bc8:	2200      	movs	r2, #0
 8014bca:	2300      	movs	r3, #0
 8014bcc:	4606      	mov	r6, r0
 8014bce:	460f      	mov	r7, r1
 8014bd0:	f7eb ffa2 	bl	8000b18 <__aeabi_dcmpeq>
 8014bd4:	2800      	cmp	r0, #0
 8014bd6:	d09e      	beq.n	8014b16 <_dtoa_r+0x65e>
 8014bd8:	e7d0      	b.n	8014b7c <_dtoa_r+0x6c4>
 8014bda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014bdc:	2a00      	cmp	r2, #0
 8014bde:	f000 80ca 	beq.w	8014d76 <_dtoa_r+0x8be>
 8014be2:	9a07      	ldr	r2, [sp, #28]
 8014be4:	2a01      	cmp	r2, #1
 8014be6:	f300 80ad 	bgt.w	8014d44 <_dtoa_r+0x88c>
 8014bea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014bec:	2a00      	cmp	r2, #0
 8014bee:	f000 80a5 	beq.w	8014d3c <_dtoa_r+0x884>
 8014bf2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014bf6:	9e08      	ldr	r6, [sp, #32]
 8014bf8:	9d05      	ldr	r5, [sp, #20]
 8014bfa:	9a05      	ldr	r2, [sp, #20]
 8014bfc:	441a      	add	r2, r3
 8014bfe:	9205      	str	r2, [sp, #20]
 8014c00:	9a06      	ldr	r2, [sp, #24]
 8014c02:	2101      	movs	r1, #1
 8014c04:	441a      	add	r2, r3
 8014c06:	4620      	mov	r0, r4
 8014c08:	9206      	str	r2, [sp, #24]
 8014c0a:	f000 fbd3 	bl	80153b4 <__i2b>
 8014c0e:	4607      	mov	r7, r0
 8014c10:	b165      	cbz	r5, 8014c2c <_dtoa_r+0x774>
 8014c12:	9b06      	ldr	r3, [sp, #24]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	dd09      	ble.n	8014c2c <_dtoa_r+0x774>
 8014c18:	42ab      	cmp	r3, r5
 8014c1a:	9a05      	ldr	r2, [sp, #20]
 8014c1c:	bfa8      	it	ge
 8014c1e:	462b      	movge	r3, r5
 8014c20:	1ad2      	subs	r2, r2, r3
 8014c22:	9205      	str	r2, [sp, #20]
 8014c24:	9a06      	ldr	r2, [sp, #24]
 8014c26:	1aed      	subs	r5, r5, r3
 8014c28:	1ad3      	subs	r3, r2, r3
 8014c2a:	9306      	str	r3, [sp, #24]
 8014c2c:	9b08      	ldr	r3, [sp, #32]
 8014c2e:	b1f3      	cbz	r3, 8014c6e <_dtoa_r+0x7b6>
 8014c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	f000 80a3 	beq.w	8014d7e <_dtoa_r+0x8c6>
 8014c38:	2e00      	cmp	r6, #0
 8014c3a:	dd10      	ble.n	8014c5e <_dtoa_r+0x7a6>
 8014c3c:	4639      	mov	r1, r7
 8014c3e:	4632      	mov	r2, r6
 8014c40:	4620      	mov	r0, r4
 8014c42:	f000 fc77 	bl	8015534 <__pow5mult>
 8014c46:	4652      	mov	r2, sl
 8014c48:	4601      	mov	r1, r0
 8014c4a:	4607      	mov	r7, r0
 8014c4c:	4620      	mov	r0, r4
 8014c4e:	f000 fbc7 	bl	80153e0 <__multiply>
 8014c52:	4651      	mov	r1, sl
 8014c54:	4680      	mov	r8, r0
 8014c56:	4620      	mov	r0, r4
 8014c58:	f000 faac 	bl	80151b4 <_Bfree>
 8014c5c:	46c2      	mov	sl, r8
 8014c5e:	9b08      	ldr	r3, [sp, #32]
 8014c60:	1b9a      	subs	r2, r3, r6
 8014c62:	d004      	beq.n	8014c6e <_dtoa_r+0x7b6>
 8014c64:	4651      	mov	r1, sl
 8014c66:	4620      	mov	r0, r4
 8014c68:	f000 fc64 	bl	8015534 <__pow5mult>
 8014c6c:	4682      	mov	sl, r0
 8014c6e:	2101      	movs	r1, #1
 8014c70:	4620      	mov	r0, r4
 8014c72:	f000 fb9f 	bl	80153b4 <__i2b>
 8014c76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	4606      	mov	r6, r0
 8014c7c:	f340 8081 	ble.w	8014d82 <_dtoa_r+0x8ca>
 8014c80:	461a      	mov	r2, r3
 8014c82:	4601      	mov	r1, r0
 8014c84:	4620      	mov	r0, r4
 8014c86:	f000 fc55 	bl	8015534 <__pow5mult>
 8014c8a:	9b07      	ldr	r3, [sp, #28]
 8014c8c:	2b01      	cmp	r3, #1
 8014c8e:	4606      	mov	r6, r0
 8014c90:	dd7a      	ble.n	8014d88 <_dtoa_r+0x8d0>
 8014c92:	f04f 0800 	mov.w	r8, #0
 8014c96:	6933      	ldr	r3, [r6, #16]
 8014c98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014c9c:	6918      	ldr	r0, [r3, #16]
 8014c9e:	f000 fb3b 	bl	8015318 <__hi0bits>
 8014ca2:	f1c0 0020 	rsb	r0, r0, #32
 8014ca6:	9b06      	ldr	r3, [sp, #24]
 8014ca8:	4418      	add	r0, r3
 8014caa:	f010 001f 	ands.w	r0, r0, #31
 8014cae:	f000 8094 	beq.w	8014dda <_dtoa_r+0x922>
 8014cb2:	f1c0 0320 	rsb	r3, r0, #32
 8014cb6:	2b04      	cmp	r3, #4
 8014cb8:	f340 8085 	ble.w	8014dc6 <_dtoa_r+0x90e>
 8014cbc:	9b05      	ldr	r3, [sp, #20]
 8014cbe:	f1c0 001c 	rsb	r0, r0, #28
 8014cc2:	4403      	add	r3, r0
 8014cc4:	9305      	str	r3, [sp, #20]
 8014cc6:	9b06      	ldr	r3, [sp, #24]
 8014cc8:	4403      	add	r3, r0
 8014cca:	4405      	add	r5, r0
 8014ccc:	9306      	str	r3, [sp, #24]
 8014cce:	9b05      	ldr	r3, [sp, #20]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	dd05      	ble.n	8014ce0 <_dtoa_r+0x828>
 8014cd4:	4651      	mov	r1, sl
 8014cd6:	461a      	mov	r2, r3
 8014cd8:	4620      	mov	r0, r4
 8014cda:	f000 fc85 	bl	80155e8 <__lshift>
 8014cde:	4682      	mov	sl, r0
 8014ce0:	9b06      	ldr	r3, [sp, #24]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	dd05      	ble.n	8014cf2 <_dtoa_r+0x83a>
 8014ce6:	4631      	mov	r1, r6
 8014ce8:	461a      	mov	r2, r3
 8014cea:	4620      	mov	r0, r4
 8014cec:	f000 fc7c 	bl	80155e8 <__lshift>
 8014cf0:	4606      	mov	r6, r0
 8014cf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014cf4:	2b00      	cmp	r3, #0
 8014cf6:	d072      	beq.n	8014dde <_dtoa_r+0x926>
 8014cf8:	4631      	mov	r1, r6
 8014cfa:	4650      	mov	r0, sl
 8014cfc:	f000 fce0 	bl	80156c0 <__mcmp>
 8014d00:	2800      	cmp	r0, #0
 8014d02:	da6c      	bge.n	8014dde <_dtoa_r+0x926>
 8014d04:	2300      	movs	r3, #0
 8014d06:	4651      	mov	r1, sl
 8014d08:	220a      	movs	r2, #10
 8014d0a:	4620      	mov	r0, r4
 8014d0c:	f000 fa74 	bl	80151f8 <__multadd>
 8014d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d12:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014d16:	4682      	mov	sl, r0
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	f000 81b0 	beq.w	801507e <_dtoa_r+0xbc6>
 8014d1e:	2300      	movs	r3, #0
 8014d20:	4639      	mov	r1, r7
 8014d22:	220a      	movs	r2, #10
 8014d24:	4620      	mov	r0, r4
 8014d26:	f000 fa67 	bl	80151f8 <__multadd>
 8014d2a:	9b01      	ldr	r3, [sp, #4]
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	4607      	mov	r7, r0
 8014d30:	f300 8096 	bgt.w	8014e60 <_dtoa_r+0x9a8>
 8014d34:	9b07      	ldr	r3, [sp, #28]
 8014d36:	2b02      	cmp	r3, #2
 8014d38:	dc59      	bgt.n	8014dee <_dtoa_r+0x936>
 8014d3a:	e091      	b.n	8014e60 <_dtoa_r+0x9a8>
 8014d3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014d3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014d42:	e758      	b.n	8014bf6 <_dtoa_r+0x73e>
 8014d44:	9b04      	ldr	r3, [sp, #16]
 8014d46:	1e5e      	subs	r6, r3, #1
 8014d48:	9b08      	ldr	r3, [sp, #32]
 8014d4a:	42b3      	cmp	r3, r6
 8014d4c:	bfbf      	itttt	lt
 8014d4e:	9b08      	ldrlt	r3, [sp, #32]
 8014d50:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8014d52:	9608      	strlt	r6, [sp, #32]
 8014d54:	1af3      	sublt	r3, r6, r3
 8014d56:	bfb4      	ite	lt
 8014d58:	18d2      	addlt	r2, r2, r3
 8014d5a:	1b9e      	subge	r6, r3, r6
 8014d5c:	9b04      	ldr	r3, [sp, #16]
 8014d5e:	bfbc      	itt	lt
 8014d60:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8014d62:	2600      	movlt	r6, #0
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	bfb7      	itett	lt
 8014d68:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8014d6c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8014d70:	1a9d      	sublt	r5, r3, r2
 8014d72:	2300      	movlt	r3, #0
 8014d74:	e741      	b.n	8014bfa <_dtoa_r+0x742>
 8014d76:	9e08      	ldr	r6, [sp, #32]
 8014d78:	9d05      	ldr	r5, [sp, #20]
 8014d7a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014d7c:	e748      	b.n	8014c10 <_dtoa_r+0x758>
 8014d7e:	9a08      	ldr	r2, [sp, #32]
 8014d80:	e770      	b.n	8014c64 <_dtoa_r+0x7ac>
 8014d82:	9b07      	ldr	r3, [sp, #28]
 8014d84:	2b01      	cmp	r3, #1
 8014d86:	dc19      	bgt.n	8014dbc <_dtoa_r+0x904>
 8014d88:	9b02      	ldr	r3, [sp, #8]
 8014d8a:	b9bb      	cbnz	r3, 8014dbc <_dtoa_r+0x904>
 8014d8c:	9b03      	ldr	r3, [sp, #12]
 8014d8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014d92:	b99b      	cbnz	r3, 8014dbc <_dtoa_r+0x904>
 8014d94:	9b03      	ldr	r3, [sp, #12]
 8014d96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d9a:	0d1b      	lsrs	r3, r3, #20
 8014d9c:	051b      	lsls	r3, r3, #20
 8014d9e:	b183      	cbz	r3, 8014dc2 <_dtoa_r+0x90a>
 8014da0:	9b05      	ldr	r3, [sp, #20]
 8014da2:	3301      	adds	r3, #1
 8014da4:	9305      	str	r3, [sp, #20]
 8014da6:	9b06      	ldr	r3, [sp, #24]
 8014da8:	3301      	adds	r3, #1
 8014daa:	9306      	str	r3, [sp, #24]
 8014dac:	f04f 0801 	mov.w	r8, #1
 8014db0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	f47f af6f 	bne.w	8014c96 <_dtoa_r+0x7de>
 8014db8:	2001      	movs	r0, #1
 8014dba:	e774      	b.n	8014ca6 <_dtoa_r+0x7ee>
 8014dbc:	f04f 0800 	mov.w	r8, #0
 8014dc0:	e7f6      	b.n	8014db0 <_dtoa_r+0x8f8>
 8014dc2:	4698      	mov	r8, r3
 8014dc4:	e7f4      	b.n	8014db0 <_dtoa_r+0x8f8>
 8014dc6:	d082      	beq.n	8014cce <_dtoa_r+0x816>
 8014dc8:	9a05      	ldr	r2, [sp, #20]
 8014dca:	331c      	adds	r3, #28
 8014dcc:	441a      	add	r2, r3
 8014dce:	9205      	str	r2, [sp, #20]
 8014dd0:	9a06      	ldr	r2, [sp, #24]
 8014dd2:	441a      	add	r2, r3
 8014dd4:	441d      	add	r5, r3
 8014dd6:	9206      	str	r2, [sp, #24]
 8014dd8:	e779      	b.n	8014cce <_dtoa_r+0x816>
 8014dda:	4603      	mov	r3, r0
 8014ddc:	e7f4      	b.n	8014dc8 <_dtoa_r+0x910>
 8014dde:	9b04      	ldr	r3, [sp, #16]
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	dc37      	bgt.n	8014e54 <_dtoa_r+0x99c>
 8014de4:	9b07      	ldr	r3, [sp, #28]
 8014de6:	2b02      	cmp	r3, #2
 8014de8:	dd34      	ble.n	8014e54 <_dtoa_r+0x99c>
 8014dea:	9b04      	ldr	r3, [sp, #16]
 8014dec:	9301      	str	r3, [sp, #4]
 8014dee:	9b01      	ldr	r3, [sp, #4]
 8014df0:	b963      	cbnz	r3, 8014e0c <_dtoa_r+0x954>
 8014df2:	4631      	mov	r1, r6
 8014df4:	2205      	movs	r2, #5
 8014df6:	4620      	mov	r0, r4
 8014df8:	f000 f9fe 	bl	80151f8 <__multadd>
 8014dfc:	4601      	mov	r1, r0
 8014dfe:	4606      	mov	r6, r0
 8014e00:	4650      	mov	r0, sl
 8014e02:	f000 fc5d 	bl	80156c0 <__mcmp>
 8014e06:	2800      	cmp	r0, #0
 8014e08:	f73f adbb 	bgt.w	8014982 <_dtoa_r+0x4ca>
 8014e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e0e:	9d00      	ldr	r5, [sp, #0]
 8014e10:	ea6f 0b03 	mvn.w	fp, r3
 8014e14:	f04f 0800 	mov.w	r8, #0
 8014e18:	4631      	mov	r1, r6
 8014e1a:	4620      	mov	r0, r4
 8014e1c:	f000 f9ca 	bl	80151b4 <_Bfree>
 8014e20:	2f00      	cmp	r7, #0
 8014e22:	f43f aeab 	beq.w	8014b7c <_dtoa_r+0x6c4>
 8014e26:	f1b8 0f00 	cmp.w	r8, #0
 8014e2a:	d005      	beq.n	8014e38 <_dtoa_r+0x980>
 8014e2c:	45b8      	cmp	r8, r7
 8014e2e:	d003      	beq.n	8014e38 <_dtoa_r+0x980>
 8014e30:	4641      	mov	r1, r8
 8014e32:	4620      	mov	r0, r4
 8014e34:	f000 f9be 	bl	80151b4 <_Bfree>
 8014e38:	4639      	mov	r1, r7
 8014e3a:	4620      	mov	r0, r4
 8014e3c:	f000 f9ba 	bl	80151b4 <_Bfree>
 8014e40:	e69c      	b.n	8014b7c <_dtoa_r+0x6c4>
 8014e42:	2600      	movs	r6, #0
 8014e44:	4637      	mov	r7, r6
 8014e46:	e7e1      	b.n	8014e0c <_dtoa_r+0x954>
 8014e48:	46bb      	mov	fp, r7
 8014e4a:	4637      	mov	r7, r6
 8014e4c:	e599      	b.n	8014982 <_dtoa_r+0x4ca>
 8014e4e:	bf00      	nop
 8014e50:	40240000 	.word	0x40240000
 8014e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	f000 80c8 	beq.w	8014fec <_dtoa_r+0xb34>
 8014e5c:	9b04      	ldr	r3, [sp, #16]
 8014e5e:	9301      	str	r3, [sp, #4]
 8014e60:	2d00      	cmp	r5, #0
 8014e62:	dd05      	ble.n	8014e70 <_dtoa_r+0x9b8>
 8014e64:	4639      	mov	r1, r7
 8014e66:	462a      	mov	r2, r5
 8014e68:	4620      	mov	r0, r4
 8014e6a:	f000 fbbd 	bl	80155e8 <__lshift>
 8014e6e:	4607      	mov	r7, r0
 8014e70:	f1b8 0f00 	cmp.w	r8, #0
 8014e74:	d05b      	beq.n	8014f2e <_dtoa_r+0xa76>
 8014e76:	6879      	ldr	r1, [r7, #4]
 8014e78:	4620      	mov	r0, r4
 8014e7a:	f000 f95b 	bl	8015134 <_Balloc>
 8014e7e:	4605      	mov	r5, r0
 8014e80:	b928      	cbnz	r0, 8014e8e <_dtoa_r+0x9d6>
 8014e82:	4b83      	ldr	r3, [pc, #524]	; (8015090 <_dtoa_r+0xbd8>)
 8014e84:	4602      	mov	r2, r0
 8014e86:	f240 21ef 	movw	r1, #751	; 0x2ef
 8014e8a:	f7ff bb2e 	b.w	80144ea <_dtoa_r+0x32>
 8014e8e:	693a      	ldr	r2, [r7, #16]
 8014e90:	3202      	adds	r2, #2
 8014e92:	0092      	lsls	r2, r2, #2
 8014e94:	f107 010c 	add.w	r1, r7, #12
 8014e98:	300c      	adds	r0, #12
 8014e9a:	f7ff fa70 	bl	801437e <memcpy>
 8014e9e:	2201      	movs	r2, #1
 8014ea0:	4629      	mov	r1, r5
 8014ea2:	4620      	mov	r0, r4
 8014ea4:	f000 fba0 	bl	80155e8 <__lshift>
 8014ea8:	9b00      	ldr	r3, [sp, #0]
 8014eaa:	3301      	adds	r3, #1
 8014eac:	9304      	str	r3, [sp, #16]
 8014eae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014eb2:	4413      	add	r3, r2
 8014eb4:	9308      	str	r3, [sp, #32]
 8014eb6:	9b02      	ldr	r3, [sp, #8]
 8014eb8:	f003 0301 	and.w	r3, r3, #1
 8014ebc:	46b8      	mov	r8, r7
 8014ebe:	9306      	str	r3, [sp, #24]
 8014ec0:	4607      	mov	r7, r0
 8014ec2:	9b04      	ldr	r3, [sp, #16]
 8014ec4:	4631      	mov	r1, r6
 8014ec6:	3b01      	subs	r3, #1
 8014ec8:	4650      	mov	r0, sl
 8014eca:	9301      	str	r3, [sp, #4]
 8014ecc:	f7ff fa6c 	bl	80143a8 <quorem>
 8014ed0:	4641      	mov	r1, r8
 8014ed2:	9002      	str	r0, [sp, #8]
 8014ed4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014ed8:	4650      	mov	r0, sl
 8014eda:	f000 fbf1 	bl	80156c0 <__mcmp>
 8014ede:	463a      	mov	r2, r7
 8014ee0:	9005      	str	r0, [sp, #20]
 8014ee2:	4631      	mov	r1, r6
 8014ee4:	4620      	mov	r0, r4
 8014ee6:	f000 fc07 	bl	80156f8 <__mdiff>
 8014eea:	68c2      	ldr	r2, [r0, #12]
 8014eec:	4605      	mov	r5, r0
 8014eee:	bb02      	cbnz	r2, 8014f32 <_dtoa_r+0xa7a>
 8014ef0:	4601      	mov	r1, r0
 8014ef2:	4650      	mov	r0, sl
 8014ef4:	f000 fbe4 	bl	80156c0 <__mcmp>
 8014ef8:	4602      	mov	r2, r0
 8014efa:	4629      	mov	r1, r5
 8014efc:	4620      	mov	r0, r4
 8014efe:	9209      	str	r2, [sp, #36]	; 0x24
 8014f00:	f000 f958 	bl	80151b4 <_Bfree>
 8014f04:	9b07      	ldr	r3, [sp, #28]
 8014f06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014f08:	9d04      	ldr	r5, [sp, #16]
 8014f0a:	ea43 0102 	orr.w	r1, r3, r2
 8014f0e:	9b06      	ldr	r3, [sp, #24]
 8014f10:	4319      	orrs	r1, r3
 8014f12:	d110      	bne.n	8014f36 <_dtoa_r+0xa7e>
 8014f14:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014f18:	d029      	beq.n	8014f6e <_dtoa_r+0xab6>
 8014f1a:	9b05      	ldr	r3, [sp, #20]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	dd02      	ble.n	8014f26 <_dtoa_r+0xa6e>
 8014f20:	9b02      	ldr	r3, [sp, #8]
 8014f22:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8014f26:	9b01      	ldr	r3, [sp, #4]
 8014f28:	f883 9000 	strb.w	r9, [r3]
 8014f2c:	e774      	b.n	8014e18 <_dtoa_r+0x960>
 8014f2e:	4638      	mov	r0, r7
 8014f30:	e7ba      	b.n	8014ea8 <_dtoa_r+0x9f0>
 8014f32:	2201      	movs	r2, #1
 8014f34:	e7e1      	b.n	8014efa <_dtoa_r+0xa42>
 8014f36:	9b05      	ldr	r3, [sp, #20]
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	db04      	blt.n	8014f46 <_dtoa_r+0xa8e>
 8014f3c:	9907      	ldr	r1, [sp, #28]
 8014f3e:	430b      	orrs	r3, r1
 8014f40:	9906      	ldr	r1, [sp, #24]
 8014f42:	430b      	orrs	r3, r1
 8014f44:	d120      	bne.n	8014f88 <_dtoa_r+0xad0>
 8014f46:	2a00      	cmp	r2, #0
 8014f48:	dded      	ble.n	8014f26 <_dtoa_r+0xa6e>
 8014f4a:	4651      	mov	r1, sl
 8014f4c:	2201      	movs	r2, #1
 8014f4e:	4620      	mov	r0, r4
 8014f50:	f000 fb4a 	bl	80155e8 <__lshift>
 8014f54:	4631      	mov	r1, r6
 8014f56:	4682      	mov	sl, r0
 8014f58:	f000 fbb2 	bl	80156c0 <__mcmp>
 8014f5c:	2800      	cmp	r0, #0
 8014f5e:	dc03      	bgt.n	8014f68 <_dtoa_r+0xab0>
 8014f60:	d1e1      	bne.n	8014f26 <_dtoa_r+0xa6e>
 8014f62:	f019 0f01 	tst.w	r9, #1
 8014f66:	d0de      	beq.n	8014f26 <_dtoa_r+0xa6e>
 8014f68:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014f6c:	d1d8      	bne.n	8014f20 <_dtoa_r+0xa68>
 8014f6e:	9a01      	ldr	r2, [sp, #4]
 8014f70:	2339      	movs	r3, #57	; 0x39
 8014f72:	7013      	strb	r3, [r2, #0]
 8014f74:	462b      	mov	r3, r5
 8014f76:	461d      	mov	r5, r3
 8014f78:	3b01      	subs	r3, #1
 8014f7a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014f7e:	2a39      	cmp	r2, #57	; 0x39
 8014f80:	d06c      	beq.n	801505c <_dtoa_r+0xba4>
 8014f82:	3201      	adds	r2, #1
 8014f84:	701a      	strb	r2, [r3, #0]
 8014f86:	e747      	b.n	8014e18 <_dtoa_r+0x960>
 8014f88:	2a00      	cmp	r2, #0
 8014f8a:	dd07      	ble.n	8014f9c <_dtoa_r+0xae4>
 8014f8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014f90:	d0ed      	beq.n	8014f6e <_dtoa_r+0xab6>
 8014f92:	9a01      	ldr	r2, [sp, #4]
 8014f94:	f109 0301 	add.w	r3, r9, #1
 8014f98:	7013      	strb	r3, [r2, #0]
 8014f9a:	e73d      	b.n	8014e18 <_dtoa_r+0x960>
 8014f9c:	9b04      	ldr	r3, [sp, #16]
 8014f9e:	9a08      	ldr	r2, [sp, #32]
 8014fa0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8014fa4:	4293      	cmp	r3, r2
 8014fa6:	d043      	beq.n	8015030 <_dtoa_r+0xb78>
 8014fa8:	4651      	mov	r1, sl
 8014faa:	2300      	movs	r3, #0
 8014fac:	220a      	movs	r2, #10
 8014fae:	4620      	mov	r0, r4
 8014fb0:	f000 f922 	bl	80151f8 <__multadd>
 8014fb4:	45b8      	cmp	r8, r7
 8014fb6:	4682      	mov	sl, r0
 8014fb8:	f04f 0300 	mov.w	r3, #0
 8014fbc:	f04f 020a 	mov.w	r2, #10
 8014fc0:	4641      	mov	r1, r8
 8014fc2:	4620      	mov	r0, r4
 8014fc4:	d107      	bne.n	8014fd6 <_dtoa_r+0xb1e>
 8014fc6:	f000 f917 	bl	80151f8 <__multadd>
 8014fca:	4680      	mov	r8, r0
 8014fcc:	4607      	mov	r7, r0
 8014fce:	9b04      	ldr	r3, [sp, #16]
 8014fd0:	3301      	adds	r3, #1
 8014fd2:	9304      	str	r3, [sp, #16]
 8014fd4:	e775      	b.n	8014ec2 <_dtoa_r+0xa0a>
 8014fd6:	f000 f90f 	bl	80151f8 <__multadd>
 8014fda:	4639      	mov	r1, r7
 8014fdc:	4680      	mov	r8, r0
 8014fde:	2300      	movs	r3, #0
 8014fe0:	220a      	movs	r2, #10
 8014fe2:	4620      	mov	r0, r4
 8014fe4:	f000 f908 	bl	80151f8 <__multadd>
 8014fe8:	4607      	mov	r7, r0
 8014fea:	e7f0      	b.n	8014fce <_dtoa_r+0xb16>
 8014fec:	9b04      	ldr	r3, [sp, #16]
 8014fee:	9301      	str	r3, [sp, #4]
 8014ff0:	9d00      	ldr	r5, [sp, #0]
 8014ff2:	4631      	mov	r1, r6
 8014ff4:	4650      	mov	r0, sl
 8014ff6:	f7ff f9d7 	bl	80143a8 <quorem>
 8014ffa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014ffe:	9b00      	ldr	r3, [sp, #0]
 8015000:	f805 9b01 	strb.w	r9, [r5], #1
 8015004:	1aea      	subs	r2, r5, r3
 8015006:	9b01      	ldr	r3, [sp, #4]
 8015008:	4293      	cmp	r3, r2
 801500a:	dd07      	ble.n	801501c <_dtoa_r+0xb64>
 801500c:	4651      	mov	r1, sl
 801500e:	2300      	movs	r3, #0
 8015010:	220a      	movs	r2, #10
 8015012:	4620      	mov	r0, r4
 8015014:	f000 f8f0 	bl	80151f8 <__multadd>
 8015018:	4682      	mov	sl, r0
 801501a:	e7ea      	b.n	8014ff2 <_dtoa_r+0xb3a>
 801501c:	9b01      	ldr	r3, [sp, #4]
 801501e:	2b00      	cmp	r3, #0
 8015020:	bfc8      	it	gt
 8015022:	461d      	movgt	r5, r3
 8015024:	9b00      	ldr	r3, [sp, #0]
 8015026:	bfd8      	it	le
 8015028:	2501      	movle	r5, #1
 801502a:	441d      	add	r5, r3
 801502c:	f04f 0800 	mov.w	r8, #0
 8015030:	4651      	mov	r1, sl
 8015032:	2201      	movs	r2, #1
 8015034:	4620      	mov	r0, r4
 8015036:	f000 fad7 	bl	80155e8 <__lshift>
 801503a:	4631      	mov	r1, r6
 801503c:	4682      	mov	sl, r0
 801503e:	f000 fb3f 	bl	80156c0 <__mcmp>
 8015042:	2800      	cmp	r0, #0
 8015044:	dc96      	bgt.n	8014f74 <_dtoa_r+0xabc>
 8015046:	d102      	bne.n	801504e <_dtoa_r+0xb96>
 8015048:	f019 0f01 	tst.w	r9, #1
 801504c:	d192      	bne.n	8014f74 <_dtoa_r+0xabc>
 801504e:	462b      	mov	r3, r5
 8015050:	461d      	mov	r5, r3
 8015052:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015056:	2a30      	cmp	r2, #48	; 0x30
 8015058:	d0fa      	beq.n	8015050 <_dtoa_r+0xb98>
 801505a:	e6dd      	b.n	8014e18 <_dtoa_r+0x960>
 801505c:	9a00      	ldr	r2, [sp, #0]
 801505e:	429a      	cmp	r2, r3
 8015060:	d189      	bne.n	8014f76 <_dtoa_r+0xabe>
 8015062:	f10b 0b01 	add.w	fp, fp, #1
 8015066:	2331      	movs	r3, #49	; 0x31
 8015068:	e796      	b.n	8014f98 <_dtoa_r+0xae0>
 801506a:	4b0a      	ldr	r3, [pc, #40]	; (8015094 <_dtoa_r+0xbdc>)
 801506c:	f7ff ba99 	b.w	80145a2 <_dtoa_r+0xea>
 8015070:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015072:	2b00      	cmp	r3, #0
 8015074:	f47f aa6d 	bne.w	8014552 <_dtoa_r+0x9a>
 8015078:	4b07      	ldr	r3, [pc, #28]	; (8015098 <_dtoa_r+0xbe0>)
 801507a:	f7ff ba92 	b.w	80145a2 <_dtoa_r+0xea>
 801507e:	9b01      	ldr	r3, [sp, #4]
 8015080:	2b00      	cmp	r3, #0
 8015082:	dcb5      	bgt.n	8014ff0 <_dtoa_r+0xb38>
 8015084:	9b07      	ldr	r3, [sp, #28]
 8015086:	2b02      	cmp	r3, #2
 8015088:	f73f aeb1 	bgt.w	8014dee <_dtoa_r+0x936>
 801508c:	e7b0      	b.n	8014ff0 <_dtoa_r+0xb38>
 801508e:	bf00      	nop
 8015090:	08018ad1 	.word	0x08018ad1
 8015094:	08018a2c 	.word	0x08018a2c
 8015098:	08018a55 	.word	0x08018a55

0801509c <_free_r>:
 801509c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801509e:	2900      	cmp	r1, #0
 80150a0:	d044      	beq.n	801512c <_free_r+0x90>
 80150a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80150a6:	9001      	str	r0, [sp, #4]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	f1a1 0404 	sub.w	r4, r1, #4
 80150ae:	bfb8      	it	lt
 80150b0:	18e4      	addlt	r4, r4, r3
 80150b2:	f7fe f89b 	bl	80131ec <__malloc_lock>
 80150b6:	4a1e      	ldr	r2, [pc, #120]	; (8015130 <_free_r+0x94>)
 80150b8:	9801      	ldr	r0, [sp, #4]
 80150ba:	6813      	ldr	r3, [r2, #0]
 80150bc:	b933      	cbnz	r3, 80150cc <_free_r+0x30>
 80150be:	6063      	str	r3, [r4, #4]
 80150c0:	6014      	str	r4, [r2, #0]
 80150c2:	b003      	add	sp, #12
 80150c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80150c8:	f7fe b896 	b.w	80131f8 <__malloc_unlock>
 80150cc:	42a3      	cmp	r3, r4
 80150ce:	d908      	bls.n	80150e2 <_free_r+0x46>
 80150d0:	6825      	ldr	r5, [r4, #0]
 80150d2:	1961      	adds	r1, r4, r5
 80150d4:	428b      	cmp	r3, r1
 80150d6:	bf01      	itttt	eq
 80150d8:	6819      	ldreq	r1, [r3, #0]
 80150da:	685b      	ldreq	r3, [r3, #4]
 80150dc:	1949      	addeq	r1, r1, r5
 80150de:	6021      	streq	r1, [r4, #0]
 80150e0:	e7ed      	b.n	80150be <_free_r+0x22>
 80150e2:	461a      	mov	r2, r3
 80150e4:	685b      	ldr	r3, [r3, #4]
 80150e6:	b10b      	cbz	r3, 80150ec <_free_r+0x50>
 80150e8:	42a3      	cmp	r3, r4
 80150ea:	d9fa      	bls.n	80150e2 <_free_r+0x46>
 80150ec:	6811      	ldr	r1, [r2, #0]
 80150ee:	1855      	adds	r5, r2, r1
 80150f0:	42a5      	cmp	r5, r4
 80150f2:	d10b      	bne.n	801510c <_free_r+0x70>
 80150f4:	6824      	ldr	r4, [r4, #0]
 80150f6:	4421      	add	r1, r4
 80150f8:	1854      	adds	r4, r2, r1
 80150fa:	42a3      	cmp	r3, r4
 80150fc:	6011      	str	r1, [r2, #0]
 80150fe:	d1e0      	bne.n	80150c2 <_free_r+0x26>
 8015100:	681c      	ldr	r4, [r3, #0]
 8015102:	685b      	ldr	r3, [r3, #4]
 8015104:	6053      	str	r3, [r2, #4]
 8015106:	440c      	add	r4, r1
 8015108:	6014      	str	r4, [r2, #0]
 801510a:	e7da      	b.n	80150c2 <_free_r+0x26>
 801510c:	d902      	bls.n	8015114 <_free_r+0x78>
 801510e:	230c      	movs	r3, #12
 8015110:	6003      	str	r3, [r0, #0]
 8015112:	e7d6      	b.n	80150c2 <_free_r+0x26>
 8015114:	6825      	ldr	r5, [r4, #0]
 8015116:	1961      	adds	r1, r4, r5
 8015118:	428b      	cmp	r3, r1
 801511a:	bf04      	itt	eq
 801511c:	6819      	ldreq	r1, [r3, #0]
 801511e:	685b      	ldreq	r3, [r3, #4]
 8015120:	6063      	str	r3, [r4, #4]
 8015122:	bf04      	itt	eq
 8015124:	1949      	addeq	r1, r1, r5
 8015126:	6021      	streq	r1, [r4, #0]
 8015128:	6054      	str	r4, [r2, #4]
 801512a:	e7ca      	b.n	80150c2 <_free_r+0x26>
 801512c:	b003      	add	sp, #12
 801512e:	bd30      	pop	{r4, r5, pc}
 8015130:	2000099c 	.word	0x2000099c

08015134 <_Balloc>:
 8015134:	b570      	push	{r4, r5, r6, lr}
 8015136:	69c6      	ldr	r6, [r0, #28]
 8015138:	4604      	mov	r4, r0
 801513a:	460d      	mov	r5, r1
 801513c:	b976      	cbnz	r6, 801515c <_Balloc+0x28>
 801513e:	2010      	movs	r0, #16
 8015140:	f7fd ffa4 	bl	801308c <malloc>
 8015144:	4602      	mov	r2, r0
 8015146:	61e0      	str	r0, [r4, #28]
 8015148:	b920      	cbnz	r0, 8015154 <_Balloc+0x20>
 801514a:	4b18      	ldr	r3, [pc, #96]	; (80151ac <_Balloc+0x78>)
 801514c:	4818      	ldr	r0, [pc, #96]	; (80151b0 <_Balloc+0x7c>)
 801514e:	216b      	movs	r1, #107	; 0x6b
 8015150:	f7fd ff6c 	bl	801302c <__assert_func>
 8015154:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015158:	6006      	str	r6, [r0, #0]
 801515a:	60c6      	str	r6, [r0, #12]
 801515c:	69e6      	ldr	r6, [r4, #28]
 801515e:	68f3      	ldr	r3, [r6, #12]
 8015160:	b183      	cbz	r3, 8015184 <_Balloc+0x50>
 8015162:	69e3      	ldr	r3, [r4, #28]
 8015164:	68db      	ldr	r3, [r3, #12]
 8015166:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801516a:	b9b8      	cbnz	r0, 801519c <_Balloc+0x68>
 801516c:	2101      	movs	r1, #1
 801516e:	fa01 f605 	lsl.w	r6, r1, r5
 8015172:	1d72      	adds	r2, r6, #5
 8015174:	0092      	lsls	r2, r2, #2
 8015176:	4620      	mov	r0, r4
 8015178:	f001 ff1a 	bl	8016fb0 <_calloc_r>
 801517c:	b160      	cbz	r0, 8015198 <_Balloc+0x64>
 801517e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015182:	e00e      	b.n	80151a2 <_Balloc+0x6e>
 8015184:	2221      	movs	r2, #33	; 0x21
 8015186:	2104      	movs	r1, #4
 8015188:	4620      	mov	r0, r4
 801518a:	f001 ff11 	bl	8016fb0 <_calloc_r>
 801518e:	69e3      	ldr	r3, [r4, #28]
 8015190:	60f0      	str	r0, [r6, #12]
 8015192:	68db      	ldr	r3, [r3, #12]
 8015194:	2b00      	cmp	r3, #0
 8015196:	d1e4      	bne.n	8015162 <_Balloc+0x2e>
 8015198:	2000      	movs	r0, #0
 801519a:	bd70      	pop	{r4, r5, r6, pc}
 801519c:	6802      	ldr	r2, [r0, #0]
 801519e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80151a2:	2300      	movs	r3, #0
 80151a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80151a8:	e7f7      	b.n	801519a <_Balloc+0x66>
 80151aa:	bf00      	nop
 80151ac:	08018a62 	.word	0x08018a62
 80151b0:	08018ae2 	.word	0x08018ae2

080151b4 <_Bfree>:
 80151b4:	b570      	push	{r4, r5, r6, lr}
 80151b6:	69c6      	ldr	r6, [r0, #28]
 80151b8:	4605      	mov	r5, r0
 80151ba:	460c      	mov	r4, r1
 80151bc:	b976      	cbnz	r6, 80151dc <_Bfree+0x28>
 80151be:	2010      	movs	r0, #16
 80151c0:	f7fd ff64 	bl	801308c <malloc>
 80151c4:	4602      	mov	r2, r0
 80151c6:	61e8      	str	r0, [r5, #28]
 80151c8:	b920      	cbnz	r0, 80151d4 <_Bfree+0x20>
 80151ca:	4b09      	ldr	r3, [pc, #36]	; (80151f0 <_Bfree+0x3c>)
 80151cc:	4809      	ldr	r0, [pc, #36]	; (80151f4 <_Bfree+0x40>)
 80151ce:	218f      	movs	r1, #143	; 0x8f
 80151d0:	f7fd ff2c 	bl	801302c <__assert_func>
 80151d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80151d8:	6006      	str	r6, [r0, #0]
 80151da:	60c6      	str	r6, [r0, #12]
 80151dc:	b13c      	cbz	r4, 80151ee <_Bfree+0x3a>
 80151de:	69eb      	ldr	r3, [r5, #28]
 80151e0:	6862      	ldr	r2, [r4, #4]
 80151e2:	68db      	ldr	r3, [r3, #12]
 80151e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80151e8:	6021      	str	r1, [r4, #0]
 80151ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80151ee:	bd70      	pop	{r4, r5, r6, pc}
 80151f0:	08018a62 	.word	0x08018a62
 80151f4:	08018ae2 	.word	0x08018ae2

080151f8 <__multadd>:
 80151f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151fc:	690d      	ldr	r5, [r1, #16]
 80151fe:	4607      	mov	r7, r0
 8015200:	460c      	mov	r4, r1
 8015202:	461e      	mov	r6, r3
 8015204:	f101 0c14 	add.w	ip, r1, #20
 8015208:	2000      	movs	r0, #0
 801520a:	f8dc 3000 	ldr.w	r3, [ip]
 801520e:	b299      	uxth	r1, r3
 8015210:	fb02 6101 	mla	r1, r2, r1, r6
 8015214:	0c1e      	lsrs	r6, r3, #16
 8015216:	0c0b      	lsrs	r3, r1, #16
 8015218:	fb02 3306 	mla	r3, r2, r6, r3
 801521c:	b289      	uxth	r1, r1
 801521e:	3001      	adds	r0, #1
 8015220:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015224:	4285      	cmp	r5, r0
 8015226:	f84c 1b04 	str.w	r1, [ip], #4
 801522a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801522e:	dcec      	bgt.n	801520a <__multadd+0x12>
 8015230:	b30e      	cbz	r6, 8015276 <__multadd+0x7e>
 8015232:	68a3      	ldr	r3, [r4, #8]
 8015234:	42ab      	cmp	r3, r5
 8015236:	dc19      	bgt.n	801526c <__multadd+0x74>
 8015238:	6861      	ldr	r1, [r4, #4]
 801523a:	4638      	mov	r0, r7
 801523c:	3101      	adds	r1, #1
 801523e:	f7ff ff79 	bl	8015134 <_Balloc>
 8015242:	4680      	mov	r8, r0
 8015244:	b928      	cbnz	r0, 8015252 <__multadd+0x5a>
 8015246:	4602      	mov	r2, r0
 8015248:	4b0c      	ldr	r3, [pc, #48]	; (801527c <__multadd+0x84>)
 801524a:	480d      	ldr	r0, [pc, #52]	; (8015280 <__multadd+0x88>)
 801524c:	21ba      	movs	r1, #186	; 0xba
 801524e:	f7fd feed 	bl	801302c <__assert_func>
 8015252:	6922      	ldr	r2, [r4, #16]
 8015254:	3202      	adds	r2, #2
 8015256:	f104 010c 	add.w	r1, r4, #12
 801525a:	0092      	lsls	r2, r2, #2
 801525c:	300c      	adds	r0, #12
 801525e:	f7ff f88e 	bl	801437e <memcpy>
 8015262:	4621      	mov	r1, r4
 8015264:	4638      	mov	r0, r7
 8015266:	f7ff ffa5 	bl	80151b4 <_Bfree>
 801526a:	4644      	mov	r4, r8
 801526c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015270:	3501      	adds	r5, #1
 8015272:	615e      	str	r6, [r3, #20]
 8015274:	6125      	str	r5, [r4, #16]
 8015276:	4620      	mov	r0, r4
 8015278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801527c:	08018ad1 	.word	0x08018ad1
 8015280:	08018ae2 	.word	0x08018ae2

08015284 <__s2b>:
 8015284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015288:	460c      	mov	r4, r1
 801528a:	4615      	mov	r5, r2
 801528c:	461f      	mov	r7, r3
 801528e:	2209      	movs	r2, #9
 8015290:	3308      	adds	r3, #8
 8015292:	4606      	mov	r6, r0
 8015294:	fb93 f3f2 	sdiv	r3, r3, r2
 8015298:	2100      	movs	r1, #0
 801529a:	2201      	movs	r2, #1
 801529c:	429a      	cmp	r2, r3
 801529e:	db09      	blt.n	80152b4 <__s2b+0x30>
 80152a0:	4630      	mov	r0, r6
 80152a2:	f7ff ff47 	bl	8015134 <_Balloc>
 80152a6:	b940      	cbnz	r0, 80152ba <__s2b+0x36>
 80152a8:	4602      	mov	r2, r0
 80152aa:	4b19      	ldr	r3, [pc, #100]	; (8015310 <__s2b+0x8c>)
 80152ac:	4819      	ldr	r0, [pc, #100]	; (8015314 <__s2b+0x90>)
 80152ae:	21d3      	movs	r1, #211	; 0xd3
 80152b0:	f7fd febc 	bl	801302c <__assert_func>
 80152b4:	0052      	lsls	r2, r2, #1
 80152b6:	3101      	adds	r1, #1
 80152b8:	e7f0      	b.n	801529c <__s2b+0x18>
 80152ba:	9b08      	ldr	r3, [sp, #32]
 80152bc:	6143      	str	r3, [r0, #20]
 80152be:	2d09      	cmp	r5, #9
 80152c0:	f04f 0301 	mov.w	r3, #1
 80152c4:	6103      	str	r3, [r0, #16]
 80152c6:	dd16      	ble.n	80152f6 <__s2b+0x72>
 80152c8:	f104 0909 	add.w	r9, r4, #9
 80152cc:	46c8      	mov	r8, r9
 80152ce:	442c      	add	r4, r5
 80152d0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80152d4:	4601      	mov	r1, r0
 80152d6:	3b30      	subs	r3, #48	; 0x30
 80152d8:	220a      	movs	r2, #10
 80152da:	4630      	mov	r0, r6
 80152dc:	f7ff ff8c 	bl	80151f8 <__multadd>
 80152e0:	45a0      	cmp	r8, r4
 80152e2:	d1f5      	bne.n	80152d0 <__s2b+0x4c>
 80152e4:	f1a5 0408 	sub.w	r4, r5, #8
 80152e8:	444c      	add	r4, r9
 80152ea:	1b2d      	subs	r5, r5, r4
 80152ec:	1963      	adds	r3, r4, r5
 80152ee:	42bb      	cmp	r3, r7
 80152f0:	db04      	blt.n	80152fc <__s2b+0x78>
 80152f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80152f6:	340a      	adds	r4, #10
 80152f8:	2509      	movs	r5, #9
 80152fa:	e7f6      	b.n	80152ea <__s2b+0x66>
 80152fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015300:	4601      	mov	r1, r0
 8015302:	3b30      	subs	r3, #48	; 0x30
 8015304:	220a      	movs	r2, #10
 8015306:	4630      	mov	r0, r6
 8015308:	f7ff ff76 	bl	80151f8 <__multadd>
 801530c:	e7ee      	b.n	80152ec <__s2b+0x68>
 801530e:	bf00      	nop
 8015310:	08018ad1 	.word	0x08018ad1
 8015314:	08018ae2 	.word	0x08018ae2

08015318 <__hi0bits>:
 8015318:	0c03      	lsrs	r3, r0, #16
 801531a:	041b      	lsls	r3, r3, #16
 801531c:	b9d3      	cbnz	r3, 8015354 <__hi0bits+0x3c>
 801531e:	0400      	lsls	r0, r0, #16
 8015320:	2310      	movs	r3, #16
 8015322:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8015326:	bf04      	itt	eq
 8015328:	0200      	lsleq	r0, r0, #8
 801532a:	3308      	addeq	r3, #8
 801532c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8015330:	bf04      	itt	eq
 8015332:	0100      	lsleq	r0, r0, #4
 8015334:	3304      	addeq	r3, #4
 8015336:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801533a:	bf04      	itt	eq
 801533c:	0080      	lsleq	r0, r0, #2
 801533e:	3302      	addeq	r3, #2
 8015340:	2800      	cmp	r0, #0
 8015342:	db05      	blt.n	8015350 <__hi0bits+0x38>
 8015344:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8015348:	f103 0301 	add.w	r3, r3, #1
 801534c:	bf08      	it	eq
 801534e:	2320      	moveq	r3, #32
 8015350:	4618      	mov	r0, r3
 8015352:	4770      	bx	lr
 8015354:	2300      	movs	r3, #0
 8015356:	e7e4      	b.n	8015322 <__hi0bits+0xa>

08015358 <__lo0bits>:
 8015358:	6803      	ldr	r3, [r0, #0]
 801535a:	f013 0207 	ands.w	r2, r3, #7
 801535e:	d00c      	beq.n	801537a <__lo0bits+0x22>
 8015360:	07d9      	lsls	r1, r3, #31
 8015362:	d422      	bmi.n	80153aa <__lo0bits+0x52>
 8015364:	079a      	lsls	r2, r3, #30
 8015366:	bf49      	itett	mi
 8015368:	085b      	lsrmi	r3, r3, #1
 801536a:	089b      	lsrpl	r3, r3, #2
 801536c:	6003      	strmi	r3, [r0, #0]
 801536e:	2201      	movmi	r2, #1
 8015370:	bf5c      	itt	pl
 8015372:	6003      	strpl	r3, [r0, #0]
 8015374:	2202      	movpl	r2, #2
 8015376:	4610      	mov	r0, r2
 8015378:	4770      	bx	lr
 801537a:	b299      	uxth	r1, r3
 801537c:	b909      	cbnz	r1, 8015382 <__lo0bits+0x2a>
 801537e:	0c1b      	lsrs	r3, r3, #16
 8015380:	2210      	movs	r2, #16
 8015382:	b2d9      	uxtb	r1, r3
 8015384:	b909      	cbnz	r1, 801538a <__lo0bits+0x32>
 8015386:	3208      	adds	r2, #8
 8015388:	0a1b      	lsrs	r3, r3, #8
 801538a:	0719      	lsls	r1, r3, #28
 801538c:	bf04      	itt	eq
 801538e:	091b      	lsreq	r3, r3, #4
 8015390:	3204      	addeq	r2, #4
 8015392:	0799      	lsls	r1, r3, #30
 8015394:	bf04      	itt	eq
 8015396:	089b      	lsreq	r3, r3, #2
 8015398:	3202      	addeq	r2, #2
 801539a:	07d9      	lsls	r1, r3, #31
 801539c:	d403      	bmi.n	80153a6 <__lo0bits+0x4e>
 801539e:	085b      	lsrs	r3, r3, #1
 80153a0:	f102 0201 	add.w	r2, r2, #1
 80153a4:	d003      	beq.n	80153ae <__lo0bits+0x56>
 80153a6:	6003      	str	r3, [r0, #0]
 80153a8:	e7e5      	b.n	8015376 <__lo0bits+0x1e>
 80153aa:	2200      	movs	r2, #0
 80153ac:	e7e3      	b.n	8015376 <__lo0bits+0x1e>
 80153ae:	2220      	movs	r2, #32
 80153b0:	e7e1      	b.n	8015376 <__lo0bits+0x1e>
	...

080153b4 <__i2b>:
 80153b4:	b510      	push	{r4, lr}
 80153b6:	460c      	mov	r4, r1
 80153b8:	2101      	movs	r1, #1
 80153ba:	f7ff febb 	bl	8015134 <_Balloc>
 80153be:	4602      	mov	r2, r0
 80153c0:	b928      	cbnz	r0, 80153ce <__i2b+0x1a>
 80153c2:	4b05      	ldr	r3, [pc, #20]	; (80153d8 <__i2b+0x24>)
 80153c4:	4805      	ldr	r0, [pc, #20]	; (80153dc <__i2b+0x28>)
 80153c6:	f240 1145 	movw	r1, #325	; 0x145
 80153ca:	f7fd fe2f 	bl	801302c <__assert_func>
 80153ce:	2301      	movs	r3, #1
 80153d0:	6144      	str	r4, [r0, #20]
 80153d2:	6103      	str	r3, [r0, #16]
 80153d4:	bd10      	pop	{r4, pc}
 80153d6:	bf00      	nop
 80153d8:	08018ad1 	.word	0x08018ad1
 80153dc:	08018ae2 	.word	0x08018ae2

080153e0 <__multiply>:
 80153e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153e4:	4691      	mov	r9, r2
 80153e6:	690a      	ldr	r2, [r1, #16]
 80153e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80153ec:	429a      	cmp	r2, r3
 80153ee:	bfb8      	it	lt
 80153f0:	460b      	movlt	r3, r1
 80153f2:	460c      	mov	r4, r1
 80153f4:	bfbc      	itt	lt
 80153f6:	464c      	movlt	r4, r9
 80153f8:	4699      	movlt	r9, r3
 80153fa:	6927      	ldr	r7, [r4, #16]
 80153fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015400:	68a3      	ldr	r3, [r4, #8]
 8015402:	6861      	ldr	r1, [r4, #4]
 8015404:	eb07 060a 	add.w	r6, r7, sl
 8015408:	42b3      	cmp	r3, r6
 801540a:	b085      	sub	sp, #20
 801540c:	bfb8      	it	lt
 801540e:	3101      	addlt	r1, #1
 8015410:	f7ff fe90 	bl	8015134 <_Balloc>
 8015414:	b930      	cbnz	r0, 8015424 <__multiply+0x44>
 8015416:	4602      	mov	r2, r0
 8015418:	4b44      	ldr	r3, [pc, #272]	; (801552c <__multiply+0x14c>)
 801541a:	4845      	ldr	r0, [pc, #276]	; (8015530 <__multiply+0x150>)
 801541c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8015420:	f7fd fe04 	bl	801302c <__assert_func>
 8015424:	f100 0514 	add.w	r5, r0, #20
 8015428:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801542c:	462b      	mov	r3, r5
 801542e:	2200      	movs	r2, #0
 8015430:	4543      	cmp	r3, r8
 8015432:	d321      	bcc.n	8015478 <__multiply+0x98>
 8015434:	f104 0314 	add.w	r3, r4, #20
 8015438:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801543c:	f109 0314 	add.w	r3, r9, #20
 8015440:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8015444:	9202      	str	r2, [sp, #8]
 8015446:	1b3a      	subs	r2, r7, r4
 8015448:	3a15      	subs	r2, #21
 801544a:	f022 0203 	bic.w	r2, r2, #3
 801544e:	3204      	adds	r2, #4
 8015450:	f104 0115 	add.w	r1, r4, #21
 8015454:	428f      	cmp	r7, r1
 8015456:	bf38      	it	cc
 8015458:	2204      	movcc	r2, #4
 801545a:	9201      	str	r2, [sp, #4]
 801545c:	9a02      	ldr	r2, [sp, #8]
 801545e:	9303      	str	r3, [sp, #12]
 8015460:	429a      	cmp	r2, r3
 8015462:	d80c      	bhi.n	801547e <__multiply+0x9e>
 8015464:	2e00      	cmp	r6, #0
 8015466:	dd03      	ble.n	8015470 <__multiply+0x90>
 8015468:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801546c:	2b00      	cmp	r3, #0
 801546e:	d05b      	beq.n	8015528 <__multiply+0x148>
 8015470:	6106      	str	r6, [r0, #16]
 8015472:	b005      	add	sp, #20
 8015474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015478:	f843 2b04 	str.w	r2, [r3], #4
 801547c:	e7d8      	b.n	8015430 <__multiply+0x50>
 801547e:	f8b3 a000 	ldrh.w	sl, [r3]
 8015482:	f1ba 0f00 	cmp.w	sl, #0
 8015486:	d024      	beq.n	80154d2 <__multiply+0xf2>
 8015488:	f104 0e14 	add.w	lr, r4, #20
 801548c:	46a9      	mov	r9, r5
 801548e:	f04f 0c00 	mov.w	ip, #0
 8015492:	f85e 2b04 	ldr.w	r2, [lr], #4
 8015496:	f8d9 1000 	ldr.w	r1, [r9]
 801549a:	fa1f fb82 	uxth.w	fp, r2
 801549e:	b289      	uxth	r1, r1
 80154a0:	fb0a 110b 	mla	r1, sl, fp, r1
 80154a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80154a8:	f8d9 2000 	ldr.w	r2, [r9]
 80154ac:	4461      	add	r1, ip
 80154ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80154b2:	fb0a c20b 	mla	r2, sl, fp, ip
 80154b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80154ba:	b289      	uxth	r1, r1
 80154bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80154c0:	4577      	cmp	r7, lr
 80154c2:	f849 1b04 	str.w	r1, [r9], #4
 80154c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80154ca:	d8e2      	bhi.n	8015492 <__multiply+0xb2>
 80154cc:	9a01      	ldr	r2, [sp, #4]
 80154ce:	f845 c002 	str.w	ip, [r5, r2]
 80154d2:	9a03      	ldr	r2, [sp, #12]
 80154d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80154d8:	3304      	adds	r3, #4
 80154da:	f1b9 0f00 	cmp.w	r9, #0
 80154de:	d021      	beq.n	8015524 <__multiply+0x144>
 80154e0:	6829      	ldr	r1, [r5, #0]
 80154e2:	f104 0c14 	add.w	ip, r4, #20
 80154e6:	46ae      	mov	lr, r5
 80154e8:	f04f 0a00 	mov.w	sl, #0
 80154ec:	f8bc b000 	ldrh.w	fp, [ip]
 80154f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80154f4:	fb09 220b 	mla	r2, r9, fp, r2
 80154f8:	4452      	add	r2, sl
 80154fa:	b289      	uxth	r1, r1
 80154fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015500:	f84e 1b04 	str.w	r1, [lr], #4
 8015504:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015508:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801550c:	f8be 1000 	ldrh.w	r1, [lr]
 8015510:	fb09 110a 	mla	r1, r9, sl, r1
 8015514:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8015518:	4567      	cmp	r7, ip
 801551a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801551e:	d8e5      	bhi.n	80154ec <__multiply+0x10c>
 8015520:	9a01      	ldr	r2, [sp, #4]
 8015522:	50a9      	str	r1, [r5, r2]
 8015524:	3504      	adds	r5, #4
 8015526:	e799      	b.n	801545c <__multiply+0x7c>
 8015528:	3e01      	subs	r6, #1
 801552a:	e79b      	b.n	8015464 <__multiply+0x84>
 801552c:	08018ad1 	.word	0x08018ad1
 8015530:	08018ae2 	.word	0x08018ae2

08015534 <__pow5mult>:
 8015534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015538:	4615      	mov	r5, r2
 801553a:	f012 0203 	ands.w	r2, r2, #3
 801553e:	4606      	mov	r6, r0
 8015540:	460f      	mov	r7, r1
 8015542:	d007      	beq.n	8015554 <__pow5mult+0x20>
 8015544:	4c25      	ldr	r4, [pc, #148]	; (80155dc <__pow5mult+0xa8>)
 8015546:	3a01      	subs	r2, #1
 8015548:	2300      	movs	r3, #0
 801554a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801554e:	f7ff fe53 	bl	80151f8 <__multadd>
 8015552:	4607      	mov	r7, r0
 8015554:	10ad      	asrs	r5, r5, #2
 8015556:	d03d      	beq.n	80155d4 <__pow5mult+0xa0>
 8015558:	69f4      	ldr	r4, [r6, #28]
 801555a:	b97c      	cbnz	r4, 801557c <__pow5mult+0x48>
 801555c:	2010      	movs	r0, #16
 801555e:	f7fd fd95 	bl	801308c <malloc>
 8015562:	4602      	mov	r2, r0
 8015564:	61f0      	str	r0, [r6, #28]
 8015566:	b928      	cbnz	r0, 8015574 <__pow5mult+0x40>
 8015568:	4b1d      	ldr	r3, [pc, #116]	; (80155e0 <__pow5mult+0xac>)
 801556a:	481e      	ldr	r0, [pc, #120]	; (80155e4 <__pow5mult+0xb0>)
 801556c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8015570:	f7fd fd5c 	bl	801302c <__assert_func>
 8015574:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015578:	6004      	str	r4, [r0, #0]
 801557a:	60c4      	str	r4, [r0, #12]
 801557c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8015580:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015584:	b94c      	cbnz	r4, 801559a <__pow5mult+0x66>
 8015586:	f240 2171 	movw	r1, #625	; 0x271
 801558a:	4630      	mov	r0, r6
 801558c:	f7ff ff12 	bl	80153b4 <__i2b>
 8015590:	2300      	movs	r3, #0
 8015592:	f8c8 0008 	str.w	r0, [r8, #8]
 8015596:	4604      	mov	r4, r0
 8015598:	6003      	str	r3, [r0, #0]
 801559a:	f04f 0900 	mov.w	r9, #0
 801559e:	07eb      	lsls	r3, r5, #31
 80155a0:	d50a      	bpl.n	80155b8 <__pow5mult+0x84>
 80155a2:	4639      	mov	r1, r7
 80155a4:	4622      	mov	r2, r4
 80155a6:	4630      	mov	r0, r6
 80155a8:	f7ff ff1a 	bl	80153e0 <__multiply>
 80155ac:	4639      	mov	r1, r7
 80155ae:	4680      	mov	r8, r0
 80155b0:	4630      	mov	r0, r6
 80155b2:	f7ff fdff 	bl	80151b4 <_Bfree>
 80155b6:	4647      	mov	r7, r8
 80155b8:	106d      	asrs	r5, r5, #1
 80155ba:	d00b      	beq.n	80155d4 <__pow5mult+0xa0>
 80155bc:	6820      	ldr	r0, [r4, #0]
 80155be:	b938      	cbnz	r0, 80155d0 <__pow5mult+0x9c>
 80155c0:	4622      	mov	r2, r4
 80155c2:	4621      	mov	r1, r4
 80155c4:	4630      	mov	r0, r6
 80155c6:	f7ff ff0b 	bl	80153e0 <__multiply>
 80155ca:	6020      	str	r0, [r4, #0]
 80155cc:	f8c0 9000 	str.w	r9, [r0]
 80155d0:	4604      	mov	r4, r0
 80155d2:	e7e4      	b.n	801559e <__pow5mult+0x6a>
 80155d4:	4638      	mov	r0, r7
 80155d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80155da:	bf00      	nop
 80155dc:	08018c30 	.word	0x08018c30
 80155e0:	08018a62 	.word	0x08018a62
 80155e4:	08018ae2 	.word	0x08018ae2

080155e8 <__lshift>:
 80155e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80155ec:	460c      	mov	r4, r1
 80155ee:	6849      	ldr	r1, [r1, #4]
 80155f0:	6923      	ldr	r3, [r4, #16]
 80155f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80155f6:	68a3      	ldr	r3, [r4, #8]
 80155f8:	4607      	mov	r7, r0
 80155fa:	4691      	mov	r9, r2
 80155fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015600:	f108 0601 	add.w	r6, r8, #1
 8015604:	42b3      	cmp	r3, r6
 8015606:	db0b      	blt.n	8015620 <__lshift+0x38>
 8015608:	4638      	mov	r0, r7
 801560a:	f7ff fd93 	bl	8015134 <_Balloc>
 801560e:	4605      	mov	r5, r0
 8015610:	b948      	cbnz	r0, 8015626 <__lshift+0x3e>
 8015612:	4602      	mov	r2, r0
 8015614:	4b28      	ldr	r3, [pc, #160]	; (80156b8 <__lshift+0xd0>)
 8015616:	4829      	ldr	r0, [pc, #164]	; (80156bc <__lshift+0xd4>)
 8015618:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801561c:	f7fd fd06 	bl	801302c <__assert_func>
 8015620:	3101      	adds	r1, #1
 8015622:	005b      	lsls	r3, r3, #1
 8015624:	e7ee      	b.n	8015604 <__lshift+0x1c>
 8015626:	2300      	movs	r3, #0
 8015628:	f100 0114 	add.w	r1, r0, #20
 801562c:	f100 0210 	add.w	r2, r0, #16
 8015630:	4618      	mov	r0, r3
 8015632:	4553      	cmp	r3, sl
 8015634:	db33      	blt.n	801569e <__lshift+0xb6>
 8015636:	6920      	ldr	r0, [r4, #16]
 8015638:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801563c:	f104 0314 	add.w	r3, r4, #20
 8015640:	f019 091f 	ands.w	r9, r9, #31
 8015644:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015648:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801564c:	d02b      	beq.n	80156a6 <__lshift+0xbe>
 801564e:	f1c9 0e20 	rsb	lr, r9, #32
 8015652:	468a      	mov	sl, r1
 8015654:	2200      	movs	r2, #0
 8015656:	6818      	ldr	r0, [r3, #0]
 8015658:	fa00 f009 	lsl.w	r0, r0, r9
 801565c:	4310      	orrs	r0, r2
 801565e:	f84a 0b04 	str.w	r0, [sl], #4
 8015662:	f853 2b04 	ldr.w	r2, [r3], #4
 8015666:	459c      	cmp	ip, r3
 8015668:	fa22 f20e 	lsr.w	r2, r2, lr
 801566c:	d8f3      	bhi.n	8015656 <__lshift+0x6e>
 801566e:	ebac 0304 	sub.w	r3, ip, r4
 8015672:	3b15      	subs	r3, #21
 8015674:	f023 0303 	bic.w	r3, r3, #3
 8015678:	3304      	adds	r3, #4
 801567a:	f104 0015 	add.w	r0, r4, #21
 801567e:	4584      	cmp	ip, r0
 8015680:	bf38      	it	cc
 8015682:	2304      	movcc	r3, #4
 8015684:	50ca      	str	r2, [r1, r3]
 8015686:	b10a      	cbz	r2, 801568c <__lshift+0xa4>
 8015688:	f108 0602 	add.w	r6, r8, #2
 801568c:	3e01      	subs	r6, #1
 801568e:	4638      	mov	r0, r7
 8015690:	612e      	str	r6, [r5, #16]
 8015692:	4621      	mov	r1, r4
 8015694:	f7ff fd8e 	bl	80151b4 <_Bfree>
 8015698:	4628      	mov	r0, r5
 801569a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801569e:	f842 0f04 	str.w	r0, [r2, #4]!
 80156a2:	3301      	adds	r3, #1
 80156a4:	e7c5      	b.n	8015632 <__lshift+0x4a>
 80156a6:	3904      	subs	r1, #4
 80156a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80156ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80156b0:	459c      	cmp	ip, r3
 80156b2:	d8f9      	bhi.n	80156a8 <__lshift+0xc0>
 80156b4:	e7ea      	b.n	801568c <__lshift+0xa4>
 80156b6:	bf00      	nop
 80156b8:	08018ad1 	.word	0x08018ad1
 80156bc:	08018ae2 	.word	0x08018ae2

080156c0 <__mcmp>:
 80156c0:	b530      	push	{r4, r5, lr}
 80156c2:	6902      	ldr	r2, [r0, #16]
 80156c4:	690c      	ldr	r4, [r1, #16]
 80156c6:	1b12      	subs	r2, r2, r4
 80156c8:	d10e      	bne.n	80156e8 <__mcmp+0x28>
 80156ca:	f100 0314 	add.w	r3, r0, #20
 80156ce:	3114      	adds	r1, #20
 80156d0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80156d4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80156d8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80156dc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80156e0:	42a5      	cmp	r5, r4
 80156e2:	d003      	beq.n	80156ec <__mcmp+0x2c>
 80156e4:	d305      	bcc.n	80156f2 <__mcmp+0x32>
 80156e6:	2201      	movs	r2, #1
 80156e8:	4610      	mov	r0, r2
 80156ea:	bd30      	pop	{r4, r5, pc}
 80156ec:	4283      	cmp	r3, r0
 80156ee:	d3f3      	bcc.n	80156d8 <__mcmp+0x18>
 80156f0:	e7fa      	b.n	80156e8 <__mcmp+0x28>
 80156f2:	f04f 32ff 	mov.w	r2, #4294967295
 80156f6:	e7f7      	b.n	80156e8 <__mcmp+0x28>

080156f8 <__mdiff>:
 80156f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156fc:	460c      	mov	r4, r1
 80156fe:	4606      	mov	r6, r0
 8015700:	4611      	mov	r1, r2
 8015702:	4620      	mov	r0, r4
 8015704:	4690      	mov	r8, r2
 8015706:	f7ff ffdb 	bl	80156c0 <__mcmp>
 801570a:	1e05      	subs	r5, r0, #0
 801570c:	d110      	bne.n	8015730 <__mdiff+0x38>
 801570e:	4629      	mov	r1, r5
 8015710:	4630      	mov	r0, r6
 8015712:	f7ff fd0f 	bl	8015134 <_Balloc>
 8015716:	b930      	cbnz	r0, 8015726 <__mdiff+0x2e>
 8015718:	4b3a      	ldr	r3, [pc, #232]	; (8015804 <__mdiff+0x10c>)
 801571a:	4602      	mov	r2, r0
 801571c:	f240 2137 	movw	r1, #567	; 0x237
 8015720:	4839      	ldr	r0, [pc, #228]	; (8015808 <__mdiff+0x110>)
 8015722:	f7fd fc83 	bl	801302c <__assert_func>
 8015726:	2301      	movs	r3, #1
 8015728:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801572c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015730:	bfa4      	itt	ge
 8015732:	4643      	movge	r3, r8
 8015734:	46a0      	movge	r8, r4
 8015736:	4630      	mov	r0, r6
 8015738:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801573c:	bfa6      	itte	ge
 801573e:	461c      	movge	r4, r3
 8015740:	2500      	movge	r5, #0
 8015742:	2501      	movlt	r5, #1
 8015744:	f7ff fcf6 	bl	8015134 <_Balloc>
 8015748:	b920      	cbnz	r0, 8015754 <__mdiff+0x5c>
 801574a:	4b2e      	ldr	r3, [pc, #184]	; (8015804 <__mdiff+0x10c>)
 801574c:	4602      	mov	r2, r0
 801574e:	f240 2145 	movw	r1, #581	; 0x245
 8015752:	e7e5      	b.n	8015720 <__mdiff+0x28>
 8015754:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015758:	6926      	ldr	r6, [r4, #16]
 801575a:	60c5      	str	r5, [r0, #12]
 801575c:	f104 0914 	add.w	r9, r4, #20
 8015760:	f108 0514 	add.w	r5, r8, #20
 8015764:	f100 0e14 	add.w	lr, r0, #20
 8015768:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801576c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015770:	f108 0210 	add.w	r2, r8, #16
 8015774:	46f2      	mov	sl, lr
 8015776:	2100      	movs	r1, #0
 8015778:	f859 3b04 	ldr.w	r3, [r9], #4
 801577c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015780:	fa11 f88b 	uxtah	r8, r1, fp
 8015784:	b299      	uxth	r1, r3
 8015786:	0c1b      	lsrs	r3, r3, #16
 8015788:	eba8 0801 	sub.w	r8, r8, r1
 801578c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015790:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015794:	fa1f f888 	uxth.w	r8, r8
 8015798:	1419      	asrs	r1, r3, #16
 801579a:	454e      	cmp	r6, r9
 801579c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80157a0:	f84a 3b04 	str.w	r3, [sl], #4
 80157a4:	d8e8      	bhi.n	8015778 <__mdiff+0x80>
 80157a6:	1b33      	subs	r3, r6, r4
 80157a8:	3b15      	subs	r3, #21
 80157aa:	f023 0303 	bic.w	r3, r3, #3
 80157ae:	3304      	adds	r3, #4
 80157b0:	3415      	adds	r4, #21
 80157b2:	42a6      	cmp	r6, r4
 80157b4:	bf38      	it	cc
 80157b6:	2304      	movcc	r3, #4
 80157b8:	441d      	add	r5, r3
 80157ba:	4473      	add	r3, lr
 80157bc:	469e      	mov	lr, r3
 80157be:	462e      	mov	r6, r5
 80157c0:	4566      	cmp	r6, ip
 80157c2:	d30e      	bcc.n	80157e2 <__mdiff+0xea>
 80157c4:	f10c 0203 	add.w	r2, ip, #3
 80157c8:	1b52      	subs	r2, r2, r5
 80157ca:	f022 0203 	bic.w	r2, r2, #3
 80157ce:	3d03      	subs	r5, #3
 80157d0:	45ac      	cmp	ip, r5
 80157d2:	bf38      	it	cc
 80157d4:	2200      	movcc	r2, #0
 80157d6:	4413      	add	r3, r2
 80157d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80157dc:	b17a      	cbz	r2, 80157fe <__mdiff+0x106>
 80157de:	6107      	str	r7, [r0, #16]
 80157e0:	e7a4      	b.n	801572c <__mdiff+0x34>
 80157e2:	f856 8b04 	ldr.w	r8, [r6], #4
 80157e6:	fa11 f288 	uxtah	r2, r1, r8
 80157ea:	1414      	asrs	r4, r2, #16
 80157ec:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80157f0:	b292      	uxth	r2, r2
 80157f2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80157f6:	f84e 2b04 	str.w	r2, [lr], #4
 80157fa:	1421      	asrs	r1, r4, #16
 80157fc:	e7e0      	b.n	80157c0 <__mdiff+0xc8>
 80157fe:	3f01      	subs	r7, #1
 8015800:	e7ea      	b.n	80157d8 <__mdiff+0xe0>
 8015802:	bf00      	nop
 8015804:	08018ad1 	.word	0x08018ad1
 8015808:	08018ae2 	.word	0x08018ae2

0801580c <__ulp>:
 801580c:	b082      	sub	sp, #8
 801580e:	ed8d 0b00 	vstr	d0, [sp]
 8015812:	9a01      	ldr	r2, [sp, #4]
 8015814:	4b0f      	ldr	r3, [pc, #60]	; (8015854 <__ulp+0x48>)
 8015816:	4013      	ands	r3, r2
 8015818:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801581c:	2b00      	cmp	r3, #0
 801581e:	dc08      	bgt.n	8015832 <__ulp+0x26>
 8015820:	425b      	negs	r3, r3
 8015822:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8015826:	ea4f 5223 	mov.w	r2, r3, asr #20
 801582a:	da04      	bge.n	8015836 <__ulp+0x2a>
 801582c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8015830:	4113      	asrs	r3, r2
 8015832:	2200      	movs	r2, #0
 8015834:	e008      	b.n	8015848 <__ulp+0x3c>
 8015836:	f1a2 0314 	sub.w	r3, r2, #20
 801583a:	2b1e      	cmp	r3, #30
 801583c:	bfda      	itte	le
 801583e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8015842:	40da      	lsrle	r2, r3
 8015844:	2201      	movgt	r2, #1
 8015846:	2300      	movs	r3, #0
 8015848:	4619      	mov	r1, r3
 801584a:	4610      	mov	r0, r2
 801584c:	ec41 0b10 	vmov	d0, r0, r1
 8015850:	b002      	add	sp, #8
 8015852:	4770      	bx	lr
 8015854:	7ff00000 	.word	0x7ff00000

08015858 <__b2d>:
 8015858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801585c:	6906      	ldr	r6, [r0, #16]
 801585e:	f100 0814 	add.w	r8, r0, #20
 8015862:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015866:	1f37      	subs	r7, r6, #4
 8015868:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801586c:	4610      	mov	r0, r2
 801586e:	f7ff fd53 	bl	8015318 <__hi0bits>
 8015872:	f1c0 0320 	rsb	r3, r0, #32
 8015876:	280a      	cmp	r0, #10
 8015878:	600b      	str	r3, [r1, #0]
 801587a:	491b      	ldr	r1, [pc, #108]	; (80158e8 <__b2d+0x90>)
 801587c:	dc15      	bgt.n	80158aa <__b2d+0x52>
 801587e:	f1c0 0c0b 	rsb	ip, r0, #11
 8015882:	fa22 f30c 	lsr.w	r3, r2, ip
 8015886:	45b8      	cmp	r8, r7
 8015888:	ea43 0501 	orr.w	r5, r3, r1
 801588c:	bf34      	ite	cc
 801588e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015892:	2300      	movcs	r3, #0
 8015894:	3015      	adds	r0, #21
 8015896:	fa02 f000 	lsl.w	r0, r2, r0
 801589a:	fa23 f30c 	lsr.w	r3, r3, ip
 801589e:	4303      	orrs	r3, r0
 80158a0:	461c      	mov	r4, r3
 80158a2:	ec45 4b10 	vmov	d0, r4, r5
 80158a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158aa:	45b8      	cmp	r8, r7
 80158ac:	bf3a      	itte	cc
 80158ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80158b2:	f1a6 0708 	subcc.w	r7, r6, #8
 80158b6:	2300      	movcs	r3, #0
 80158b8:	380b      	subs	r0, #11
 80158ba:	d012      	beq.n	80158e2 <__b2d+0x8a>
 80158bc:	f1c0 0120 	rsb	r1, r0, #32
 80158c0:	fa23 f401 	lsr.w	r4, r3, r1
 80158c4:	4082      	lsls	r2, r0
 80158c6:	4322      	orrs	r2, r4
 80158c8:	4547      	cmp	r7, r8
 80158ca:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80158ce:	bf8c      	ite	hi
 80158d0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80158d4:	2200      	movls	r2, #0
 80158d6:	4083      	lsls	r3, r0
 80158d8:	40ca      	lsrs	r2, r1
 80158da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80158de:	4313      	orrs	r3, r2
 80158e0:	e7de      	b.n	80158a0 <__b2d+0x48>
 80158e2:	ea42 0501 	orr.w	r5, r2, r1
 80158e6:	e7db      	b.n	80158a0 <__b2d+0x48>
 80158e8:	3ff00000 	.word	0x3ff00000

080158ec <__d2b>:
 80158ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80158f0:	460f      	mov	r7, r1
 80158f2:	2101      	movs	r1, #1
 80158f4:	ec59 8b10 	vmov	r8, r9, d0
 80158f8:	4616      	mov	r6, r2
 80158fa:	f7ff fc1b 	bl	8015134 <_Balloc>
 80158fe:	4604      	mov	r4, r0
 8015900:	b930      	cbnz	r0, 8015910 <__d2b+0x24>
 8015902:	4602      	mov	r2, r0
 8015904:	4b24      	ldr	r3, [pc, #144]	; (8015998 <__d2b+0xac>)
 8015906:	4825      	ldr	r0, [pc, #148]	; (801599c <__d2b+0xb0>)
 8015908:	f240 310f 	movw	r1, #783	; 0x30f
 801590c:	f7fd fb8e 	bl	801302c <__assert_func>
 8015910:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015914:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015918:	bb2d      	cbnz	r5, 8015966 <__d2b+0x7a>
 801591a:	9301      	str	r3, [sp, #4]
 801591c:	f1b8 0300 	subs.w	r3, r8, #0
 8015920:	d026      	beq.n	8015970 <__d2b+0x84>
 8015922:	4668      	mov	r0, sp
 8015924:	9300      	str	r3, [sp, #0]
 8015926:	f7ff fd17 	bl	8015358 <__lo0bits>
 801592a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801592e:	b1e8      	cbz	r0, 801596c <__d2b+0x80>
 8015930:	f1c0 0320 	rsb	r3, r0, #32
 8015934:	fa02 f303 	lsl.w	r3, r2, r3
 8015938:	430b      	orrs	r3, r1
 801593a:	40c2      	lsrs	r2, r0
 801593c:	6163      	str	r3, [r4, #20]
 801593e:	9201      	str	r2, [sp, #4]
 8015940:	9b01      	ldr	r3, [sp, #4]
 8015942:	61a3      	str	r3, [r4, #24]
 8015944:	2b00      	cmp	r3, #0
 8015946:	bf14      	ite	ne
 8015948:	2202      	movne	r2, #2
 801594a:	2201      	moveq	r2, #1
 801594c:	6122      	str	r2, [r4, #16]
 801594e:	b1bd      	cbz	r5, 8015980 <__d2b+0x94>
 8015950:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015954:	4405      	add	r5, r0
 8015956:	603d      	str	r5, [r7, #0]
 8015958:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801595c:	6030      	str	r0, [r6, #0]
 801595e:	4620      	mov	r0, r4
 8015960:	b003      	add	sp, #12
 8015962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801596a:	e7d6      	b.n	801591a <__d2b+0x2e>
 801596c:	6161      	str	r1, [r4, #20]
 801596e:	e7e7      	b.n	8015940 <__d2b+0x54>
 8015970:	a801      	add	r0, sp, #4
 8015972:	f7ff fcf1 	bl	8015358 <__lo0bits>
 8015976:	9b01      	ldr	r3, [sp, #4]
 8015978:	6163      	str	r3, [r4, #20]
 801597a:	3020      	adds	r0, #32
 801597c:	2201      	movs	r2, #1
 801597e:	e7e5      	b.n	801594c <__d2b+0x60>
 8015980:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015984:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015988:	6038      	str	r0, [r7, #0]
 801598a:	6918      	ldr	r0, [r3, #16]
 801598c:	f7ff fcc4 	bl	8015318 <__hi0bits>
 8015990:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015994:	e7e2      	b.n	801595c <__d2b+0x70>
 8015996:	bf00      	nop
 8015998:	08018ad1 	.word	0x08018ad1
 801599c:	08018ae2 	.word	0x08018ae2

080159a0 <__ratio>:
 80159a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159a4:	4688      	mov	r8, r1
 80159a6:	4669      	mov	r1, sp
 80159a8:	4681      	mov	r9, r0
 80159aa:	f7ff ff55 	bl	8015858 <__b2d>
 80159ae:	a901      	add	r1, sp, #4
 80159b0:	4640      	mov	r0, r8
 80159b2:	ec55 4b10 	vmov	r4, r5, d0
 80159b6:	f7ff ff4f 	bl	8015858 <__b2d>
 80159ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80159be:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80159c2:	eba3 0c02 	sub.w	ip, r3, r2
 80159c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80159ca:	1a9b      	subs	r3, r3, r2
 80159cc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80159d0:	ec51 0b10 	vmov	r0, r1, d0
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	bfd6      	itet	le
 80159d8:	460a      	movle	r2, r1
 80159da:	462a      	movgt	r2, r5
 80159dc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80159e0:	468b      	mov	fp, r1
 80159e2:	462f      	mov	r7, r5
 80159e4:	bfd4      	ite	le
 80159e6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80159ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80159ee:	4620      	mov	r0, r4
 80159f0:	ee10 2a10 	vmov	r2, s0
 80159f4:	465b      	mov	r3, fp
 80159f6:	4639      	mov	r1, r7
 80159f8:	f7ea ff50 	bl	800089c <__aeabi_ddiv>
 80159fc:	ec41 0b10 	vmov	d0, r0, r1
 8015a00:	b003      	add	sp, #12
 8015a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015a06 <__copybits>:
 8015a06:	3901      	subs	r1, #1
 8015a08:	b570      	push	{r4, r5, r6, lr}
 8015a0a:	1149      	asrs	r1, r1, #5
 8015a0c:	6914      	ldr	r4, [r2, #16]
 8015a0e:	3101      	adds	r1, #1
 8015a10:	f102 0314 	add.w	r3, r2, #20
 8015a14:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015a18:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015a1c:	1f05      	subs	r5, r0, #4
 8015a1e:	42a3      	cmp	r3, r4
 8015a20:	d30c      	bcc.n	8015a3c <__copybits+0x36>
 8015a22:	1aa3      	subs	r3, r4, r2
 8015a24:	3b11      	subs	r3, #17
 8015a26:	f023 0303 	bic.w	r3, r3, #3
 8015a2a:	3211      	adds	r2, #17
 8015a2c:	42a2      	cmp	r2, r4
 8015a2e:	bf88      	it	hi
 8015a30:	2300      	movhi	r3, #0
 8015a32:	4418      	add	r0, r3
 8015a34:	2300      	movs	r3, #0
 8015a36:	4288      	cmp	r0, r1
 8015a38:	d305      	bcc.n	8015a46 <__copybits+0x40>
 8015a3a:	bd70      	pop	{r4, r5, r6, pc}
 8015a3c:	f853 6b04 	ldr.w	r6, [r3], #4
 8015a40:	f845 6f04 	str.w	r6, [r5, #4]!
 8015a44:	e7eb      	b.n	8015a1e <__copybits+0x18>
 8015a46:	f840 3b04 	str.w	r3, [r0], #4
 8015a4a:	e7f4      	b.n	8015a36 <__copybits+0x30>

08015a4c <__any_on>:
 8015a4c:	f100 0214 	add.w	r2, r0, #20
 8015a50:	6900      	ldr	r0, [r0, #16]
 8015a52:	114b      	asrs	r3, r1, #5
 8015a54:	4298      	cmp	r0, r3
 8015a56:	b510      	push	{r4, lr}
 8015a58:	db11      	blt.n	8015a7e <__any_on+0x32>
 8015a5a:	dd0a      	ble.n	8015a72 <__any_on+0x26>
 8015a5c:	f011 011f 	ands.w	r1, r1, #31
 8015a60:	d007      	beq.n	8015a72 <__any_on+0x26>
 8015a62:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015a66:	fa24 f001 	lsr.w	r0, r4, r1
 8015a6a:	fa00 f101 	lsl.w	r1, r0, r1
 8015a6e:	428c      	cmp	r4, r1
 8015a70:	d10b      	bne.n	8015a8a <__any_on+0x3e>
 8015a72:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015a76:	4293      	cmp	r3, r2
 8015a78:	d803      	bhi.n	8015a82 <__any_on+0x36>
 8015a7a:	2000      	movs	r0, #0
 8015a7c:	bd10      	pop	{r4, pc}
 8015a7e:	4603      	mov	r3, r0
 8015a80:	e7f7      	b.n	8015a72 <__any_on+0x26>
 8015a82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015a86:	2900      	cmp	r1, #0
 8015a88:	d0f5      	beq.n	8015a76 <__any_on+0x2a>
 8015a8a:	2001      	movs	r0, #1
 8015a8c:	e7f6      	b.n	8015a7c <__any_on+0x30>

08015a8e <sulp>:
 8015a8e:	b570      	push	{r4, r5, r6, lr}
 8015a90:	4604      	mov	r4, r0
 8015a92:	460d      	mov	r5, r1
 8015a94:	ec45 4b10 	vmov	d0, r4, r5
 8015a98:	4616      	mov	r6, r2
 8015a9a:	f7ff feb7 	bl	801580c <__ulp>
 8015a9e:	ec51 0b10 	vmov	r0, r1, d0
 8015aa2:	b17e      	cbz	r6, 8015ac4 <sulp+0x36>
 8015aa4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015aa8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015aac:	2b00      	cmp	r3, #0
 8015aae:	dd09      	ble.n	8015ac4 <sulp+0x36>
 8015ab0:	051b      	lsls	r3, r3, #20
 8015ab2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015ab6:	2400      	movs	r4, #0
 8015ab8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8015abc:	4622      	mov	r2, r4
 8015abe:	462b      	mov	r3, r5
 8015ac0:	f7ea fdc2 	bl	8000648 <__aeabi_dmul>
 8015ac4:	bd70      	pop	{r4, r5, r6, pc}
	...

08015ac8 <_strtod_l>:
 8015ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015acc:	ed2d 8b02 	vpush	{d8}
 8015ad0:	b09b      	sub	sp, #108	; 0x6c
 8015ad2:	4604      	mov	r4, r0
 8015ad4:	9213      	str	r2, [sp, #76]	; 0x4c
 8015ad6:	2200      	movs	r2, #0
 8015ad8:	9216      	str	r2, [sp, #88]	; 0x58
 8015ada:	460d      	mov	r5, r1
 8015adc:	f04f 0800 	mov.w	r8, #0
 8015ae0:	f04f 0900 	mov.w	r9, #0
 8015ae4:	460a      	mov	r2, r1
 8015ae6:	9215      	str	r2, [sp, #84]	; 0x54
 8015ae8:	7811      	ldrb	r1, [r2, #0]
 8015aea:	292b      	cmp	r1, #43	; 0x2b
 8015aec:	d04c      	beq.n	8015b88 <_strtod_l+0xc0>
 8015aee:	d83a      	bhi.n	8015b66 <_strtod_l+0x9e>
 8015af0:	290d      	cmp	r1, #13
 8015af2:	d834      	bhi.n	8015b5e <_strtod_l+0x96>
 8015af4:	2908      	cmp	r1, #8
 8015af6:	d834      	bhi.n	8015b62 <_strtod_l+0x9a>
 8015af8:	2900      	cmp	r1, #0
 8015afa:	d03d      	beq.n	8015b78 <_strtod_l+0xb0>
 8015afc:	2200      	movs	r2, #0
 8015afe:	920a      	str	r2, [sp, #40]	; 0x28
 8015b00:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8015b02:	7832      	ldrb	r2, [r6, #0]
 8015b04:	2a30      	cmp	r2, #48	; 0x30
 8015b06:	f040 80b4 	bne.w	8015c72 <_strtod_l+0x1aa>
 8015b0a:	7872      	ldrb	r2, [r6, #1]
 8015b0c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8015b10:	2a58      	cmp	r2, #88	; 0x58
 8015b12:	d170      	bne.n	8015bf6 <_strtod_l+0x12e>
 8015b14:	9302      	str	r3, [sp, #8]
 8015b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b18:	9301      	str	r3, [sp, #4]
 8015b1a:	ab16      	add	r3, sp, #88	; 0x58
 8015b1c:	9300      	str	r3, [sp, #0]
 8015b1e:	4a8e      	ldr	r2, [pc, #568]	; (8015d58 <_strtod_l+0x290>)
 8015b20:	ab17      	add	r3, sp, #92	; 0x5c
 8015b22:	a915      	add	r1, sp, #84	; 0x54
 8015b24:	4620      	mov	r0, r4
 8015b26:	f001 fac1 	bl	80170ac <__gethex>
 8015b2a:	f010 070f 	ands.w	r7, r0, #15
 8015b2e:	4605      	mov	r5, r0
 8015b30:	d005      	beq.n	8015b3e <_strtod_l+0x76>
 8015b32:	2f06      	cmp	r7, #6
 8015b34:	d12a      	bne.n	8015b8c <_strtod_l+0xc4>
 8015b36:	3601      	adds	r6, #1
 8015b38:	2300      	movs	r3, #0
 8015b3a:	9615      	str	r6, [sp, #84]	; 0x54
 8015b3c:	930a      	str	r3, [sp, #40]	; 0x28
 8015b3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	f040 857f 	bne.w	8016644 <_strtod_l+0xb7c>
 8015b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b48:	b1db      	cbz	r3, 8015b82 <_strtod_l+0xba>
 8015b4a:	4642      	mov	r2, r8
 8015b4c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8015b50:	ec43 2b10 	vmov	d0, r2, r3
 8015b54:	b01b      	add	sp, #108	; 0x6c
 8015b56:	ecbd 8b02 	vpop	{d8}
 8015b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b5e:	2920      	cmp	r1, #32
 8015b60:	d1cc      	bne.n	8015afc <_strtod_l+0x34>
 8015b62:	3201      	adds	r2, #1
 8015b64:	e7bf      	b.n	8015ae6 <_strtod_l+0x1e>
 8015b66:	292d      	cmp	r1, #45	; 0x2d
 8015b68:	d1c8      	bne.n	8015afc <_strtod_l+0x34>
 8015b6a:	2101      	movs	r1, #1
 8015b6c:	910a      	str	r1, [sp, #40]	; 0x28
 8015b6e:	1c51      	adds	r1, r2, #1
 8015b70:	9115      	str	r1, [sp, #84]	; 0x54
 8015b72:	7852      	ldrb	r2, [r2, #1]
 8015b74:	2a00      	cmp	r2, #0
 8015b76:	d1c3      	bne.n	8015b00 <_strtod_l+0x38>
 8015b78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015b7a:	9515      	str	r5, [sp, #84]	; 0x54
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	f040 855f 	bne.w	8016640 <_strtod_l+0xb78>
 8015b82:	4642      	mov	r2, r8
 8015b84:	464b      	mov	r3, r9
 8015b86:	e7e3      	b.n	8015b50 <_strtod_l+0x88>
 8015b88:	2100      	movs	r1, #0
 8015b8a:	e7ef      	b.n	8015b6c <_strtod_l+0xa4>
 8015b8c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015b8e:	b13a      	cbz	r2, 8015ba0 <_strtod_l+0xd8>
 8015b90:	2135      	movs	r1, #53	; 0x35
 8015b92:	a818      	add	r0, sp, #96	; 0x60
 8015b94:	f7ff ff37 	bl	8015a06 <__copybits>
 8015b98:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015b9a:	4620      	mov	r0, r4
 8015b9c:	f7ff fb0a 	bl	80151b4 <_Bfree>
 8015ba0:	3f01      	subs	r7, #1
 8015ba2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015ba4:	2f04      	cmp	r7, #4
 8015ba6:	d806      	bhi.n	8015bb6 <_strtod_l+0xee>
 8015ba8:	e8df f007 	tbb	[pc, r7]
 8015bac:	201d0314 	.word	0x201d0314
 8015bb0:	14          	.byte	0x14
 8015bb1:	00          	.byte	0x00
 8015bb2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8015bb6:	05e9      	lsls	r1, r5, #23
 8015bb8:	bf48      	it	mi
 8015bba:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8015bbe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015bc2:	0d1b      	lsrs	r3, r3, #20
 8015bc4:	051b      	lsls	r3, r3, #20
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d1b9      	bne.n	8015b3e <_strtod_l+0x76>
 8015bca:	f7fe fbab 	bl	8014324 <__errno>
 8015bce:	2322      	movs	r3, #34	; 0x22
 8015bd0:	6003      	str	r3, [r0, #0]
 8015bd2:	e7b4      	b.n	8015b3e <_strtod_l+0x76>
 8015bd4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8015bd8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015bdc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015be0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8015be4:	e7e7      	b.n	8015bb6 <_strtod_l+0xee>
 8015be6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8015d60 <_strtod_l+0x298>
 8015bea:	e7e4      	b.n	8015bb6 <_strtod_l+0xee>
 8015bec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8015bf0:	f04f 38ff 	mov.w	r8, #4294967295
 8015bf4:	e7df      	b.n	8015bb6 <_strtod_l+0xee>
 8015bf6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015bf8:	1c5a      	adds	r2, r3, #1
 8015bfa:	9215      	str	r2, [sp, #84]	; 0x54
 8015bfc:	785b      	ldrb	r3, [r3, #1]
 8015bfe:	2b30      	cmp	r3, #48	; 0x30
 8015c00:	d0f9      	beq.n	8015bf6 <_strtod_l+0x12e>
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d09b      	beq.n	8015b3e <_strtod_l+0x76>
 8015c06:	2301      	movs	r3, #1
 8015c08:	f04f 0a00 	mov.w	sl, #0
 8015c0c:	9304      	str	r3, [sp, #16]
 8015c0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c10:	930b      	str	r3, [sp, #44]	; 0x2c
 8015c12:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8015c16:	46d3      	mov	fp, sl
 8015c18:	220a      	movs	r2, #10
 8015c1a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8015c1c:	7806      	ldrb	r6, [r0, #0]
 8015c1e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8015c22:	b2d9      	uxtb	r1, r3
 8015c24:	2909      	cmp	r1, #9
 8015c26:	d926      	bls.n	8015c76 <_strtod_l+0x1ae>
 8015c28:	494c      	ldr	r1, [pc, #304]	; (8015d5c <_strtod_l+0x294>)
 8015c2a:	2201      	movs	r2, #1
 8015c2c:	f001 f9a6 	bl	8016f7c <strncmp>
 8015c30:	2800      	cmp	r0, #0
 8015c32:	d030      	beq.n	8015c96 <_strtod_l+0x1ce>
 8015c34:	2000      	movs	r0, #0
 8015c36:	4632      	mov	r2, r6
 8015c38:	9005      	str	r0, [sp, #20]
 8015c3a:	465e      	mov	r6, fp
 8015c3c:	4603      	mov	r3, r0
 8015c3e:	2a65      	cmp	r2, #101	; 0x65
 8015c40:	d001      	beq.n	8015c46 <_strtod_l+0x17e>
 8015c42:	2a45      	cmp	r2, #69	; 0x45
 8015c44:	d113      	bne.n	8015c6e <_strtod_l+0x1a6>
 8015c46:	b91e      	cbnz	r6, 8015c50 <_strtod_l+0x188>
 8015c48:	9a04      	ldr	r2, [sp, #16]
 8015c4a:	4302      	orrs	r2, r0
 8015c4c:	d094      	beq.n	8015b78 <_strtod_l+0xb0>
 8015c4e:	2600      	movs	r6, #0
 8015c50:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8015c52:	1c6a      	adds	r2, r5, #1
 8015c54:	9215      	str	r2, [sp, #84]	; 0x54
 8015c56:	786a      	ldrb	r2, [r5, #1]
 8015c58:	2a2b      	cmp	r2, #43	; 0x2b
 8015c5a:	d074      	beq.n	8015d46 <_strtod_l+0x27e>
 8015c5c:	2a2d      	cmp	r2, #45	; 0x2d
 8015c5e:	d078      	beq.n	8015d52 <_strtod_l+0x28a>
 8015c60:	f04f 0c00 	mov.w	ip, #0
 8015c64:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8015c68:	2909      	cmp	r1, #9
 8015c6a:	d97f      	bls.n	8015d6c <_strtod_l+0x2a4>
 8015c6c:	9515      	str	r5, [sp, #84]	; 0x54
 8015c6e:	2700      	movs	r7, #0
 8015c70:	e09e      	b.n	8015db0 <_strtod_l+0x2e8>
 8015c72:	2300      	movs	r3, #0
 8015c74:	e7c8      	b.n	8015c08 <_strtod_l+0x140>
 8015c76:	f1bb 0f08 	cmp.w	fp, #8
 8015c7a:	bfd8      	it	le
 8015c7c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8015c7e:	f100 0001 	add.w	r0, r0, #1
 8015c82:	bfda      	itte	le
 8015c84:	fb02 3301 	mlale	r3, r2, r1, r3
 8015c88:	9309      	strle	r3, [sp, #36]	; 0x24
 8015c8a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8015c8e:	f10b 0b01 	add.w	fp, fp, #1
 8015c92:	9015      	str	r0, [sp, #84]	; 0x54
 8015c94:	e7c1      	b.n	8015c1a <_strtod_l+0x152>
 8015c96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c98:	1c5a      	adds	r2, r3, #1
 8015c9a:	9215      	str	r2, [sp, #84]	; 0x54
 8015c9c:	785a      	ldrb	r2, [r3, #1]
 8015c9e:	f1bb 0f00 	cmp.w	fp, #0
 8015ca2:	d037      	beq.n	8015d14 <_strtod_l+0x24c>
 8015ca4:	9005      	str	r0, [sp, #20]
 8015ca6:	465e      	mov	r6, fp
 8015ca8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8015cac:	2b09      	cmp	r3, #9
 8015cae:	d912      	bls.n	8015cd6 <_strtod_l+0x20e>
 8015cb0:	2301      	movs	r3, #1
 8015cb2:	e7c4      	b.n	8015c3e <_strtod_l+0x176>
 8015cb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015cb6:	1c5a      	adds	r2, r3, #1
 8015cb8:	9215      	str	r2, [sp, #84]	; 0x54
 8015cba:	785a      	ldrb	r2, [r3, #1]
 8015cbc:	3001      	adds	r0, #1
 8015cbe:	2a30      	cmp	r2, #48	; 0x30
 8015cc0:	d0f8      	beq.n	8015cb4 <_strtod_l+0x1ec>
 8015cc2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8015cc6:	2b08      	cmp	r3, #8
 8015cc8:	f200 84c1 	bhi.w	801664e <_strtod_l+0xb86>
 8015ccc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015cce:	9005      	str	r0, [sp, #20]
 8015cd0:	2000      	movs	r0, #0
 8015cd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8015cd4:	4606      	mov	r6, r0
 8015cd6:	3a30      	subs	r2, #48	; 0x30
 8015cd8:	f100 0301 	add.w	r3, r0, #1
 8015cdc:	d014      	beq.n	8015d08 <_strtod_l+0x240>
 8015cde:	9905      	ldr	r1, [sp, #20]
 8015ce0:	4419      	add	r1, r3
 8015ce2:	9105      	str	r1, [sp, #20]
 8015ce4:	4633      	mov	r3, r6
 8015ce6:	eb00 0c06 	add.w	ip, r0, r6
 8015cea:	210a      	movs	r1, #10
 8015cec:	4563      	cmp	r3, ip
 8015cee:	d113      	bne.n	8015d18 <_strtod_l+0x250>
 8015cf0:	1833      	adds	r3, r6, r0
 8015cf2:	2b08      	cmp	r3, #8
 8015cf4:	f106 0601 	add.w	r6, r6, #1
 8015cf8:	4406      	add	r6, r0
 8015cfa:	dc1a      	bgt.n	8015d32 <_strtod_l+0x26a>
 8015cfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015cfe:	230a      	movs	r3, #10
 8015d00:	fb03 2301 	mla	r3, r3, r1, r2
 8015d04:	9309      	str	r3, [sp, #36]	; 0x24
 8015d06:	2300      	movs	r3, #0
 8015d08:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015d0a:	1c51      	adds	r1, r2, #1
 8015d0c:	9115      	str	r1, [sp, #84]	; 0x54
 8015d0e:	7852      	ldrb	r2, [r2, #1]
 8015d10:	4618      	mov	r0, r3
 8015d12:	e7c9      	b.n	8015ca8 <_strtod_l+0x1e0>
 8015d14:	4658      	mov	r0, fp
 8015d16:	e7d2      	b.n	8015cbe <_strtod_l+0x1f6>
 8015d18:	2b08      	cmp	r3, #8
 8015d1a:	f103 0301 	add.w	r3, r3, #1
 8015d1e:	dc03      	bgt.n	8015d28 <_strtod_l+0x260>
 8015d20:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015d22:	434f      	muls	r7, r1
 8015d24:	9709      	str	r7, [sp, #36]	; 0x24
 8015d26:	e7e1      	b.n	8015cec <_strtod_l+0x224>
 8015d28:	2b10      	cmp	r3, #16
 8015d2a:	bfd8      	it	le
 8015d2c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8015d30:	e7dc      	b.n	8015cec <_strtod_l+0x224>
 8015d32:	2e10      	cmp	r6, #16
 8015d34:	bfdc      	itt	le
 8015d36:	230a      	movle	r3, #10
 8015d38:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8015d3c:	e7e3      	b.n	8015d06 <_strtod_l+0x23e>
 8015d3e:	2300      	movs	r3, #0
 8015d40:	9305      	str	r3, [sp, #20]
 8015d42:	2301      	movs	r3, #1
 8015d44:	e780      	b.n	8015c48 <_strtod_l+0x180>
 8015d46:	f04f 0c00 	mov.w	ip, #0
 8015d4a:	1caa      	adds	r2, r5, #2
 8015d4c:	9215      	str	r2, [sp, #84]	; 0x54
 8015d4e:	78aa      	ldrb	r2, [r5, #2]
 8015d50:	e788      	b.n	8015c64 <_strtod_l+0x19c>
 8015d52:	f04f 0c01 	mov.w	ip, #1
 8015d56:	e7f8      	b.n	8015d4a <_strtod_l+0x282>
 8015d58:	08018c40 	.word	0x08018c40
 8015d5c:	08018c3c 	.word	0x08018c3c
 8015d60:	7ff00000 	.word	0x7ff00000
 8015d64:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015d66:	1c51      	adds	r1, r2, #1
 8015d68:	9115      	str	r1, [sp, #84]	; 0x54
 8015d6a:	7852      	ldrb	r2, [r2, #1]
 8015d6c:	2a30      	cmp	r2, #48	; 0x30
 8015d6e:	d0f9      	beq.n	8015d64 <_strtod_l+0x29c>
 8015d70:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8015d74:	2908      	cmp	r1, #8
 8015d76:	f63f af7a 	bhi.w	8015c6e <_strtod_l+0x1a6>
 8015d7a:	3a30      	subs	r2, #48	; 0x30
 8015d7c:	9208      	str	r2, [sp, #32]
 8015d7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015d80:	920c      	str	r2, [sp, #48]	; 0x30
 8015d82:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015d84:	1c57      	adds	r7, r2, #1
 8015d86:	9715      	str	r7, [sp, #84]	; 0x54
 8015d88:	7852      	ldrb	r2, [r2, #1]
 8015d8a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8015d8e:	f1be 0f09 	cmp.w	lr, #9
 8015d92:	d938      	bls.n	8015e06 <_strtod_l+0x33e>
 8015d94:	990c      	ldr	r1, [sp, #48]	; 0x30
 8015d96:	1a7f      	subs	r7, r7, r1
 8015d98:	2f08      	cmp	r7, #8
 8015d9a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8015d9e:	dc03      	bgt.n	8015da8 <_strtod_l+0x2e0>
 8015da0:	9908      	ldr	r1, [sp, #32]
 8015da2:	428f      	cmp	r7, r1
 8015da4:	bfa8      	it	ge
 8015da6:	460f      	movge	r7, r1
 8015da8:	f1bc 0f00 	cmp.w	ip, #0
 8015dac:	d000      	beq.n	8015db0 <_strtod_l+0x2e8>
 8015dae:	427f      	negs	r7, r7
 8015db0:	2e00      	cmp	r6, #0
 8015db2:	d14f      	bne.n	8015e54 <_strtod_l+0x38c>
 8015db4:	9904      	ldr	r1, [sp, #16]
 8015db6:	4301      	orrs	r1, r0
 8015db8:	f47f aec1 	bne.w	8015b3e <_strtod_l+0x76>
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	f47f aedb 	bne.w	8015b78 <_strtod_l+0xb0>
 8015dc2:	2a69      	cmp	r2, #105	; 0x69
 8015dc4:	d029      	beq.n	8015e1a <_strtod_l+0x352>
 8015dc6:	dc26      	bgt.n	8015e16 <_strtod_l+0x34e>
 8015dc8:	2a49      	cmp	r2, #73	; 0x49
 8015dca:	d026      	beq.n	8015e1a <_strtod_l+0x352>
 8015dcc:	2a4e      	cmp	r2, #78	; 0x4e
 8015dce:	f47f aed3 	bne.w	8015b78 <_strtod_l+0xb0>
 8015dd2:	499b      	ldr	r1, [pc, #620]	; (8016040 <_strtod_l+0x578>)
 8015dd4:	a815      	add	r0, sp, #84	; 0x54
 8015dd6:	f001 fba9 	bl	801752c <__match>
 8015dda:	2800      	cmp	r0, #0
 8015ddc:	f43f aecc 	beq.w	8015b78 <_strtod_l+0xb0>
 8015de0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015de2:	781b      	ldrb	r3, [r3, #0]
 8015de4:	2b28      	cmp	r3, #40	; 0x28
 8015de6:	d12f      	bne.n	8015e48 <_strtod_l+0x380>
 8015de8:	4996      	ldr	r1, [pc, #600]	; (8016044 <_strtod_l+0x57c>)
 8015dea:	aa18      	add	r2, sp, #96	; 0x60
 8015dec:	a815      	add	r0, sp, #84	; 0x54
 8015dee:	f001 fbb1 	bl	8017554 <__hexnan>
 8015df2:	2805      	cmp	r0, #5
 8015df4:	d128      	bne.n	8015e48 <_strtod_l+0x380>
 8015df6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015df8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8015dfc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8015e00:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8015e04:	e69b      	b.n	8015b3e <_strtod_l+0x76>
 8015e06:	9f08      	ldr	r7, [sp, #32]
 8015e08:	210a      	movs	r1, #10
 8015e0a:	fb01 2107 	mla	r1, r1, r7, r2
 8015e0e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8015e12:	9208      	str	r2, [sp, #32]
 8015e14:	e7b5      	b.n	8015d82 <_strtod_l+0x2ba>
 8015e16:	2a6e      	cmp	r2, #110	; 0x6e
 8015e18:	e7d9      	b.n	8015dce <_strtod_l+0x306>
 8015e1a:	498b      	ldr	r1, [pc, #556]	; (8016048 <_strtod_l+0x580>)
 8015e1c:	a815      	add	r0, sp, #84	; 0x54
 8015e1e:	f001 fb85 	bl	801752c <__match>
 8015e22:	2800      	cmp	r0, #0
 8015e24:	f43f aea8 	beq.w	8015b78 <_strtod_l+0xb0>
 8015e28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e2a:	4988      	ldr	r1, [pc, #544]	; (801604c <_strtod_l+0x584>)
 8015e2c:	3b01      	subs	r3, #1
 8015e2e:	a815      	add	r0, sp, #84	; 0x54
 8015e30:	9315      	str	r3, [sp, #84]	; 0x54
 8015e32:	f001 fb7b 	bl	801752c <__match>
 8015e36:	b910      	cbnz	r0, 8015e3e <_strtod_l+0x376>
 8015e38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e3a:	3301      	adds	r3, #1
 8015e3c:	9315      	str	r3, [sp, #84]	; 0x54
 8015e3e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801605c <_strtod_l+0x594>
 8015e42:	f04f 0800 	mov.w	r8, #0
 8015e46:	e67a      	b.n	8015b3e <_strtod_l+0x76>
 8015e48:	4881      	ldr	r0, [pc, #516]	; (8016050 <_strtod_l+0x588>)
 8015e4a:	f001 f8a9 	bl	8016fa0 <nan>
 8015e4e:	ec59 8b10 	vmov	r8, r9, d0
 8015e52:	e674      	b.n	8015b3e <_strtod_l+0x76>
 8015e54:	9b05      	ldr	r3, [sp, #20]
 8015e56:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015e58:	1afb      	subs	r3, r7, r3
 8015e5a:	f1bb 0f00 	cmp.w	fp, #0
 8015e5e:	bf08      	it	eq
 8015e60:	46b3      	moveq	fp, r6
 8015e62:	2e10      	cmp	r6, #16
 8015e64:	9308      	str	r3, [sp, #32]
 8015e66:	4635      	mov	r5, r6
 8015e68:	bfa8      	it	ge
 8015e6a:	2510      	movge	r5, #16
 8015e6c:	f7ea fb72 	bl	8000554 <__aeabi_ui2d>
 8015e70:	2e09      	cmp	r6, #9
 8015e72:	4680      	mov	r8, r0
 8015e74:	4689      	mov	r9, r1
 8015e76:	dd13      	ble.n	8015ea0 <_strtod_l+0x3d8>
 8015e78:	4b76      	ldr	r3, [pc, #472]	; (8016054 <_strtod_l+0x58c>)
 8015e7a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015e7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015e82:	f7ea fbe1 	bl	8000648 <__aeabi_dmul>
 8015e86:	4680      	mov	r8, r0
 8015e88:	4650      	mov	r0, sl
 8015e8a:	4689      	mov	r9, r1
 8015e8c:	f7ea fb62 	bl	8000554 <__aeabi_ui2d>
 8015e90:	4602      	mov	r2, r0
 8015e92:	460b      	mov	r3, r1
 8015e94:	4640      	mov	r0, r8
 8015e96:	4649      	mov	r1, r9
 8015e98:	f7ea fa20 	bl	80002dc <__adddf3>
 8015e9c:	4680      	mov	r8, r0
 8015e9e:	4689      	mov	r9, r1
 8015ea0:	2e0f      	cmp	r6, #15
 8015ea2:	dc38      	bgt.n	8015f16 <_strtod_l+0x44e>
 8015ea4:	9b08      	ldr	r3, [sp, #32]
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	f43f ae49 	beq.w	8015b3e <_strtod_l+0x76>
 8015eac:	dd24      	ble.n	8015ef8 <_strtod_l+0x430>
 8015eae:	2b16      	cmp	r3, #22
 8015eb0:	dc0b      	bgt.n	8015eca <_strtod_l+0x402>
 8015eb2:	4968      	ldr	r1, [pc, #416]	; (8016054 <_strtod_l+0x58c>)
 8015eb4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015eb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ebc:	4642      	mov	r2, r8
 8015ebe:	464b      	mov	r3, r9
 8015ec0:	f7ea fbc2 	bl	8000648 <__aeabi_dmul>
 8015ec4:	4680      	mov	r8, r0
 8015ec6:	4689      	mov	r9, r1
 8015ec8:	e639      	b.n	8015b3e <_strtod_l+0x76>
 8015eca:	9a08      	ldr	r2, [sp, #32]
 8015ecc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8015ed0:	4293      	cmp	r3, r2
 8015ed2:	db20      	blt.n	8015f16 <_strtod_l+0x44e>
 8015ed4:	4c5f      	ldr	r4, [pc, #380]	; (8016054 <_strtod_l+0x58c>)
 8015ed6:	f1c6 060f 	rsb	r6, r6, #15
 8015eda:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8015ede:	4642      	mov	r2, r8
 8015ee0:	464b      	mov	r3, r9
 8015ee2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ee6:	f7ea fbaf 	bl	8000648 <__aeabi_dmul>
 8015eea:	9b08      	ldr	r3, [sp, #32]
 8015eec:	1b9e      	subs	r6, r3, r6
 8015eee:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8015ef2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015ef6:	e7e3      	b.n	8015ec0 <_strtod_l+0x3f8>
 8015ef8:	9b08      	ldr	r3, [sp, #32]
 8015efa:	3316      	adds	r3, #22
 8015efc:	db0b      	blt.n	8015f16 <_strtod_l+0x44e>
 8015efe:	9b05      	ldr	r3, [sp, #20]
 8015f00:	1bdf      	subs	r7, r3, r7
 8015f02:	4b54      	ldr	r3, [pc, #336]	; (8016054 <_strtod_l+0x58c>)
 8015f04:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8015f08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015f0c:	4640      	mov	r0, r8
 8015f0e:	4649      	mov	r1, r9
 8015f10:	f7ea fcc4 	bl	800089c <__aeabi_ddiv>
 8015f14:	e7d6      	b.n	8015ec4 <_strtod_l+0x3fc>
 8015f16:	9b08      	ldr	r3, [sp, #32]
 8015f18:	1b75      	subs	r5, r6, r5
 8015f1a:	441d      	add	r5, r3
 8015f1c:	2d00      	cmp	r5, #0
 8015f1e:	dd70      	ble.n	8016002 <_strtod_l+0x53a>
 8015f20:	f015 030f 	ands.w	r3, r5, #15
 8015f24:	d00a      	beq.n	8015f3c <_strtod_l+0x474>
 8015f26:	494b      	ldr	r1, [pc, #300]	; (8016054 <_strtod_l+0x58c>)
 8015f28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015f2c:	4642      	mov	r2, r8
 8015f2e:	464b      	mov	r3, r9
 8015f30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f34:	f7ea fb88 	bl	8000648 <__aeabi_dmul>
 8015f38:	4680      	mov	r8, r0
 8015f3a:	4689      	mov	r9, r1
 8015f3c:	f035 050f 	bics.w	r5, r5, #15
 8015f40:	d04d      	beq.n	8015fde <_strtod_l+0x516>
 8015f42:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8015f46:	dd22      	ble.n	8015f8e <_strtod_l+0x4c6>
 8015f48:	2500      	movs	r5, #0
 8015f4a:	46ab      	mov	fp, r5
 8015f4c:	9509      	str	r5, [sp, #36]	; 0x24
 8015f4e:	9505      	str	r5, [sp, #20]
 8015f50:	2322      	movs	r3, #34	; 0x22
 8015f52:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801605c <_strtod_l+0x594>
 8015f56:	6023      	str	r3, [r4, #0]
 8015f58:	f04f 0800 	mov.w	r8, #0
 8015f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	f43f aded 	beq.w	8015b3e <_strtod_l+0x76>
 8015f64:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015f66:	4620      	mov	r0, r4
 8015f68:	f7ff f924 	bl	80151b4 <_Bfree>
 8015f6c:	9905      	ldr	r1, [sp, #20]
 8015f6e:	4620      	mov	r0, r4
 8015f70:	f7ff f920 	bl	80151b4 <_Bfree>
 8015f74:	4659      	mov	r1, fp
 8015f76:	4620      	mov	r0, r4
 8015f78:	f7ff f91c 	bl	80151b4 <_Bfree>
 8015f7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015f7e:	4620      	mov	r0, r4
 8015f80:	f7ff f918 	bl	80151b4 <_Bfree>
 8015f84:	4629      	mov	r1, r5
 8015f86:	4620      	mov	r0, r4
 8015f88:	f7ff f914 	bl	80151b4 <_Bfree>
 8015f8c:	e5d7      	b.n	8015b3e <_strtod_l+0x76>
 8015f8e:	4b32      	ldr	r3, [pc, #200]	; (8016058 <_strtod_l+0x590>)
 8015f90:	9304      	str	r3, [sp, #16]
 8015f92:	2300      	movs	r3, #0
 8015f94:	112d      	asrs	r5, r5, #4
 8015f96:	4640      	mov	r0, r8
 8015f98:	4649      	mov	r1, r9
 8015f9a:	469a      	mov	sl, r3
 8015f9c:	2d01      	cmp	r5, #1
 8015f9e:	dc21      	bgt.n	8015fe4 <_strtod_l+0x51c>
 8015fa0:	b10b      	cbz	r3, 8015fa6 <_strtod_l+0x4de>
 8015fa2:	4680      	mov	r8, r0
 8015fa4:	4689      	mov	r9, r1
 8015fa6:	492c      	ldr	r1, [pc, #176]	; (8016058 <_strtod_l+0x590>)
 8015fa8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8015fac:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015fb0:	4642      	mov	r2, r8
 8015fb2:	464b      	mov	r3, r9
 8015fb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015fb8:	f7ea fb46 	bl	8000648 <__aeabi_dmul>
 8015fbc:	4b27      	ldr	r3, [pc, #156]	; (801605c <_strtod_l+0x594>)
 8015fbe:	460a      	mov	r2, r1
 8015fc0:	400b      	ands	r3, r1
 8015fc2:	4927      	ldr	r1, [pc, #156]	; (8016060 <_strtod_l+0x598>)
 8015fc4:	428b      	cmp	r3, r1
 8015fc6:	4680      	mov	r8, r0
 8015fc8:	d8be      	bhi.n	8015f48 <_strtod_l+0x480>
 8015fca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8015fce:	428b      	cmp	r3, r1
 8015fd0:	bf86      	itte	hi
 8015fd2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8016064 <_strtod_l+0x59c>
 8015fd6:	f04f 38ff 	movhi.w	r8, #4294967295
 8015fda:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8015fde:	2300      	movs	r3, #0
 8015fe0:	9304      	str	r3, [sp, #16]
 8015fe2:	e07b      	b.n	80160dc <_strtod_l+0x614>
 8015fe4:	07ea      	lsls	r2, r5, #31
 8015fe6:	d505      	bpl.n	8015ff4 <_strtod_l+0x52c>
 8015fe8:	9b04      	ldr	r3, [sp, #16]
 8015fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fee:	f7ea fb2b 	bl	8000648 <__aeabi_dmul>
 8015ff2:	2301      	movs	r3, #1
 8015ff4:	9a04      	ldr	r2, [sp, #16]
 8015ff6:	3208      	adds	r2, #8
 8015ff8:	f10a 0a01 	add.w	sl, sl, #1
 8015ffc:	106d      	asrs	r5, r5, #1
 8015ffe:	9204      	str	r2, [sp, #16]
 8016000:	e7cc      	b.n	8015f9c <_strtod_l+0x4d4>
 8016002:	d0ec      	beq.n	8015fde <_strtod_l+0x516>
 8016004:	426d      	negs	r5, r5
 8016006:	f015 020f 	ands.w	r2, r5, #15
 801600a:	d00a      	beq.n	8016022 <_strtod_l+0x55a>
 801600c:	4b11      	ldr	r3, [pc, #68]	; (8016054 <_strtod_l+0x58c>)
 801600e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016012:	4640      	mov	r0, r8
 8016014:	4649      	mov	r1, r9
 8016016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801601a:	f7ea fc3f 	bl	800089c <__aeabi_ddiv>
 801601e:	4680      	mov	r8, r0
 8016020:	4689      	mov	r9, r1
 8016022:	112d      	asrs	r5, r5, #4
 8016024:	d0db      	beq.n	8015fde <_strtod_l+0x516>
 8016026:	2d1f      	cmp	r5, #31
 8016028:	dd1e      	ble.n	8016068 <_strtod_l+0x5a0>
 801602a:	2500      	movs	r5, #0
 801602c:	46ab      	mov	fp, r5
 801602e:	9509      	str	r5, [sp, #36]	; 0x24
 8016030:	9505      	str	r5, [sp, #20]
 8016032:	2322      	movs	r3, #34	; 0x22
 8016034:	f04f 0800 	mov.w	r8, #0
 8016038:	f04f 0900 	mov.w	r9, #0
 801603c:	6023      	str	r3, [r4, #0]
 801603e:	e78d      	b.n	8015f5c <_strtod_l+0x494>
 8016040:	08018a29 	.word	0x08018a29
 8016044:	08018c54 	.word	0x08018c54
 8016048:	08018a21 	.word	0x08018a21
 801604c:	08018a58 	.word	0x08018a58
 8016050:	08018a1b 	.word	0x08018a1b
 8016054:	08018b68 	.word	0x08018b68
 8016058:	08018b40 	.word	0x08018b40
 801605c:	7ff00000 	.word	0x7ff00000
 8016060:	7ca00000 	.word	0x7ca00000
 8016064:	7fefffff 	.word	0x7fefffff
 8016068:	f015 0310 	ands.w	r3, r5, #16
 801606c:	bf18      	it	ne
 801606e:	236a      	movne	r3, #106	; 0x6a
 8016070:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8016414 <_strtod_l+0x94c>
 8016074:	9304      	str	r3, [sp, #16]
 8016076:	4640      	mov	r0, r8
 8016078:	4649      	mov	r1, r9
 801607a:	2300      	movs	r3, #0
 801607c:	07ea      	lsls	r2, r5, #31
 801607e:	d504      	bpl.n	801608a <_strtod_l+0x5c2>
 8016080:	e9da 2300 	ldrd	r2, r3, [sl]
 8016084:	f7ea fae0 	bl	8000648 <__aeabi_dmul>
 8016088:	2301      	movs	r3, #1
 801608a:	106d      	asrs	r5, r5, #1
 801608c:	f10a 0a08 	add.w	sl, sl, #8
 8016090:	d1f4      	bne.n	801607c <_strtod_l+0x5b4>
 8016092:	b10b      	cbz	r3, 8016098 <_strtod_l+0x5d0>
 8016094:	4680      	mov	r8, r0
 8016096:	4689      	mov	r9, r1
 8016098:	9b04      	ldr	r3, [sp, #16]
 801609a:	b1bb      	cbz	r3, 80160cc <_strtod_l+0x604>
 801609c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80160a0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	4649      	mov	r1, r9
 80160a8:	dd10      	ble.n	80160cc <_strtod_l+0x604>
 80160aa:	2b1f      	cmp	r3, #31
 80160ac:	f340 811e 	ble.w	80162ec <_strtod_l+0x824>
 80160b0:	2b34      	cmp	r3, #52	; 0x34
 80160b2:	bfde      	ittt	le
 80160b4:	f04f 33ff 	movle.w	r3, #4294967295
 80160b8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80160bc:	4093      	lslle	r3, r2
 80160be:	f04f 0800 	mov.w	r8, #0
 80160c2:	bfcc      	ite	gt
 80160c4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80160c8:	ea03 0901 	andle.w	r9, r3, r1
 80160cc:	2200      	movs	r2, #0
 80160ce:	2300      	movs	r3, #0
 80160d0:	4640      	mov	r0, r8
 80160d2:	4649      	mov	r1, r9
 80160d4:	f7ea fd20 	bl	8000b18 <__aeabi_dcmpeq>
 80160d8:	2800      	cmp	r0, #0
 80160da:	d1a6      	bne.n	801602a <_strtod_l+0x562>
 80160dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80160de:	9300      	str	r3, [sp, #0]
 80160e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80160e2:	4633      	mov	r3, r6
 80160e4:	465a      	mov	r2, fp
 80160e6:	4620      	mov	r0, r4
 80160e8:	f7ff f8cc 	bl	8015284 <__s2b>
 80160ec:	9009      	str	r0, [sp, #36]	; 0x24
 80160ee:	2800      	cmp	r0, #0
 80160f0:	f43f af2a 	beq.w	8015f48 <_strtod_l+0x480>
 80160f4:	9a08      	ldr	r2, [sp, #32]
 80160f6:	9b05      	ldr	r3, [sp, #20]
 80160f8:	2a00      	cmp	r2, #0
 80160fa:	eba3 0307 	sub.w	r3, r3, r7
 80160fe:	bfa8      	it	ge
 8016100:	2300      	movge	r3, #0
 8016102:	930c      	str	r3, [sp, #48]	; 0x30
 8016104:	2500      	movs	r5, #0
 8016106:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801610a:	9312      	str	r3, [sp, #72]	; 0x48
 801610c:	46ab      	mov	fp, r5
 801610e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016110:	4620      	mov	r0, r4
 8016112:	6859      	ldr	r1, [r3, #4]
 8016114:	f7ff f80e 	bl	8015134 <_Balloc>
 8016118:	9005      	str	r0, [sp, #20]
 801611a:	2800      	cmp	r0, #0
 801611c:	f43f af18 	beq.w	8015f50 <_strtod_l+0x488>
 8016120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016122:	691a      	ldr	r2, [r3, #16]
 8016124:	3202      	adds	r2, #2
 8016126:	f103 010c 	add.w	r1, r3, #12
 801612a:	0092      	lsls	r2, r2, #2
 801612c:	300c      	adds	r0, #12
 801612e:	f7fe f926 	bl	801437e <memcpy>
 8016132:	ec49 8b10 	vmov	d0, r8, r9
 8016136:	aa18      	add	r2, sp, #96	; 0x60
 8016138:	a917      	add	r1, sp, #92	; 0x5c
 801613a:	4620      	mov	r0, r4
 801613c:	f7ff fbd6 	bl	80158ec <__d2b>
 8016140:	ec49 8b18 	vmov	d8, r8, r9
 8016144:	9016      	str	r0, [sp, #88]	; 0x58
 8016146:	2800      	cmp	r0, #0
 8016148:	f43f af02 	beq.w	8015f50 <_strtod_l+0x488>
 801614c:	2101      	movs	r1, #1
 801614e:	4620      	mov	r0, r4
 8016150:	f7ff f930 	bl	80153b4 <__i2b>
 8016154:	4683      	mov	fp, r0
 8016156:	2800      	cmp	r0, #0
 8016158:	f43f aefa 	beq.w	8015f50 <_strtod_l+0x488>
 801615c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801615e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8016160:	2e00      	cmp	r6, #0
 8016162:	bfab      	itete	ge
 8016164:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8016166:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8016168:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801616a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801616e:	bfac      	ite	ge
 8016170:	eb06 0a03 	addge.w	sl, r6, r3
 8016174:	1b9f      	sublt	r7, r3, r6
 8016176:	9b04      	ldr	r3, [sp, #16]
 8016178:	1af6      	subs	r6, r6, r3
 801617a:	4416      	add	r6, r2
 801617c:	4ba0      	ldr	r3, [pc, #640]	; (8016400 <_strtod_l+0x938>)
 801617e:	3e01      	subs	r6, #1
 8016180:	429e      	cmp	r6, r3
 8016182:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016186:	f280 80c4 	bge.w	8016312 <_strtod_l+0x84a>
 801618a:	1b9b      	subs	r3, r3, r6
 801618c:	2b1f      	cmp	r3, #31
 801618e:	eba2 0203 	sub.w	r2, r2, r3
 8016192:	f04f 0101 	mov.w	r1, #1
 8016196:	f300 80b0 	bgt.w	80162fa <_strtod_l+0x832>
 801619a:	fa01 f303 	lsl.w	r3, r1, r3
 801619e:	930e      	str	r3, [sp, #56]	; 0x38
 80161a0:	2300      	movs	r3, #0
 80161a2:	930d      	str	r3, [sp, #52]	; 0x34
 80161a4:	eb0a 0602 	add.w	r6, sl, r2
 80161a8:	9b04      	ldr	r3, [sp, #16]
 80161aa:	45b2      	cmp	sl, r6
 80161ac:	4417      	add	r7, r2
 80161ae:	441f      	add	r7, r3
 80161b0:	4653      	mov	r3, sl
 80161b2:	bfa8      	it	ge
 80161b4:	4633      	movge	r3, r6
 80161b6:	42bb      	cmp	r3, r7
 80161b8:	bfa8      	it	ge
 80161ba:	463b      	movge	r3, r7
 80161bc:	2b00      	cmp	r3, #0
 80161be:	bfc2      	ittt	gt
 80161c0:	1af6      	subgt	r6, r6, r3
 80161c2:	1aff      	subgt	r7, r7, r3
 80161c4:	ebaa 0a03 	subgt.w	sl, sl, r3
 80161c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	dd17      	ble.n	80161fe <_strtod_l+0x736>
 80161ce:	4659      	mov	r1, fp
 80161d0:	461a      	mov	r2, r3
 80161d2:	4620      	mov	r0, r4
 80161d4:	f7ff f9ae 	bl	8015534 <__pow5mult>
 80161d8:	4683      	mov	fp, r0
 80161da:	2800      	cmp	r0, #0
 80161dc:	f43f aeb8 	beq.w	8015f50 <_strtod_l+0x488>
 80161e0:	4601      	mov	r1, r0
 80161e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80161e4:	4620      	mov	r0, r4
 80161e6:	f7ff f8fb 	bl	80153e0 <__multiply>
 80161ea:	900b      	str	r0, [sp, #44]	; 0x2c
 80161ec:	2800      	cmp	r0, #0
 80161ee:	f43f aeaf 	beq.w	8015f50 <_strtod_l+0x488>
 80161f2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80161f4:	4620      	mov	r0, r4
 80161f6:	f7fe ffdd 	bl	80151b4 <_Bfree>
 80161fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80161fc:	9316      	str	r3, [sp, #88]	; 0x58
 80161fe:	2e00      	cmp	r6, #0
 8016200:	f300 808c 	bgt.w	801631c <_strtod_l+0x854>
 8016204:	9b08      	ldr	r3, [sp, #32]
 8016206:	2b00      	cmp	r3, #0
 8016208:	dd08      	ble.n	801621c <_strtod_l+0x754>
 801620a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801620c:	9905      	ldr	r1, [sp, #20]
 801620e:	4620      	mov	r0, r4
 8016210:	f7ff f990 	bl	8015534 <__pow5mult>
 8016214:	9005      	str	r0, [sp, #20]
 8016216:	2800      	cmp	r0, #0
 8016218:	f43f ae9a 	beq.w	8015f50 <_strtod_l+0x488>
 801621c:	2f00      	cmp	r7, #0
 801621e:	dd08      	ble.n	8016232 <_strtod_l+0x76a>
 8016220:	9905      	ldr	r1, [sp, #20]
 8016222:	463a      	mov	r2, r7
 8016224:	4620      	mov	r0, r4
 8016226:	f7ff f9df 	bl	80155e8 <__lshift>
 801622a:	9005      	str	r0, [sp, #20]
 801622c:	2800      	cmp	r0, #0
 801622e:	f43f ae8f 	beq.w	8015f50 <_strtod_l+0x488>
 8016232:	f1ba 0f00 	cmp.w	sl, #0
 8016236:	dd08      	ble.n	801624a <_strtod_l+0x782>
 8016238:	4659      	mov	r1, fp
 801623a:	4652      	mov	r2, sl
 801623c:	4620      	mov	r0, r4
 801623e:	f7ff f9d3 	bl	80155e8 <__lshift>
 8016242:	4683      	mov	fp, r0
 8016244:	2800      	cmp	r0, #0
 8016246:	f43f ae83 	beq.w	8015f50 <_strtod_l+0x488>
 801624a:	9a05      	ldr	r2, [sp, #20]
 801624c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801624e:	4620      	mov	r0, r4
 8016250:	f7ff fa52 	bl	80156f8 <__mdiff>
 8016254:	4605      	mov	r5, r0
 8016256:	2800      	cmp	r0, #0
 8016258:	f43f ae7a 	beq.w	8015f50 <_strtod_l+0x488>
 801625c:	68c3      	ldr	r3, [r0, #12]
 801625e:	930b      	str	r3, [sp, #44]	; 0x2c
 8016260:	2300      	movs	r3, #0
 8016262:	60c3      	str	r3, [r0, #12]
 8016264:	4659      	mov	r1, fp
 8016266:	f7ff fa2b 	bl	80156c0 <__mcmp>
 801626a:	2800      	cmp	r0, #0
 801626c:	da60      	bge.n	8016330 <_strtod_l+0x868>
 801626e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016270:	ea53 0308 	orrs.w	r3, r3, r8
 8016274:	f040 8084 	bne.w	8016380 <_strtod_l+0x8b8>
 8016278:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801627c:	2b00      	cmp	r3, #0
 801627e:	d17f      	bne.n	8016380 <_strtod_l+0x8b8>
 8016280:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016284:	0d1b      	lsrs	r3, r3, #20
 8016286:	051b      	lsls	r3, r3, #20
 8016288:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801628c:	d978      	bls.n	8016380 <_strtod_l+0x8b8>
 801628e:	696b      	ldr	r3, [r5, #20]
 8016290:	b913      	cbnz	r3, 8016298 <_strtod_l+0x7d0>
 8016292:	692b      	ldr	r3, [r5, #16]
 8016294:	2b01      	cmp	r3, #1
 8016296:	dd73      	ble.n	8016380 <_strtod_l+0x8b8>
 8016298:	4629      	mov	r1, r5
 801629a:	2201      	movs	r2, #1
 801629c:	4620      	mov	r0, r4
 801629e:	f7ff f9a3 	bl	80155e8 <__lshift>
 80162a2:	4659      	mov	r1, fp
 80162a4:	4605      	mov	r5, r0
 80162a6:	f7ff fa0b 	bl	80156c0 <__mcmp>
 80162aa:	2800      	cmp	r0, #0
 80162ac:	dd68      	ble.n	8016380 <_strtod_l+0x8b8>
 80162ae:	9904      	ldr	r1, [sp, #16]
 80162b0:	4a54      	ldr	r2, [pc, #336]	; (8016404 <_strtod_l+0x93c>)
 80162b2:	464b      	mov	r3, r9
 80162b4:	2900      	cmp	r1, #0
 80162b6:	f000 8084 	beq.w	80163c2 <_strtod_l+0x8fa>
 80162ba:	ea02 0109 	and.w	r1, r2, r9
 80162be:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80162c2:	dc7e      	bgt.n	80163c2 <_strtod_l+0x8fa>
 80162c4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80162c8:	f77f aeb3 	ble.w	8016032 <_strtod_l+0x56a>
 80162cc:	4b4e      	ldr	r3, [pc, #312]	; (8016408 <_strtod_l+0x940>)
 80162ce:	4640      	mov	r0, r8
 80162d0:	4649      	mov	r1, r9
 80162d2:	2200      	movs	r2, #0
 80162d4:	f7ea f9b8 	bl	8000648 <__aeabi_dmul>
 80162d8:	4b4a      	ldr	r3, [pc, #296]	; (8016404 <_strtod_l+0x93c>)
 80162da:	400b      	ands	r3, r1
 80162dc:	4680      	mov	r8, r0
 80162de:	4689      	mov	r9, r1
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	f47f ae3f 	bne.w	8015f64 <_strtod_l+0x49c>
 80162e6:	2322      	movs	r3, #34	; 0x22
 80162e8:	6023      	str	r3, [r4, #0]
 80162ea:	e63b      	b.n	8015f64 <_strtod_l+0x49c>
 80162ec:	f04f 32ff 	mov.w	r2, #4294967295
 80162f0:	fa02 f303 	lsl.w	r3, r2, r3
 80162f4:	ea03 0808 	and.w	r8, r3, r8
 80162f8:	e6e8      	b.n	80160cc <_strtod_l+0x604>
 80162fa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80162fe:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016302:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016306:	36e2      	adds	r6, #226	; 0xe2
 8016308:	fa01 f306 	lsl.w	r3, r1, r6
 801630c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8016310:	e748      	b.n	80161a4 <_strtod_l+0x6dc>
 8016312:	2100      	movs	r1, #0
 8016314:	2301      	movs	r3, #1
 8016316:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801631a:	e743      	b.n	80161a4 <_strtod_l+0x6dc>
 801631c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801631e:	4632      	mov	r2, r6
 8016320:	4620      	mov	r0, r4
 8016322:	f7ff f961 	bl	80155e8 <__lshift>
 8016326:	9016      	str	r0, [sp, #88]	; 0x58
 8016328:	2800      	cmp	r0, #0
 801632a:	f47f af6b 	bne.w	8016204 <_strtod_l+0x73c>
 801632e:	e60f      	b.n	8015f50 <_strtod_l+0x488>
 8016330:	46ca      	mov	sl, r9
 8016332:	d171      	bne.n	8016418 <_strtod_l+0x950>
 8016334:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016336:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801633a:	b352      	cbz	r2, 8016392 <_strtod_l+0x8ca>
 801633c:	4a33      	ldr	r2, [pc, #204]	; (801640c <_strtod_l+0x944>)
 801633e:	4293      	cmp	r3, r2
 8016340:	d12a      	bne.n	8016398 <_strtod_l+0x8d0>
 8016342:	9b04      	ldr	r3, [sp, #16]
 8016344:	4641      	mov	r1, r8
 8016346:	b1fb      	cbz	r3, 8016388 <_strtod_l+0x8c0>
 8016348:	4b2e      	ldr	r3, [pc, #184]	; (8016404 <_strtod_l+0x93c>)
 801634a:	ea09 0303 	and.w	r3, r9, r3
 801634e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016352:	f04f 32ff 	mov.w	r2, #4294967295
 8016356:	d81a      	bhi.n	801638e <_strtod_l+0x8c6>
 8016358:	0d1b      	lsrs	r3, r3, #20
 801635a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801635e:	fa02 f303 	lsl.w	r3, r2, r3
 8016362:	4299      	cmp	r1, r3
 8016364:	d118      	bne.n	8016398 <_strtod_l+0x8d0>
 8016366:	4b2a      	ldr	r3, [pc, #168]	; (8016410 <_strtod_l+0x948>)
 8016368:	459a      	cmp	sl, r3
 801636a:	d102      	bne.n	8016372 <_strtod_l+0x8aa>
 801636c:	3101      	adds	r1, #1
 801636e:	f43f adef 	beq.w	8015f50 <_strtod_l+0x488>
 8016372:	4b24      	ldr	r3, [pc, #144]	; (8016404 <_strtod_l+0x93c>)
 8016374:	ea0a 0303 	and.w	r3, sl, r3
 8016378:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801637c:	f04f 0800 	mov.w	r8, #0
 8016380:	9b04      	ldr	r3, [sp, #16]
 8016382:	2b00      	cmp	r3, #0
 8016384:	d1a2      	bne.n	80162cc <_strtod_l+0x804>
 8016386:	e5ed      	b.n	8015f64 <_strtod_l+0x49c>
 8016388:	f04f 33ff 	mov.w	r3, #4294967295
 801638c:	e7e9      	b.n	8016362 <_strtod_l+0x89a>
 801638e:	4613      	mov	r3, r2
 8016390:	e7e7      	b.n	8016362 <_strtod_l+0x89a>
 8016392:	ea53 0308 	orrs.w	r3, r3, r8
 8016396:	d08a      	beq.n	80162ae <_strtod_l+0x7e6>
 8016398:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801639a:	b1e3      	cbz	r3, 80163d6 <_strtod_l+0x90e>
 801639c:	ea13 0f0a 	tst.w	r3, sl
 80163a0:	d0ee      	beq.n	8016380 <_strtod_l+0x8b8>
 80163a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80163a4:	9a04      	ldr	r2, [sp, #16]
 80163a6:	4640      	mov	r0, r8
 80163a8:	4649      	mov	r1, r9
 80163aa:	b1c3      	cbz	r3, 80163de <_strtod_l+0x916>
 80163ac:	f7ff fb6f 	bl	8015a8e <sulp>
 80163b0:	4602      	mov	r2, r0
 80163b2:	460b      	mov	r3, r1
 80163b4:	ec51 0b18 	vmov	r0, r1, d8
 80163b8:	f7e9 ff90 	bl	80002dc <__adddf3>
 80163bc:	4680      	mov	r8, r0
 80163be:	4689      	mov	r9, r1
 80163c0:	e7de      	b.n	8016380 <_strtod_l+0x8b8>
 80163c2:	4013      	ands	r3, r2
 80163c4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80163c8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80163cc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80163d0:	f04f 38ff 	mov.w	r8, #4294967295
 80163d4:	e7d4      	b.n	8016380 <_strtod_l+0x8b8>
 80163d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80163d8:	ea13 0f08 	tst.w	r3, r8
 80163dc:	e7e0      	b.n	80163a0 <_strtod_l+0x8d8>
 80163de:	f7ff fb56 	bl	8015a8e <sulp>
 80163e2:	4602      	mov	r2, r0
 80163e4:	460b      	mov	r3, r1
 80163e6:	ec51 0b18 	vmov	r0, r1, d8
 80163ea:	f7e9 ff75 	bl	80002d8 <__aeabi_dsub>
 80163ee:	2200      	movs	r2, #0
 80163f0:	2300      	movs	r3, #0
 80163f2:	4680      	mov	r8, r0
 80163f4:	4689      	mov	r9, r1
 80163f6:	f7ea fb8f 	bl	8000b18 <__aeabi_dcmpeq>
 80163fa:	2800      	cmp	r0, #0
 80163fc:	d0c0      	beq.n	8016380 <_strtod_l+0x8b8>
 80163fe:	e618      	b.n	8016032 <_strtod_l+0x56a>
 8016400:	fffffc02 	.word	0xfffffc02
 8016404:	7ff00000 	.word	0x7ff00000
 8016408:	39500000 	.word	0x39500000
 801640c:	000fffff 	.word	0x000fffff
 8016410:	7fefffff 	.word	0x7fefffff
 8016414:	08018c68 	.word	0x08018c68
 8016418:	4659      	mov	r1, fp
 801641a:	4628      	mov	r0, r5
 801641c:	f7ff fac0 	bl	80159a0 <__ratio>
 8016420:	ec57 6b10 	vmov	r6, r7, d0
 8016424:	ee10 0a10 	vmov	r0, s0
 8016428:	2200      	movs	r2, #0
 801642a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801642e:	4639      	mov	r1, r7
 8016430:	f7ea fb86 	bl	8000b40 <__aeabi_dcmple>
 8016434:	2800      	cmp	r0, #0
 8016436:	d071      	beq.n	801651c <_strtod_l+0xa54>
 8016438:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801643a:	2b00      	cmp	r3, #0
 801643c:	d17c      	bne.n	8016538 <_strtod_l+0xa70>
 801643e:	f1b8 0f00 	cmp.w	r8, #0
 8016442:	d15a      	bne.n	80164fa <_strtod_l+0xa32>
 8016444:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016448:	2b00      	cmp	r3, #0
 801644a:	d15d      	bne.n	8016508 <_strtod_l+0xa40>
 801644c:	4b90      	ldr	r3, [pc, #576]	; (8016690 <_strtod_l+0xbc8>)
 801644e:	2200      	movs	r2, #0
 8016450:	4630      	mov	r0, r6
 8016452:	4639      	mov	r1, r7
 8016454:	f7ea fb6a 	bl	8000b2c <__aeabi_dcmplt>
 8016458:	2800      	cmp	r0, #0
 801645a:	d15c      	bne.n	8016516 <_strtod_l+0xa4e>
 801645c:	4630      	mov	r0, r6
 801645e:	4639      	mov	r1, r7
 8016460:	4b8c      	ldr	r3, [pc, #560]	; (8016694 <_strtod_l+0xbcc>)
 8016462:	2200      	movs	r2, #0
 8016464:	f7ea f8f0 	bl	8000648 <__aeabi_dmul>
 8016468:	4606      	mov	r6, r0
 801646a:	460f      	mov	r7, r1
 801646c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016470:	9606      	str	r6, [sp, #24]
 8016472:	9307      	str	r3, [sp, #28]
 8016474:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016478:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801647c:	4b86      	ldr	r3, [pc, #536]	; (8016698 <_strtod_l+0xbd0>)
 801647e:	ea0a 0303 	and.w	r3, sl, r3
 8016482:	930d      	str	r3, [sp, #52]	; 0x34
 8016484:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016486:	4b85      	ldr	r3, [pc, #532]	; (801669c <_strtod_l+0xbd4>)
 8016488:	429a      	cmp	r2, r3
 801648a:	f040 8090 	bne.w	80165ae <_strtod_l+0xae6>
 801648e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8016492:	ec49 8b10 	vmov	d0, r8, r9
 8016496:	f7ff f9b9 	bl	801580c <__ulp>
 801649a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801649e:	ec51 0b10 	vmov	r0, r1, d0
 80164a2:	f7ea f8d1 	bl	8000648 <__aeabi_dmul>
 80164a6:	4642      	mov	r2, r8
 80164a8:	464b      	mov	r3, r9
 80164aa:	f7e9 ff17 	bl	80002dc <__adddf3>
 80164ae:	460b      	mov	r3, r1
 80164b0:	4979      	ldr	r1, [pc, #484]	; (8016698 <_strtod_l+0xbd0>)
 80164b2:	4a7b      	ldr	r2, [pc, #492]	; (80166a0 <_strtod_l+0xbd8>)
 80164b4:	4019      	ands	r1, r3
 80164b6:	4291      	cmp	r1, r2
 80164b8:	4680      	mov	r8, r0
 80164ba:	d944      	bls.n	8016546 <_strtod_l+0xa7e>
 80164bc:	ee18 2a90 	vmov	r2, s17
 80164c0:	4b78      	ldr	r3, [pc, #480]	; (80166a4 <_strtod_l+0xbdc>)
 80164c2:	429a      	cmp	r2, r3
 80164c4:	d104      	bne.n	80164d0 <_strtod_l+0xa08>
 80164c6:	ee18 3a10 	vmov	r3, s16
 80164ca:	3301      	adds	r3, #1
 80164cc:	f43f ad40 	beq.w	8015f50 <_strtod_l+0x488>
 80164d0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80166a4 <_strtod_l+0xbdc>
 80164d4:	f04f 38ff 	mov.w	r8, #4294967295
 80164d8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80164da:	4620      	mov	r0, r4
 80164dc:	f7fe fe6a 	bl	80151b4 <_Bfree>
 80164e0:	9905      	ldr	r1, [sp, #20]
 80164e2:	4620      	mov	r0, r4
 80164e4:	f7fe fe66 	bl	80151b4 <_Bfree>
 80164e8:	4659      	mov	r1, fp
 80164ea:	4620      	mov	r0, r4
 80164ec:	f7fe fe62 	bl	80151b4 <_Bfree>
 80164f0:	4629      	mov	r1, r5
 80164f2:	4620      	mov	r0, r4
 80164f4:	f7fe fe5e 	bl	80151b4 <_Bfree>
 80164f8:	e609      	b.n	801610e <_strtod_l+0x646>
 80164fa:	f1b8 0f01 	cmp.w	r8, #1
 80164fe:	d103      	bne.n	8016508 <_strtod_l+0xa40>
 8016500:	f1b9 0f00 	cmp.w	r9, #0
 8016504:	f43f ad95 	beq.w	8016032 <_strtod_l+0x56a>
 8016508:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8016660 <_strtod_l+0xb98>
 801650c:	4f60      	ldr	r7, [pc, #384]	; (8016690 <_strtod_l+0xbc8>)
 801650e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016512:	2600      	movs	r6, #0
 8016514:	e7ae      	b.n	8016474 <_strtod_l+0x9ac>
 8016516:	4f5f      	ldr	r7, [pc, #380]	; (8016694 <_strtod_l+0xbcc>)
 8016518:	2600      	movs	r6, #0
 801651a:	e7a7      	b.n	801646c <_strtod_l+0x9a4>
 801651c:	4b5d      	ldr	r3, [pc, #372]	; (8016694 <_strtod_l+0xbcc>)
 801651e:	4630      	mov	r0, r6
 8016520:	4639      	mov	r1, r7
 8016522:	2200      	movs	r2, #0
 8016524:	f7ea f890 	bl	8000648 <__aeabi_dmul>
 8016528:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801652a:	4606      	mov	r6, r0
 801652c:	460f      	mov	r7, r1
 801652e:	2b00      	cmp	r3, #0
 8016530:	d09c      	beq.n	801646c <_strtod_l+0x9a4>
 8016532:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016536:	e79d      	b.n	8016474 <_strtod_l+0x9ac>
 8016538:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8016668 <_strtod_l+0xba0>
 801653c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016540:	ec57 6b17 	vmov	r6, r7, d7
 8016544:	e796      	b.n	8016474 <_strtod_l+0x9ac>
 8016546:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801654a:	9b04      	ldr	r3, [sp, #16]
 801654c:	46ca      	mov	sl, r9
 801654e:	2b00      	cmp	r3, #0
 8016550:	d1c2      	bne.n	80164d8 <_strtod_l+0xa10>
 8016552:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016556:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016558:	0d1b      	lsrs	r3, r3, #20
 801655a:	051b      	lsls	r3, r3, #20
 801655c:	429a      	cmp	r2, r3
 801655e:	d1bb      	bne.n	80164d8 <_strtod_l+0xa10>
 8016560:	4630      	mov	r0, r6
 8016562:	4639      	mov	r1, r7
 8016564:	f7ea fbd0 	bl	8000d08 <__aeabi_d2lz>
 8016568:	f7ea f840 	bl	80005ec <__aeabi_l2d>
 801656c:	4602      	mov	r2, r0
 801656e:	460b      	mov	r3, r1
 8016570:	4630      	mov	r0, r6
 8016572:	4639      	mov	r1, r7
 8016574:	f7e9 feb0 	bl	80002d8 <__aeabi_dsub>
 8016578:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801657a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801657e:	ea43 0308 	orr.w	r3, r3, r8
 8016582:	4313      	orrs	r3, r2
 8016584:	4606      	mov	r6, r0
 8016586:	460f      	mov	r7, r1
 8016588:	d054      	beq.n	8016634 <_strtod_l+0xb6c>
 801658a:	a339      	add	r3, pc, #228	; (adr r3, 8016670 <_strtod_l+0xba8>)
 801658c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016590:	f7ea facc 	bl	8000b2c <__aeabi_dcmplt>
 8016594:	2800      	cmp	r0, #0
 8016596:	f47f ace5 	bne.w	8015f64 <_strtod_l+0x49c>
 801659a:	a337      	add	r3, pc, #220	; (adr r3, 8016678 <_strtod_l+0xbb0>)
 801659c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165a0:	4630      	mov	r0, r6
 80165a2:	4639      	mov	r1, r7
 80165a4:	f7ea fae0 	bl	8000b68 <__aeabi_dcmpgt>
 80165a8:	2800      	cmp	r0, #0
 80165aa:	d095      	beq.n	80164d8 <_strtod_l+0xa10>
 80165ac:	e4da      	b.n	8015f64 <_strtod_l+0x49c>
 80165ae:	9b04      	ldr	r3, [sp, #16]
 80165b0:	b333      	cbz	r3, 8016600 <_strtod_l+0xb38>
 80165b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80165b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80165b8:	d822      	bhi.n	8016600 <_strtod_l+0xb38>
 80165ba:	a331      	add	r3, pc, #196	; (adr r3, 8016680 <_strtod_l+0xbb8>)
 80165bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165c0:	4630      	mov	r0, r6
 80165c2:	4639      	mov	r1, r7
 80165c4:	f7ea fabc 	bl	8000b40 <__aeabi_dcmple>
 80165c8:	b1a0      	cbz	r0, 80165f4 <_strtod_l+0xb2c>
 80165ca:	4639      	mov	r1, r7
 80165cc:	4630      	mov	r0, r6
 80165ce:	f7ea fb13 	bl	8000bf8 <__aeabi_d2uiz>
 80165d2:	2801      	cmp	r0, #1
 80165d4:	bf38      	it	cc
 80165d6:	2001      	movcc	r0, #1
 80165d8:	f7e9 ffbc 	bl	8000554 <__aeabi_ui2d>
 80165dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80165de:	4606      	mov	r6, r0
 80165e0:	460f      	mov	r7, r1
 80165e2:	bb23      	cbnz	r3, 801662e <_strtod_l+0xb66>
 80165e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80165e8:	9010      	str	r0, [sp, #64]	; 0x40
 80165ea:	9311      	str	r3, [sp, #68]	; 0x44
 80165ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80165f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80165f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80165f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80165f8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80165fc:	1a9b      	subs	r3, r3, r2
 80165fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8016600:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016604:	eeb0 0a48 	vmov.f32	s0, s16
 8016608:	eef0 0a68 	vmov.f32	s1, s17
 801660c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8016610:	f7ff f8fc 	bl	801580c <__ulp>
 8016614:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016618:	ec53 2b10 	vmov	r2, r3, d0
 801661c:	f7ea f814 	bl	8000648 <__aeabi_dmul>
 8016620:	ec53 2b18 	vmov	r2, r3, d8
 8016624:	f7e9 fe5a 	bl	80002dc <__adddf3>
 8016628:	4680      	mov	r8, r0
 801662a:	4689      	mov	r9, r1
 801662c:	e78d      	b.n	801654a <_strtod_l+0xa82>
 801662e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016632:	e7db      	b.n	80165ec <_strtod_l+0xb24>
 8016634:	a314      	add	r3, pc, #80	; (adr r3, 8016688 <_strtod_l+0xbc0>)
 8016636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801663a:	f7ea fa77 	bl	8000b2c <__aeabi_dcmplt>
 801663e:	e7b3      	b.n	80165a8 <_strtod_l+0xae0>
 8016640:	2300      	movs	r3, #0
 8016642:	930a      	str	r3, [sp, #40]	; 0x28
 8016644:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8016646:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016648:	6013      	str	r3, [r2, #0]
 801664a:	f7ff ba7c 	b.w	8015b46 <_strtod_l+0x7e>
 801664e:	2a65      	cmp	r2, #101	; 0x65
 8016650:	f43f ab75 	beq.w	8015d3e <_strtod_l+0x276>
 8016654:	2a45      	cmp	r2, #69	; 0x45
 8016656:	f43f ab72 	beq.w	8015d3e <_strtod_l+0x276>
 801665a:	2301      	movs	r3, #1
 801665c:	f7ff bbaa 	b.w	8015db4 <_strtod_l+0x2ec>
 8016660:	00000000 	.word	0x00000000
 8016664:	bff00000 	.word	0xbff00000
 8016668:	00000000 	.word	0x00000000
 801666c:	3ff00000 	.word	0x3ff00000
 8016670:	94a03595 	.word	0x94a03595
 8016674:	3fdfffff 	.word	0x3fdfffff
 8016678:	35afe535 	.word	0x35afe535
 801667c:	3fe00000 	.word	0x3fe00000
 8016680:	ffc00000 	.word	0xffc00000
 8016684:	41dfffff 	.word	0x41dfffff
 8016688:	94a03595 	.word	0x94a03595
 801668c:	3fcfffff 	.word	0x3fcfffff
 8016690:	3ff00000 	.word	0x3ff00000
 8016694:	3fe00000 	.word	0x3fe00000
 8016698:	7ff00000 	.word	0x7ff00000
 801669c:	7fe00000 	.word	0x7fe00000
 80166a0:	7c9fffff 	.word	0x7c9fffff
 80166a4:	7fefffff 	.word	0x7fefffff

080166a8 <_strtod_r>:
 80166a8:	4b01      	ldr	r3, [pc, #4]	; (80166b0 <_strtod_r+0x8>)
 80166aa:	f7ff ba0d 	b.w	8015ac8 <_strtod_l>
 80166ae:	bf00      	nop
 80166b0:	200000dc 	.word	0x200000dc

080166b4 <_strtol_l.constprop.0>:
 80166b4:	2b01      	cmp	r3, #1
 80166b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166ba:	d001      	beq.n	80166c0 <_strtol_l.constprop.0+0xc>
 80166bc:	2b24      	cmp	r3, #36	; 0x24
 80166be:	d906      	bls.n	80166ce <_strtol_l.constprop.0+0x1a>
 80166c0:	f7fd fe30 	bl	8014324 <__errno>
 80166c4:	2316      	movs	r3, #22
 80166c6:	6003      	str	r3, [r0, #0]
 80166c8:	2000      	movs	r0, #0
 80166ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166ce:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80167b4 <_strtol_l.constprop.0+0x100>
 80166d2:	460d      	mov	r5, r1
 80166d4:	462e      	mov	r6, r5
 80166d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80166da:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80166de:	f017 0708 	ands.w	r7, r7, #8
 80166e2:	d1f7      	bne.n	80166d4 <_strtol_l.constprop.0+0x20>
 80166e4:	2c2d      	cmp	r4, #45	; 0x2d
 80166e6:	d132      	bne.n	801674e <_strtol_l.constprop.0+0x9a>
 80166e8:	782c      	ldrb	r4, [r5, #0]
 80166ea:	2701      	movs	r7, #1
 80166ec:	1cb5      	adds	r5, r6, #2
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d05b      	beq.n	80167aa <_strtol_l.constprop.0+0xf6>
 80166f2:	2b10      	cmp	r3, #16
 80166f4:	d109      	bne.n	801670a <_strtol_l.constprop.0+0x56>
 80166f6:	2c30      	cmp	r4, #48	; 0x30
 80166f8:	d107      	bne.n	801670a <_strtol_l.constprop.0+0x56>
 80166fa:	782c      	ldrb	r4, [r5, #0]
 80166fc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8016700:	2c58      	cmp	r4, #88	; 0x58
 8016702:	d14d      	bne.n	80167a0 <_strtol_l.constprop.0+0xec>
 8016704:	786c      	ldrb	r4, [r5, #1]
 8016706:	2310      	movs	r3, #16
 8016708:	3502      	adds	r5, #2
 801670a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801670e:	f108 38ff 	add.w	r8, r8, #4294967295
 8016712:	f04f 0e00 	mov.w	lr, #0
 8016716:	fbb8 f9f3 	udiv	r9, r8, r3
 801671a:	4676      	mov	r6, lr
 801671c:	fb03 8a19 	mls	sl, r3, r9, r8
 8016720:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8016724:	f1bc 0f09 	cmp.w	ip, #9
 8016728:	d816      	bhi.n	8016758 <_strtol_l.constprop.0+0xa4>
 801672a:	4664      	mov	r4, ip
 801672c:	42a3      	cmp	r3, r4
 801672e:	dd24      	ble.n	801677a <_strtol_l.constprop.0+0xc6>
 8016730:	f1be 3fff 	cmp.w	lr, #4294967295
 8016734:	d008      	beq.n	8016748 <_strtol_l.constprop.0+0x94>
 8016736:	45b1      	cmp	r9, r6
 8016738:	d31c      	bcc.n	8016774 <_strtol_l.constprop.0+0xc0>
 801673a:	d101      	bne.n	8016740 <_strtol_l.constprop.0+0x8c>
 801673c:	45a2      	cmp	sl, r4
 801673e:	db19      	blt.n	8016774 <_strtol_l.constprop.0+0xc0>
 8016740:	fb06 4603 	mla	r6, r6, r3, r4
 8016744:	f04f 0e01 	mov.w	lr, #1
 8016748:	f815 4b01 	ldrb.w	r4, [r5], #1
 801674c:	e7e8      	b.n	8016720 <_strtol_l.constprop.0+0x6c>
 801674e:	2c2b      	cmp	r4, #43	; 0x2b
 8016750:	bf04      	itt	eq
 8016752:	782c      	ldrbeq	r4, [r5, #0]
 8016754:	1cb5      	addeq	r5, r6, #2
 8016756:	e7ca      	b.n	80166ee <_strtol_l.constprop.0+0x3a>
 8016758:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801675c:	f1bc 0f19 	cmp.w	ip, #25
 8016760:	d801      	bhi.n	8016766 <_strtol_l.constprop.0+0xb2>
 8016762:	3c37      	subs	r4, #55	; 0x37
 8016764:	e7e2      	b.n	801672c <_strtol_l.constprop.0+0x78>
 8016766:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801676a:	f1bc 0f19 	cmp.w	ip, #25
 801676e:	d804      	bhi.n	801677a <_strtol_l.constprop.0+0xc6>
 8016770:	3c57      	subs	r4, #87	; 0x57
 8016772:	e7db      	b.n	801672c <_strtol_l.constprop.0+0x78>
 8016774:	f04f 3eff 	mov.w	lr, #4294967295
 8016778:	e7e6      	b.n	8016748 <_strtol_l.constprop.0+0x94>
 801677a:	f1be 3fff 	cmp.w	lr, #4294967295
 801677e:	d105      	bne.n	801678c <_strtol_l.constprop.0+0xd8>
 8016780:	2322      	movs	r3, #34	; 0x22
 8016782:	6003      	str	r3, [r0, #0]
 8016784:	4646      	mov	r6, r8
 8016786:	b942      	cbnz	r2, 801679a <_strtol_l.constprop.0+0xe6>
 8016788:	4630      	mov	r0, r6
 801678a:	e79e      	b.n	80166ca <_strtol_l.constprop.0+0x16>
 801678c:	b107      	cbz	r7, 8016790 <_strtol_l.constprop.0+0xdc>
 801678e:	4276      	negs	r6, r6
 8016790:	2a00      	cmp	r2, #0
 8016792:	d0f9      	beq.n	8016788 <_strtol_l.constprop.0+0xd4>
 8016794:	f1be 0f00 	cmp.w	lr, #0
 8016798:	d000      	beq.n	801679c <_strtol_l.constprop.0+0xe8>
 801679a:	1e69      	subs	r1, r5, #1
 801679c:	6011      	str	r1, [r2, #0]
 801679e:	e7f3      	b.n	8016788 <_strtol_l.constprop.0+0xd4>
 80167a0:	2430      	movs	r4, #48	; 0x30
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d1b1      	bne.n	801670a <_strtol_l.constprop.0+0x56>
 80167a6:	2308      	movs	r3, #8
 80167a8:	e7af      	b.n	801670a <_strtol_l.constprop.0+0x56>
 80167aa:	2c30      	cmp	r4, #48	; 0x30
 80167ac:	d0a5      	beq.n	80166fa <_strtol_l.constprop.0+0x46>
 80167ae:	230a      	movs	r3, #10
 80167b0:	e7ab      	b.n	801670a <_strtol_l.constprop.0+0x56>
 80167b2:	bf00      	nop
 80167b4:	08018c91 	.word	0x08018c91

080167b8 <_strtol_r>:
 80167b8:	f7ff bf7c 	b.w	80166b4 <_strtol_l.constprop.0>

080167bc <__ssputs_r>:
 80167bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80167c0:	688e      	ldr	r6, [r1, #8]
 80167c2:	461f      	mov	r7, r3
 80167c4:	42be      	cmp	r6, r7
 80167c6:	680b      	ldr	r3, [r1, #0]
 80167c8:	4682      	mov	sl, r0
 80167ca:	460c      	mov	r4, r1
 80167cc:	4690      	mov	r8, r2
 80167ce:	d82c      	bhi.n	801682a <__ssputs_r+0x6e>
 80167d0:	898a      	ldrh	r2, [r1, #12]
 80167d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80167d6:	d026      	beq.n	8016826 <__ssputs_r+0x6a>
 80167d8:	6965      	ldr	r5, [r4, #20]
 80167da:	6909      	ldr	r1, [r1, #16]
 80167dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80167e0:	eba3 0901 	sub.w	r9, r3, r1
 80167e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80167e8:	1c7b      	adds	r3, r7, #1
 80167ea:	444b      	add	r3, r9
 80167ec:	106d      	asrs	r5, r5, #1
 80167ee:	429d      	cmp	r5, r3
 80167f0:	bf38      	it	cc
 80167f2:	461d      	movcc	r5, r3
 80167f4:	0553      	lsls	r3, r2, #21
 80167f6:	d527      	bpl.n	8016848 <__ssputs_r+0x8c>
 80167f8:	4629      	mov	r1, r5
 80167fa:	f7fc fc77 	bl	80130ec <_malloc_r>
 80167fe:	4606      	mov	r6, r0
 8016800:	b360      	cbz	r0, 801685c <__ssputs_r+0xa0>
 8016802:	6921      	ldr	r1, [r4, #16]
 8016804:	464a      	mov	r2, r9
 8016806:	f7fd fdba 	bl	801437e <memcpy>
 801680a:	89a3      	ldrh	r3, [r4, #12]
 801680c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016814:	81a3      	strh	r3, [r4, #12]
 8016816:	6126      	str	r6, [r4, #16]
 8016818:	6165      	str	r5, [r4, #20]
 801681a:	444e      	add	r6, r9
 801681c:	eba5 0509 	sub.w	r5, r5, r9
 8016820:	6026      	str	r6, [r4, #0]
 8016822:	60a5      	str	r5, [r4, #8]
 8016824:	463e      	mov	r6, r7
 8016826:	42be      	cmp	r6, r7
 8016828:	d900      	bls.n	801682c <__ssputs_r+0x70>
 801682a:	463e      	mov	r6, r7
 801682c:	6820      	ldr	r0, [r4, #0]
 801682e:	4632      	mov	r2, r6
 8016830:	4641      	mov	r1, r8
 8016832:	f7fd fca4 	bl	801417e <memmove>
 8016836:	68a3      	ldr	r3, [r4, #8]
 8016838:	1b9b      	subs	r3, r3, r6
 801683a:	60a3      	str	r3, [r4, #8]
 801683c:	6823      	ldr	r3, [r4, #0]
 801683e:	4433      	add	r3, r6
 8016840:	6023      	str	r3, [r4, #0]
 8016842:	2000      	movs	r0, #0
 8016844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016848:	462a      	mov	r2, r5
 801684a:	f000 ff30 	bl	80176ae <_realloc_r>
 801684e:	4606      	mov	r6, r0
 8016850:	2800      	cmp	r0, #0
 8016852:	d1e0      	bne.n	8016816 <__ssputs_r+0x5a>
 8016854:	6921      	ldr	r1, [r4, #16]
 8016856:	4650      	mov	r0, sl
 8016858:	f7fe fc20 	bl	801509c <_free_r>
 801685c:	230c      	movs	r3, #12
 801685e:	f8ca 3000 	str.w	r3, [sl]
 8016862:	89a3      	ldrh	r3, [r4, #12]
 8016864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016868:	81a3      	strh	r3, [r4, #12]
 801686a:	f04f 30ff 	mov.w	r0, #4294967295
 801686e:	e7e9      	b.n	8016844 <__ssputs_r+0x88>

08016870 <_svfiprintf_r>:
 8016870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016874:	4698      	mov	r8, r3
 8016876:	898b      	ldrh	r3, [r1, #12]
 8016878:	061b      	lsls	r3, r3, #24
 801687a:	b09d      	sub	sp, #116	; 0x74
 801687c:	4607      	mov	r7, r0
 801687e:	460d      	mov	r5, r1
 8016880:	4614      	mov	r4, r2
 8016882:	d50e      	bpl.n	80168a2 <_svfiprintf_r+0x32>
 8016884:	690b      	ldr	r3, [r1, #16]
 8016886:	b963      	cbnz	r3, 80168a2 <_svfiprintf_r+0x32>
 8016888:	2140      	movs	r1, #64	; 0x40
 801688a:	f7fc fc2f 	bl	80130ec <_malloc_r>
 801688e:	6028      	str	r0, [r5, #0]
 8016890:	6128      	str	r0, [r5, #16]
 8016892:	b920      	cbnz	r0, 801689e <_svfiprintf_r+0x2e>
 8016894:	230c      	movs	r3, #12
 8016896:	603b      	str	r3, [r7, #0]
 8016898:	f04f 30ff 	mov.w	r0, #4294967295
 801689c:	e0d0      	b.n	8016a40 <_svfiprintf_r+0x1d0>
 801689e:	2340      	movs	r3, #64	; 0x40
 80168a0:	616b      	str	r3, [r5, #20]
 80168a2:	2300      	movs	r3, #0
 80168a4:	9309      	str	r3, [sp, #36]	; 0x24
 80168a6:	2320      	movs	r3, #32
 80168a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80168ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80168b0:	2330      	movs	r3, #48	; 0x30
 80168b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8016a58 <_svfiprintf_r+0x1e8>
 80168b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80168ba:	f04f 0901 	mov.w	r9, #1
 80168be:	4623      	mov	r3, r4
 80168c0:	469a      	mov	sl, r3
 80168c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80168c6:	b10a      	cbz	r2, 80168cc <_svfiprintf_r+0x5c>
 80168c8:	2a25      	cmp	r2, #37	; 0x25
 80168ca:	d1f9      	bne.n	80168c0 <_svfiprintf_r+0x50>
 80168cc:	ebba 0b04 	subs.w	fp, sl, r4
 80168d0:	d00b      	beq.n	80168ea <_svfiprintf_r+0x7a>
 80168d2:	465b      	mov	r3, fp
 80168d4:	4622      	mov	r2, r4
 80168d6:	4629      	mov	r1, r5
 80168d8:	4638      	mov	r0, r7
 80168da:	f7ff ff6f 	bl	80167bc <__ssputs_r>
 80168de:	3001      	adds	r0, #1
 80168e0:	f000 80a9 	beq.w	8016a36 <_svfiprintf_r+0x1c6>
 80168e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80168e6:	445a      	add	r2, fp
 80168e8:	9209      	str	r2, [sp, #36]	; 0x24
 80168ea:	f89a 3000 	ldrb.w	r3, [sl]
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	f000 80a1 	beq.w	8016a36 <_svfiprintf_r+0x1c6>
 80168f4:	2300      	movs	r3, #0
 80168f6:	f04f 32ff 	mov.w	r2, #4294967295
 80168fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80168fe:	f10a 0a01 	add.w	sl, sl, #1
 8016902:	9304      	str	r3, [sp, #16]
 8016904:	9307      	str	r3, [sp, #28]
 8016906:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801690a:	931a      	str	r3, [sp, #104]	; 0x68
 801690c:	4654      	mov	r4, sl
 801690e:	2205      	movs	r2, #5
 8016910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016914:	4850      	ldr	r0, [pc, #320]	; (8016a58 <_svfiprintf_r+0x1e8>)
 8016916:	f7e9 fc83 	bl	8000220 <memchr>
 801691a:	9a04      	ldr	r2, [sp, #16]
 801691c:	b9d8      	cbnz	r0, 8016956 <_svfiprintf_r+0xe6>
 801691e:	06d0      	lsls	r0, r2, #27
 8016920:	bf44      	itt	mi
 8016922:	2320      	movmi	r3, #32
 8016924:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016928:	0711      	lsls	r1, r2, #28
 801692a:	bf44      	itt	mi
 801692c:	232b      	movmi	r3, #43	; 0x2b
 801692e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016932:	f89a 3000 	ldrb.w	r3, [sl]
 8016936:	2b2a      	cmp	r3, #42	; 0x2a
 8016938:	d015      	beq.n	8016966 <_svfiprintf_r+0xf6>
 801693a:	9a07      	ldr	r2, [sp, #28]
 801693c:	4654      	mov	r4, sl
 801693e:	2000      	movs	r0, #0
 8016940:	f04f 0c0a 	mov.w	ip, #10
 8016944:	4621      	mov	r1, r4
 8016946:	f811 3b01 	ldrb.w	r3, [r1], #1
 801694a:	3b30      	subs	r3, #48	; 0x30
 801694c:	2b09      	cmp	r3, #9
 801694e:	d94d      	bls.n	80169ec <_svfiprintf_r+0x17c>
 8016950:	b1b0      	cbz	r0, 8016980 <_svfiprintf_r+0x110>
 8016952:	9207      	str	r2, [sp, #28]
 8016954:	e014      	b.n	8016980 <_svfiprintf_r+0x110>
 8016956:	eba0 0308 	sub.w	r3, r0, r8
 801695a:	fa09 f303 	lsl.w	r3, r9, r3
 801695e:	4313      	orrs	r3, r2
 8016960:	9304      	str	r3, [sp, #16]
 8016962:	46a2      	mov	sl, r4
 8016964:	e7d2      	b.n	801690c <_svfiprintf_r+0x9c>
 8016966:	9b03      	ldr	r3, [sp, #12]
 8016968:	1d19      	adds	r1, r3, #4
 801696a:	681b      	ldr	r3, [r3, #0]
 801696c:	9103      	str	r1, [sp, #12]
 801696e:	2b00      	cmp	r3, #0
 8016970:	bfbb      	ittet	lt
 8016972:	425b      	neglt	r3, r3
 8016974:	f042 0202 	orrlt.w	r2, r2, #2
 8016978:	9307      	strge	r3, [sp, #28]
 801697a:	9307      	strlt	r3, [sp, #28]
 801697c:	bfb8      	it	lt
 801697e:	9204      	strlt	r2, [sp, #16]
 8016980:	7823      	ldrb	r3, [r4, #0]
 8016982:	2b2e      	cmp	r3, #46	; 0x2e
 8016984:	d10c      	bne.n	80169a0 <_svfiprintf_r+0x130>
 8016986:	7863      	ldrb	r3, [r4, #1]
 8016988:	2b2a      	cmp	r3, #42	; 0x2a
 801698a:	d134      	bne.n	80169f6 <_svfiprintf_r+0x186>
 801698c:	9b03      	ldr	r3, [sp, #12]
 801698e:	1d1a      	adds	r2, r3, #4
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	9203      	str	r2, [sp, #12]
 8016994:	2b00      	cmp	r3, #0
 8016996:	bfb8      	it	lt
 8016998:	f04f 33ff 	movlt.w	r3, #4294967295
 801699c:	3402      	adds	r4, #2
 801699e:	9305      	str	r3, [sp, #20]
 80169a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8016a68 <_svfiprintf_r+0x1f8>
 80169a4:	7821      	ldrb	r1, [r4, #0]
 80169a6:	2203      	movs	r2, #3
 80169a8:	4650      	mov	r0, sl
 80169aa:	f7e9 fc39 	bl	8000220 <memchr>
 80169ae:	b138      	cbz	r0, 80169c0 <_svfiprintf_r+0x150>
 80169b0:	9b04      	ldr	r3, [sp, #16]
 80169b2:	eba0 000a 	sub.w	r0, r0, sl
 80169b6:	2240      	movs	r2, #64	; 0x40
 80169b8:	4082      	lsls	r2, r0
 80169ba:	4313      	orrs	r3, r2
 80169bc:	3401      	adds	r4, #1
 80169be:	9304      	str	r3, [sp, #16]
 80169c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80169c4:	4825      	ldr	r0, [pc, #148]	; (8016a5c <_svfiprintf_r+0x1ec>)
 80169c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80169ca:	2206      	movs	r2, #6
 80169cc:	f7e9 fc28 	bl	8000220 <memchr>
 80169d0:	2800      	cmp	r0, #0
 80169d2:	d038      	beq.n	8016a46 <_svfiprintf_r+0x1d6>
 80169d4:	4b22      	ldr	r3, [pc, #136]	; (8016a60 <_svfiprintf_r+0x1f0>)
 80169d6:	bb1b      	cbnz	r3, 8016a20 <_svfiprintf_r+0x1b0>
 80169d8:	9b03      	ldr	r3, [sp, #12]
 80169da:	3307      	adds	r3, #7
 80169dc:	f023 0307 	bic.w	r3, r3, #7
 80169e0:	3308      	adds	r3, #8
 80169e2:	9303      	str	r3, [sp, #12]
 80169e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80169e6:	4433      	add	r3, r6
 80169e8:	9309      	str	r3, [sp, #36]	; 0x24
 80169ea:	e768      	b.n	80168be <_svfiprintf_r+0x4e>
 80169ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80169f0:	460c      	mov	r4, r1
 80169f2:	2001      	movs	r0, #1
 80169f4:	e7a6      	b.n	8016944 <_svfiprintf_r+0xd4>
 80169f6:	2300      	movs	r3, #0
 80169f8:	3401      	adds	r4, #1
 80169fa:	9305      	str	r3, [sp, #20]
 80169fc:	4619      	mov	r1, r3
 80169fe:	f04f 0c0a 	mov.w	ip, #10
 8016a02:	4620      	mov	r0, r4
 8016a04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016a08:	3a30      	subs	r2, #48	; 0x30
 8016a0a:	2a09      	cmp	r2, #9
 8016a0c:	d903      	bls.n	8016a16 <_svfiprintf_r+0x1a6>
 8016a0e:	2b00      	cmp	r3, #0
 8016a10:	d0c6      	beq.n	80169a0 <_svfiprintf_r+0x130>
 8016a12:	9105      	str	r1, [sp, #20]
 8016a14:	e7c4      	b.n	80169a0 <_svfiprintf_r+0x130>
 8016a16:	fb0c 2101 	mla	r1, ip, r1, r2
 8016a1a:	4604      	mov	r4, r0
 8016a1c:	2301      	movs	r3, #1
 8016a1e:	e7f0      	b.n	8016a02 <_svfiprintf_r+0x192>
 8016a20:	ab03      	add	r3, sp, #12
 8016a22:	9300      	str	r3, [sp, #0]
 8016a24:	462a      	mov	r2, r5
 8016a26:	4b0f      	ldr	r3, [pc, #60]	; (8016a64 <_svfiprintf_r+0x1f4>)
 8016a28:	a904      	add	r1, sp, #16
 8016a2a:	4638      	mov	r0, r7
 8016a2c:	f7fc fc8a 	bl	8013344 <_printf_float>
 8016a30:	1c42      	adds	r2, r0, #1
 8016a32:	4606      	mov	r6, r0
 8016a34:	d1d6      	bne.n	80169e4 <_svfiprintf_r+0x174>
 8016a36:	89ab      	ldrh	r3, [r5, #12]
 8016a38:	065b      	lsls	r3, r3, #25
 8016a3a:	f53f af2d 	bmi.w	8016898 <_svfiprintf_r+0x28>
 8016a3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016a40:	b01d      	add	sp, #116	; 0x74
 8016a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a46:	ab03      	add	r3, sp, #12
 8016a48:	9300      	str	r3, [sp, #0]
 8016a4a:	462a      	mov	r2, r5
 8016a4c:	4b05      	ldr	r3, [pc, #20]	; (8016a64 <_svfiprintf_r+0x1f4>)
 8016a4e:	a904      	add	r1, sp, #16
 8016a50:	4638      	mov	r0, r7
 8016a52:	f7fc ff1b 	bl	801388c <_printf_i>
 8016a56:	e7eb      	b.n	8016a30 <_svfiprintf_r+0x1c0>
 8016a58:	08018d91 	.word	0x08018d91
 8016a5c:	08018d9b 	.word	0x08018d9b
 8016a60:	08013345 	.word	0x08013345
 8016a64:	080167bd 	.word	0x080167bd
 8016a68:	08018d97 	.word	0x08018d97

08016a6c <__sfputc_r>:
 8016a6c:	6893      	ldr	r3, [r2, #8]
 8016a6e:	3b01      	subs	r3, #1
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	b410      	push	{r4}
 8016a74:	6093      	str	r3, [r2, #8]
 8016a76:	da08      	bge.n	8016a8a <__sfputc_r+0x1e>
 8016a78:	6994      	ldr	r4, [r2, #24]
 8016a7a:	42a3      	cmp	r3, r4
 8016a7c:	db01      	blt.n	8016a82 <__sfputc_r+0x16>
 8016a7e:	290a      	cmp	r1, #10
 8016a80:	d103      	bne.n	8016a8a <__sfputc_r+0x1e>
 8016a82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016a86:	f000 b9e3 	b.w	8016e50 <__swbuf_r>
 8016a8a:	6813      	ldr	r3, [r2, #0]
 8016a8c:	1c58      	adds	r0, r3, #1
 8016a8e:	6010      	str	r0, [r2, #0]
 8016a90:	7019      	strb	r1, [r3, #0]
 8016a92:	4608      	mov	r0, r1
 8016a94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016a98:	4770      	bx	lr

08016a9a <__sfputs_r>:
 8016a9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a9c:	4606      	mov	r6, r0
 8016a9e:	460f      	mov	r7, r1
 8016aa0:	4614      	mov	r4, r2
 8016aa2:	18d5      	adds	r5, r2, r3
 8016aa4:	42ac      	cmp	r4, r5
 8016aa6:	d101      	bne.n	8016aac <__sfputs_r+0x12>
 8016aa8:	2000      	movs	r0, #0
 8016aaa:	e007      	b.n	8016abc <__sfputs_r+0x22>
 8016aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016ab0:	463a      	mov	r2, r7
 8016ab2:	4630      	mov	r0, r6
 8016ab4:	f7ff ffda 	bl	8016a6c <__sfputc_r>
 8016ab8:	1c43      	adds	r3, r0, #1
 8016aba:	d1f3      	bne.n	8016aa4 <__sfputs_r+0xa>
 8016abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016ac0 <_vfiprintf_r>:
 8016ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ac4:	460d      	mov	r5, r1
 8016ac6:	b09d      	sub	sp, #116	; 0x74
 8016ac8:	4614      	mov	r4, r2
 8016aca:	4698      	mov	r8, r3
 8016acc:	4606      	mov	r6, r0
 8016ace:	b118      	cbz	r0, 8016ad8 <_vfiprintf_r+0x18>
 8016ad0:	6a03      	ldr	r3, [r0, #32]
 8016ad2:	b90b      	cbnz	r3, 8016ad8 <_vfiprintf_r+0x18>
 8016ad4:	f7fd fa98 	bl	8014008 <__sinit>
 8016ad8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016ada:	07d9      	lsls	r1, r3, #31
 8016adc:	d405      	bmi.n	8016aea <_vfiprintf_r+0x2a>
 8016ade:	89ab      	ldrh	r3, [r5, #12]
 8016ae0:	059a      	lsls	r2, r3, #22
 8016ae2:	d402      	bmi.n	8016aea <_vfiprintf_r+0x2a>
 8016ae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016ae6:	f7fd fc48 	bl	801437a <__retarget_lock_acquire_recursive>
 8016aea:	89ab      	ldrh	r3, [r5, #12]
 8016aec:	071b      	lsls	r3, r3, #28
 8016aee:	d501      	bpl.n	8016af4 <_vfiprintf_r+0x34>
 8016af0:	692b      	ldr	r3, [r5, #16]
 8016af2:	b99b      	cbnz	r3, 8016b1c <_vfiprintf_r+0x5c>
 8016af4:	4629      	mov	r1, r5
 8016af6:	4630      	mov	r0, r6
 8016af8:	f000 f9e8 	bl	8016ecc <__swsetup_r>
 8016afc:	b170      	cbz	r0, 8016b1c <_vfiprintf_r+0x5c>
 8016afe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016b00:	07dc      	lsls	r4, r3, #31
 8016b02:	d504      	bpl.n	8016b0e <_vfiprintf_r+0x4e>
 8016b04:	f04f 30ff 	mov.w	r0, #4294967295
 8016b08:	b01d      	add	sp, #116	; 0x74
 8016b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b0e:	89ab      	ldrh	r3, [r5, #12]
 8016b10:	0598      	lsls	r0, r3, #22
 8016b12:	d4f7      	bmi.n	8016b04 <_vfiprintf_r+0x44>
 8016b14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016b16:	f7fd fc31 	bl	801437c <__retarget_lock_release_recursive>
 8016b1a:	e7f3      	b.n	8016b04 <_vfiprintf_r+0x44>
 8016b1c:	2300      	movs	r3, #0
 8016b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8016b20:	2320      	movs	r3, #32
 8016b22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016b26:	f8cd 800c 	str.w	r8, [sp, #12]
 8016b2a:	2330      	movs	r3, #48	; 0x30
 8016b2c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8016ce0 <_vfiprintf_r+0x220>
 8016b30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016b34:	f04f 0901 	mov.w	r9, #1
 8016b38:	4623      	mov	r3, r4
 8016b3a:	469a      	mov	sl, r3
 8016b3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016b40:	b10a      	cbz	r2, 8016b46 <_vfiprintf_r+0x86>
 8016b42:	2a25      	cmp	r2, #37	; 0x25
 8016b44:	d1f9      	bne.n	8016b3a <_vfiprintf_r+0x7a>
 8016b46:	ebba 0b04 	subs.w	fp, sl, r4
 8016b4a:	d00b      	beq.n	8016b64 <_vfiprintf_r+0xa4>
 8016b4c:	465b      	mov	r3, fp
 8016b4e:	4622      	mov	r2, r4
 8016b50:	4629      	mov	r1, r5
 8016b52:	4630      	mov	r0, r6
 8016b54:	f7ff ffa1 	bl	8016a9a <__sfputs_r>
 8016b58:	3001      	adds	r0, #1
 8016b5a:	f000 80a9 	beq.w	8016cb0 <_vfiprintf_r+0x1f0>
 8016b5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016b60:	445a      	add	r2, fp
 8016b62:	9209      	str	r2, [sp, #36]	; 0x24
 8016b64:	f89a 3000 	ldrb.w	r3, [sl]
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	f000 80a1 	beq.w	8016cb0 <_vfiprintf_r+0x1f0>
 8016b6e:	2300      	movs	r3, #0
 8016b70:	f04f 32ff 	mov.w	r2, #4294967295
 8016b74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016b78:	f10a 0a01 	add.w	sl, sl, #1
 8016b7c:	9304      	str	r3, [sp, #16]
 8016b7e:	9307      	str	r3, [sp, #28]
 8016b80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016b84:	931a      	str	r3, [sp, #104]	; 0x68
 8016b86:	4654      	mov	r4, sl
 8016b88:	2205      	movs	r2, #5
 8016b8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b8e:	4854      	ldr	r0, [pc, #336]	; (8016ce0 <_vfiprintf_r+0x220>)
 8016b90:	f7e9 fb46 	bl	8000220 <memchr>
 8016b94:	9a04      	ldr	r2, [sp, #16]
 8016b96:	b9d8      	cbnz	r0, 8016bd0 <_vfiprintf_r+0x110>
 8016b98:	06d1      	lsls	r1, r2, #27
 8016b9a:	bf44      	itt	mi
 8016b9c:	2320      	movmi	r3, #32
 8016b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016ba2:	0713      	lsls	r3, r2, #28
 8016ba4:	bf44      	itt	mi
 8016ba6:	232b      	movmi	r3, #43	; 0x2b
 8016ba8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016bac:	f89a 3000 	ldrb.w	r3, [sl]
 8016bb0:	2b2a      	cmp	r3, #42	; 0x2a
 8016bb2:	d015      	beq.n	8016be0 <_vfiprintf_r+0x120>
 8016bb4:	9a07      	ldr	r2, [sp, #28]
 8016bb6:	4654      	mov	r4, sl
 8016bb8:	2000      	movs	r0, #0
 8016bba:	f04f 0c0a 	mov.w	ip, #10
 8016bbe:	4621      	mov	r1, r4
 8016bc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016bc4:	3b30      	subs	r3, #48	; 0x30
 8016bc6:	2b09      	cmp	r3, #9
 8016bc8:	d94d      	bls.n	8016c66 <_vfiprintf_r+0x1a6>
 8016bca:	b1b0      	cbz	r0, 8016bfa <_vfiprintf_r+0x13a>
 8016bcc:	9207      	str	r2, [sp, #28]
 8016bce:	e014      	b.n	8016bfa <_vfiprintf_r+0x13a>
 8016bd0:	eba0 0308 	sub.w	r3, r0, r8
 8016bd4:	fa09 f303 	lsl.w	r3, r9, r3
 8016bd8:	4313      	orrs	r3, r2
 8016bda:	9304      	str	r3, [sp, #16]
 8016bdc:	46a2      	mov	sl, r4
 8016bde:	e7d2      	b.n	8016b86 <_vfiprintf_r+0xc6>
 8016be0:	9b03      	ldr	r3, [sp, #12]
 8016be2:	1d19      	adds	r1, r3, #4
 8016be4:	681b      	ldr	r3, [r3, #0]
 8016be6:	9103      	str	r1, [sp, #12]
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	bfbb      	ittet	lt
 8016bec:	425b      	neglt	r3, r3
 8016bee:	f042 0202 	orrlt.w	r2, r2, #2
 8016bf2:	9307      	strge	r3, [sp, #28]
 8016bf4:	9307      	strlt	r3, [sp, #28]
 8016bf6:	bfb8      	it	lt
 8016bf8:	9204      	strlt	r2, [sp, #16]
 8016bfa:	7823      	ldrb	r3, [r4, #0]
 8016bfc:	2b2e      	cmp	r3, #46	; 0x2e
 8016bfe:	d10c      	bne.n	8016c1a <_vfiprintf_r+0x15a>
 8016c00:	7863      	ldrb	r3, [r4, #1]
 8016c02:	2b2a      	cmp	r3, #42	; 0x2a
 8016c04:	d134      	bne.n	8016c70 <_vfiprintf_r+0x1b0>
 8016c06:	9b03      	ldr	r3, [sp, #12]
 8016c08:	1d1a      	adds	r2, r3, #4
 8016c0a:	681b      	ldr	r3, [r3, #0]
 8016c0c:	9203      	str	r2, [sp, #12]
 8016c0e:	2b00      	cmp	r3, #0
 8016c10:	bfb8      	it	lt
 8016c12:	f04f 33ff 	movlt.w	r3, #4294967295
 8016c16:	3402      	adds	r4, #2
 8016c18:	9305      	str	r3, [sp, #20]
 8016c1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8016cf0 <_vfiprintf_r+0x230>
 8016c1e:	7821      	ldrb	r1, [r4, #0]
 8016c20:	2203      	movs	r2, #3
 8016c22:	4650      	mov	r0, sl
 8016c24:	f7e9 fafc 	bl	8000220 <memchr>
 8016c28:	b138      	cbz	r0, 8016c3a <_vfiprintf_r+0x17a>
 8016c2a:	9b04      	ldr	r3, [sp, #16]
 8016c2c:	eba0 000a 	sub.w	r0, r0, sl
 8016c30:	2240      	movs	r2, #64	; 0x40
 8016c32:	4082      	lsls	r2, r0
 8016c34:	4313      	orrs	r3, r2
 8016c36:	3401      	adds	r4, #1
 8016c38:	9304      	str	r3, [sp, #16]
 8016c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c3e:	4829      	ldr	r0, [pc, #164]	; (8016ce4 <_vfiprintf_r+0x224>)
 8016c40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016c44:	2206      	movs	r2, #6
 8016c46:	f7e9 faeb 	bl	8000220 <memchr>
 8016c4a:	2800      	cmp	r0, #0
 8016c4c:	d03f      	beq.n	8016cce <_vfiprintf_r+0x20e>
 8016c4e:	4b26      	ldr	r3, [pc, #152]	; (8016ce8 <_vfiprintf_r+0x228>)
 8016c50:	bb1b      	cbnz	r3, 8016c9a <_vfiprintf_r+0x1da>
 8016c52:	9b03      	ldr	r3, [sp, #12]
 8016c54:	3307      	adds	r3, #7
 8016c56:	f023 0307 	bic.w	r3, r3, #7
 8016c5a:	3308      	adds	r3, #8
 8016c5c:	9303      	str	r3, [sp, #12]
 8016c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016c60:	443b      	add	r3, r7
 8016c62:	9309      	str	r3, [sp, #36]	; 0x24
 8016c64:	e768      	b.n	8016b38 <_vfiprintf_r+0x78>
 8016c66:	fb0c 3202 	mla	r2, ip, r2, r3
 8016c6a:	460c      	mov	r4, r1
 8016c6c:	2001      	movs	r0, #1
 8016c6e:	e7a6      	b.n	8016bbe <_vfiprintf_r+0xfe>
 8016c70:	2300      	movs	r3, #0
 8016c72:	3401      	adds	r4, #1
 8016c74:	9305      	str	r3, [sp, #20]
 8016c76:	4619      	mov	r1, r3
 8016c78:	f04f 0c0a 	mov.w	ip, #10
 8016c7c:	4620      	mov	r0, r4
 8016c7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016c82:	3a30      	subs	r2, #48	; 0x30
 8016c84:	2a09      	cmp	r2, #9
 8016c86:	d903      	bls.n	8016c90 <_vfiprintf_r+0x1d0>
 8016c88:	2b00      	cmp	r3, #0
 8016c8a:	d0c6      	beq.n	8016c1a <_vfiprintf_r+0x15a>
 8016c8c:	9105      	str	r1, [sp, #20]
 8016c8e:	e7c4      	b.n	8016c1a <_vfiprintf_r+0x15a>
 8016c90:	fb0c 2101 	mla	r1, ip, r1, r2
 8016c94:	4604      	mov	r4, r0
 8016c96:	2301      	movs	r3, #1
 8016c98:	e7f0      	b.n	8016c7c <_vfiprintf_r+0x1bc>
 8016c9a:	ab03      	add	r3, sp, #12
 8016c9c:	9300      	str	r3, [sp, #0]
 8016c9e:	462a      	mov	r2, r5
 8016ca0:	4b12      	ldr	r3, [pc, #72]	; (8016cec <_vfiprintf_r+0x22c>)
 8016ca2:	a904      	add	r1, sp, #16
 8016ca4:	4630      	mov	r0, r6
 8016ca6:	f7fc fb4d 	bl	8013344 <_printf_float>
 8016caa:	4607      	mov	r7, r0
 8016cac:	1c78      	adds	r0, r7, #1
 8016cae:	d1d6      	bne.n	8016c5e <_vfiprintf_r+0x19e>
 8016cb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016cb2:	07d9      	lsls	r1, r3, #31
 8016cb4:	d405      	bmi.n	8016cc2 <_vfiprintf_r+0x202>
 8016cb6:	89ab      	ldrh	r3, [r5, #12]
 8016cb8:	059a      	lsls	r2, r3, #22
 8016cba:	d402      	bmi.n	8016cc2 <_vfiprintf_r+0x202>
 8016cbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016cbe:	f7fd fb5d 	bl	801437c <__retarget_lock_release_recursive>
 8016cc2:	89ab      	ldrh	r3, [r5, #12]
 8016cc4:	065b      	lsls	r3, r3, #25
 8016cc6:	f53f af1d 	bmi.w	8016b04 <_vfiprintf_r+0x44>
 8016cca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016ccc:	e71c      	b.n	8016b08 <_vfiprintf_r+0x48>
 8016cce:	ab03      	add	r3, sp, #12
 8016cd0:	9300      	str	r3, [sp, #0]
 8016cd2:	462a      	mov	r2, r5
 8016cd4:	4b05      	ldr	r3, [pc, #20]	; (8016cec <_vfiprintf_r+0x22c>)
 8016cd6:	a904      	add	r1, sp, #16
 8016cd8:	4630      	mov	r0, r6
 8016cda:	f7fc fdd7 	bl	801388c <_printf_i>
 8016cde:	e7e4      	b.n	8016caa <_vfiprintf_r+0x1ea>
 8016ce0:	08018d91 	.word	0x08018d91
 8016ce4:	08018d9b 	.word	0x08018d9b
 8016ce8:	08013345 	.word	0x08013345
 8016cec:	08016a9b 	.word	0x08016a9b
 8016cf0:	08018d97 	.word	0x08018d97

08016cf4 <__sflush_r>:
 8016cf4:	898a      	ldrh	r2, [r1, #12]
 8016cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cfa:	4605      	mov	r5, r0
 8016cfc:	0710      	lsls	r0, r2, #28
 8016cfe:	460c      	mov	r4, r1
 8016d00:	d458      	bmi.n	8016db4 <__sflush_r+0xc0>
 8016d02:	684b      	ldr	r3, [r1, #4]
 8016d04:	2b00      	cmp	r3, #0
 8016d06:	dc05      	bgt.n	8016d14 <__sflush_r+0x20>
 8016d08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	dc02      	bgt.n	8016d14 <__sflush_r+0x20>
 8016d0e:	2000      	movs	r0, #0
 8016d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016d16:	2e00      	cmp	r6, #0
 8016d18:	d0f9      	beq.n	8016d0e <__sflush_r+0x1a>
 8016d1a:	2300      	movs	r3, #0
 8016d1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016d20:	682f      	ldr	r7, [r5, #0]
 8016d22:	6a21      	ldr	r1, [r4, #32]
 8016d24:	602b      	str	r3, [r5, #0]
 8016d26:	d032      	beq.n	8016d8e <__sflush_r+0x9a>
 8016d28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016d2a:	89a3      	ldrh	r3, [r4, #12]
 8016d2c:	075a      	lsls	r2, r3, #29
 8016d2e:	d505      	bpl.n	8016d3c <__sflush_r+0x48>
 8016d30:	6863      	ldr	r3, [r4, #4]
 8016d32:	1ac0      	subs	r0, r0, r3
 8016d34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016d36:	b10b      	cbz	r3, 8016d3c <__sflush_r+0x48>
 8016d38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016d3a:	1ac0      	subs	r0, r0, r3
 8016d3c:	2300      	movs	r3, #0
 8016d3e:	4602      	mov	r2, r0
 8016d40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016d42:	6a21      	ldr	r1, [r4, #32]
 8016d44:	4628      	mov	r0, r5
 8016d46:	47b0      	blx	r6
 8016d48:	1c43      	adds	r3, r0, #1
 8016d4a:	89a3      	ldrh	r3, [r4, #12]
 8016d4c:	d106      	bne.n	8016d5c <__sflush_r+0x68>
 8016d4e:	6829      	ldr	r1, [r5, #0]
 8016d50:	291d      	cmp	r1, #29
 8016d52:	d82b      	bhi.n	8016dac <__sflush_r+0xb8>
 8016d54:	4a29      	ldr	r2, [pc, #164]	; (8016dfc <__sflush_r+0x108>)
 8016d56:	410a      	asrs	r2, r1
 8016d58:	07d6      	lsls	r6, r2, #31
 8016d5a:	d427      	bmi.n	8016dac <__sflush_r+0xb8>
 8016d5c:	2200      	movs	r2, #0
 8016d5e:	6062      	str	r2, [r4, #4]
 8016d60:	04d9      	lsls	r1, r3, #19
 8016d62:	6922      	ldr	r2, [r4, #16]
 8016d64:	6022      	str	r2, [r4, #0]
 8016d66:	d504      	bpl.n	8016d72 <__sflush_r+0x7e>
 8016d68:	1c42      	adds	r2, r0, #1
 8016d6a:	d101      	bne.n	8016d70 <__sflush_r+0x7c>
 8016d6c:	682b      	ldr	r3, [r5, #0]
 8016d6e:	b903      	cbnz	r3, 8016d72 <__sflush_r+0x7e>
 8016d70:	6560      	str	r0, [r4, #84]	; 0x54
 8016d72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016d74:	602f      	str	r7, [r5, #0]
 8016d76:	2900      	cmp	r1, #0
 8016d78:	d0c9      	beq.n	8016d0e <__sflush_r+0x1a>
 8016d7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016d7e:	4299      	cmp	r1, r3
 8016d80:	d002      	beq.n	8016d88 <__sflush_r+0x94>
 8016d82:	4628      	mov	r0, r5
 8016d84:	f7fe f98a 	bl	801509c <_free_r>
 8016d88:	2000      	movs	r0, #0
 8016d8a:	6360      	str	r0, [r4, #52]	; 0x34
 8016d8c:	e7c0      	b.n	8016d10 <__sflush_r+0x1c>
 8016d8e:	2301      	movs	r3, #1
 8016d90:	4628      	mov	r0, r5
 8016d92:	47b0      	blx	r6
 8016d94:	1c41      	adds	r1, r0, #1
 8016d96:	d1c8      	bne.n	8016d2a <__sflush_r+0x36>
 8016d98:	682b      	ldr	r3, [r5, #0]
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d0c5      	beq.n	8016d2a <__sflush_r+0x36>
 8016d9e:	2b1d      	cmp	r3, #29
 8016da0:	d001      	beq.n	8016da6 <__sflush_r+0xb2>
 8016da2:	2b16      	cmp	r3, #22
 8016da4:	d101      	bne.n	8016daa <__sflush_r+0xb6>
 8016da6:	602f      	str	r7, [r5, #0]
 8016da8:	e7b1      	b.n	8016d0e <__sflush_r+0x1a>
 8016daa:	89a3      	ldrh	r3, [r4, #12]
 8016dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016db0:	81a3      	strh	r3, [r4, #12]
 8016db2:	e7ad      	b.n	8016d10 <__sflush_r+0x1c>
 8016db4:	690f      	ldr	r7, [r1, #16]
 8016db6:	2f00      	cmp	r7, #0
 8016db8:	d0a9      	beq.n	8016d0e <__sflush_r+0x1a>
 8016dba:	0793      	lsls	r3, r2, #30
 8016dbc:	680e      	ldr	r6, [r1, #0]
 8016dbe:	bf08      	it	eq
 8016dc0:	694b      	ldreq	r3, [r1, #20]
 8016dc2:	600f      	str	r7, [r1, #0]
 8016dc4:	bf18      	it	ne
 8016dc6:	2300      	movne	r3, #0
 8016dc8:	eba6 0807 	sub.w	r8, r6, r7
 8016dcc:	608b      	str	r3, [r1, #8]
 8016dce:	f1b8 0f00 	cmp.w	r8, #0
 8016dd2:	dd9c      	ble.n	8016d0e <__sflush_r+0x1a>
 8016dd4:	6a21      	ldr	r1, [r4, #32]
 8016dd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016dd8:	4643      	mov	r3, r8
 8016dda:	463a      	mov	r2, r7
 8016ddc:	4628      	mov	r0, r5
 8016dde:	47b0      	blx	r6
 8016de0:	2800      	cmp	r0, #0
 8016de2:	dc06      	bgt.n	8016df2 <__sflush_r+0xfe>
 8016de4:	89a3      	ldrh	r3, [r4, #12]
 8016de6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016dea:	81a3      	strh	r3, [r4, #12]
 8016dec:	f04f 30ff 	mov.w	r0, #4294967295
 8016df0:	e78e      	b.n	8016d10 <__sflush_r+0x1c>
 8016df2:	4407      	add	r7, r0
 8016df4:	eba8 0800 	sub.w	r8, r8, r0
 8016df8:	e7e9      	b.n	8016dce <__sflush_r+0xda>
 8016dfa:	bf00      	nop
 8016dfc:	dfbffffe 	.word	0xdfbffffe

08016e00 <_fflush_r>:
 8016e00:	b538      	push	{r3, r4, r5, lr}
 8016e02:	690b      	ldr	r3, [r1, #16]
 8016e04:	4605      	mov	r5, r0
 8016e06:	460c      	mov	r4, r1
 8016e08:	b913      	cbnz	r3, 8016e10 <_fflush_r+0x10>
 8016e0a:	2500      	movs	r5, #0
 8016e0c:	4628      	mov	r0, r5
 8016e0e:	bd38      	pop	{r3, r4, r5, pc}
 8016e10:	b118      	cbz	r0, 8016e1a <_fflush_r+0x1a>
 8016e12:	6a03      	ldr	r3, [r0, #32]
 8016e14:	b90b      	cbnz	r3, 8016e1a <_fflush_r+0x1a>
 8016e16:	f7fd f8f7 	bl	8014008 <__sinit>
 8016e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	d0f3      	beq.n	8016e0a <_fflush_r+0xa>
 8016e22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016e24:	07d0      	lsls	r0, r2, #31
 8016e26:	d404      	bmi.n	8016e32 <_fflush_r+0x32>
 8016e28:	0599      	lsls	r1, r3, #22
 8016e2a:	d402      	bmi.n	8016e32 <_fflush_r+0x32>
 8016e2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016e2e:	f7fd faa4 	bl	801437a <__retarget_lock_acquire_recursive>
 8016e32:	4628      	mov	r0, r5
 8016e34:	4621      	mov	r1, r4
 8016e36:	f7ff ff5d 	bl	8016cf4 <__sflush_r>
 8016e3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016e3c:	07da      	lsls	r2, r3, #31
 8016e3e:	4605      	mov	r5, r0
 8016e40:	d4e4      	bmi.n	8016e0c <_fflush_r+0xc>
 8016e42:	89a3      	ldrh	r3, [r4, #12]
 8016e44:	059b      	lsls	r3, r3, #22
 8016e46:	d4e1      	bmi.n	8016e0c <_fflush_r+0xc>
 8016e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016e4a:	f7fd fa97 	bl	801437c <__retarget_lock_release_recursive>
 8016e4e:	e7dd      	b.n	8016e0c <_fflush_r+0xc>

08016e50 <__swbuf_r>:
 8016e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e52:	460e      	mov	r6, r1
 8016e54:	4614      	mov	r4, r2
 8016e56:	4605      	mov	r5, r0
 8016e58:	b118      	cbz	r0, 8016e62 <__swbuf_r+0x12>
 8016e5a:	6a03      	ldr	r3, [r0, #32]
 8016e5c:	b90b      	cbnz	r3, 8016e62 <__swbuf_r+0x12>
 8016e5e:	f7fd f8d3 	bl	8014008 <__sinit>
 8016e62:	69a3      	ldr	r3, [r4, #24]
 8016e64:	60a3      	str	r3, [r4, #8]
 8016e66:	89a3      	ldrh	r3, [r4, #12]
 8016e68:	071a      	lsls	r2, r3, #28
 8016e6a:	d525      	bpl.n	8016eb8 <__swbuf_r+0x68>
 8016e6c:	6923      	ldr	r3, [r4, #16]
 8016e6e:	b31b      	cbz	r3, 8016eb8 <__swbuf_r+0x68>
 8016e70:	6823      	ldr	r3, [r4, #0]
 8016e72:	6922      	ldr	r2, [r4, #16]
 8016e74:	1a98      	subs	r0, r3, r2
 8016e76:	6963      	ldr	r3, [r4, #20]
 8016e78:	b2f6      	uxtb	r6, r6
 8016e7a:	4283      	cmp	r3, r0
 8016e7c:	4637      	mov	r7, r6
 8016e7e:	dc04      	bgt.n	8016e8a <__swbuf_r+0x3a>
 8016e80:	4621      	mov	r1, r4
 8016e82:	4628      	mov	r0, r5
 8016e84:	f7ff ffbc 	bl	8016e00 <_fflush_r>
 8016e88:	b9e0      	cbnz	r0, 8016ec4 <__swbuf_r+0x74>
 8016e8a:	68a3      	ldr	r3, [r4, #8]
 8016e8c:	3b01      	subs	r3, #1
 8016e8e:	60a3      	str	r3, [r4, #8]
 8016e90:	6823      	ldr	r3, [r4, #0]
 8016e92:	1c5a      	adds	r2, r3, #1
 8016e94:	6022      	str	r2, [r4, #0]
 8016e96:	701e      	strb	r6, [r3, #0]
 8016e98:	6962      	ldr	r2, [r4, #20]
 8016e9a:	1c43      	adds	r3, r0, #1
 8016e9c:	429a      	cmp	r2, r3
 8016e9e:	d004      	beq.n	8016eaa <__swbuf_r+0x5a>
 8016ea0:	89a3      	ldrh	r3, [r4, #12]
 8016ea2:	07db      	lsls	r3, r3, #31
 8016ea4:	d506      	bpl.n	8016eb4 <__swbuf_r+0x64>
 8016ea6:	2e0a      	cmp	r6, #10
 8016ea8:	d104      	bne.n	8016eb4 <__swbuf_r+0x64>
 8016eaa:	4621      	mov	r1, r4
 8016eac:	4628      	mov	r0, r5
 8016eae:	f7ff ffa7 	bl	8016e00 <_fflush_r>
 8016eb2:	b938      	cbnz	r0, 8016ec4 <__swbuf_r+0x74>
 8016eb4:	4638      	mov	r0, r7
 8016eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016eb8:	4621      	mov	r1, r4
 8016eba:	4628      	mov	r0, r5
 8016ebc:	f000 f806 	bl	8016ecc <__swsetup_r>
 8016ec0:	2800      	cmp	r0, #0
 8016ec2:	d0d5      	beq.n	8016e70 <__swbuf_r+0x20>
 8016ec4:	f04f 37ff 	mov.w	r7, #4294967295
 8016ec8:	e7f4      	b.n	8016eb4 <__swbuf_r+0x64>
	...

08016ecc <__swsetup_r>:
 8016ecc:	b538      	push	{r3, r4, r5, lr}
 8016ece:	4b2a      	ldr	r3, [pc, #168]	; (8016f78 <__swsetup_r+0xac>)
 8016ed0:	4605      	mov	r5, r0
 8016ed2:	6818      	ldr	r0, [r3, #0]
 8016ed4:	460c      	mov	r4, r1
 8016ed6:	b118      	cbz	r0, 8016ee0 <__swsetup_r+0x14>
 8016ed8:	6a03      	ldr	r3, [r0, #32]
 8016eda:	b90b      	cbnz	r3, 8016ee0 <__swsetup_r+0x14>
 8016edc:	f7fd f894 	bl	8014008 <__sinit>
 8016ee0:	89a3      	ldrh	r3, [r4, #12]
 8016ee2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016ee6:	0718      	lsls	r0, r3, #28
 8016ee8:	d422      	bmi.n	8016f30 <__swsetup_r+0x64>
 8016eea:	06d9      	lsls	r1, r3, #27
 8016eec:	d407      	bmi.n	8016efe <__swsetup_r+0x32>
 8016eee:	2309      	movs	r3, #9
 8016ef0:	602b      	str	r3, [r5, #0]
 8016ef2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016ef6:	81a3      	strh	r3, [r4, #12]
 8016ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8016efc:	e034      	b.n	8016f68 <__swsetup_r+0x9c>
 8016efe:	0758      	lsls	r0, r3, #29
 8016f00:	d512      	bpl.n	8016f28 <__swsetup_r+0x5c>
 8016f02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016f04:	b141      	cbz	r1, 8016f18 <__swsetup_r+0x4c>
 8016f06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016f0a:	4299      	cmp	r1, r3
 8016f0c:	d002      	beq.n	8016f14 <__swsetup_r+0x48>
 8016f0e:	4628      	mov	r0, r5
 8016f10:	f7fe f8c4 	bl	801509c <_free_r>
 8016f14:	2300      	movs	r3, #0
 8016f16:	6363      	str	r3, [r4, #52]	; 0x34
 8016f18:	89a3      	ldrh	r3, [r4, #12]
 8016f1a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016f1e:	81a3      	strh	r3, [r4, #12]
 8016f20:	2300      	movs	r3, #0
 8016f22:	6063      	str	r3, [r4, #4]
 8016f24:	6923      	ldr	r3, [r4, #16]
 8016f26:	6023      	str	r3, [r4, #0]
 8016f28:	89a3      	ldrh	r3, [r4, #12]
 8016f2a:	f043 0308 	orr.w	r3, r3, #8
 8016f2e:	81a3      	strh	r3, [r4, #12]
 8016f30:	6923      	ldr	r3, [r4, #16]
 8016f32:	b94b      	cbnz	r3, 8016f48 <__swsetup_r+0x7c>
 8016f34:	89a3      	ldrh	r3, [r4, #12]
 8016f36:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016f3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016f3e:	d003      	beq.n	8016f48 <__swsetup_r+0x7c>
 8016f40:	4621      	mov	r1, r4
 8016f42:	4628      	mov	r0, r5
 8016f44:	f000 fc15 	bl	8017772 <__smakebuf_r>
 8016f48:	89a0      	ldrh	r0, [r4, #12]
 8016f4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016f4e:	f010 0301 	ands.w	r3, r0, #1
 8016f52:	d00a      	beq.n	8016f6a <__swsetup_r+0x9e>
 8016f54:	2300      	movs	r3, #0
 8016f56:	60a3      	str	r3, [r4, #8]
 8016f58:	6963      	ldr	r3, [r4, #20]
 8016f5a:	425b      	negs	r3, r3
 8016f5c:	61a3      	str	r3, [r4, #24]
 8016f5e:	6923      	ldr	r3, [r4, #16]
 8016f60:	b943      	cbnz	r3, 8016f74 <__swsetup_r+0xa8>
 8016f62:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016f66:	d1c4      	bne.n	8016ef2 <__swsetup_r+0x26>
 8016f68:	bd38      	pop	{r3, r4, r5, pc}
 8016f6a:	0781      	lsls	r1, r0, #30
 8016f6c:	bf58      	it	pl
 8016f6e:	6963      	ldrpl	r3, [r4, #20]
 8016f70:	60a3      	str	r3, [r4, #8]
 8016f72:	e7f4      	b.n	8016f5e <__swsetup_r+0x92>
 8016f74:	2000      	movs	r0, #0
 8016f76:	e7f7      	b.n	8016f68 <__swsetup_r+0x9c>
 8016f78:	200000d8 	.word	0x200000d8

08016f7c <strncmp>:
 8016f7c:	b510      	push	{r4, lr}
 8016f7e:	b16a      	cbz	r2, 8016f9c <strncmp+0x20>
 8016f80:	3901      	subs	r1, #1
 8016f82:	1884      	adds	r4, r0, r2
 8016f84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016f88:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8016f8c:	429a      	cmp	r2, r3
 8016f8e:	d103      	bne.n	8016f98 <strncmp+0x1c>
 8016f90:	42a0      	cmp	r0, r4
 8016f92:	d001      	beq.n	8016f98 <strncmp+0x1c>
 8016f94:	2a00      	cmp	r2, #0
 8016f96:	d1f5      	bne.n	8016f84 <strncmp+0x8>
 8016f98:	1ad0      	subs	r0, r2, r3
 8016f9a:	bd10      	pop	{r4, pc}
 8016f9c:	4610      	mov	r0, r2
 8016f9e:	e7fc      	b.n	8016f9a <strncmp+0x1e>

08016fa0 <nan>:
 8016fa0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016fa8 <nan+0x8>
 8016fa4:	4770      	bx	lr
 8016fa6:	bf00      	nop
 8016fa8:	00000000 	.word	0x00000000
 8016fac:	7ff80000 	.word	0x7ff80000

08016fb0 <_calloc_r>:
 8016fb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016fb2:	fba1 2402 	umull	r2, r4, r1, r2
 8016fb6:	b94c      	cbnz	r4, 8016fcc <_calloc_r+0x1c>
 8016fb8:	4611      	mov	r1, r2
 8016fba:	9201      	str	r2, [sp, #4]
 8016fbc:	f7fc f896 	bl	80130ec <_malloc_r>
 8016fc0:	9a01      	ldr	r2, [sp, #4]
 8016fc2:	4605      	mov	r5, r0
 8016fc4:	b930      	cbnz	r0, 8016fd4 <_calloc_r+0x24>
 8016fc6:	4628      	mov	r0, r5
 8016fc8:	b003      	add	sp, #12
 8016fca:	bd30      	pop	{r4, r5, pc}
 8016fcc:	220c      	movs	r2, #12
 8016fce:	6002      	str	r2, [r0, #0]
 8016fd0:	2500      	movs	r5, #0
 8016fd2:	e7f8      	b.n	8016fc6 <_calloc_r+0x16>
 8016fd4:	4621      	mov	r1, r4
 8016fd6:	f7fd f8ec 	bl	80141b2 <memset>
 8016fda:	e7f4      	b.n	8016fc6 <_calloc_r+0x16>

08016fdc <rshift>:
 8016fdc:	6903      	ldr	r3, [r0, #16]
 8016fde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016fe2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016fe6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8016fea:	f100 0414 	add.w	r4, r0, #20
 8016fee:	dd45      	ble.n	801707c <rshift+0xa0>
 8016ff0:	f011 011f 	ands.w	r1, r1, #31
 8016ff4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016ff8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8016ffc:	d10c      	bne.n	8017018 <rshift+0x3c>
 8016ffe:	f100 0710 	add.w	r7, r0, #16
 8017002:	4629      	mov	r1, r5
 8017004:	42b1      	cmp	r1, r6
 8017006:	d334      	bcc.n	8017072 <rshift+0x96>
 8017008:	1a9b      	subs	r3, r3, r2
 801700a:	009b      	lsls	r3, r3, #2
 801700c:	1eea      	subs	r2, r5, #3
 801700e:	4296      	cmp	r6, r2
 8017010:	bf38      	it	cc
 8017012:	2300      	movcc	r3, #0
 8017014:	4423      	add	r3, r4
 8017016:	e015      	b.n	8017044 <rshift+0x68>
 8017018:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801701c:	f1c1 0820 	rsb	r8, r1, #32
 8017020:	40cf      	lsrs	r7, r1
 8017022:	f105 0e04 	add.w	lr, r5, #4
 8017026:	46a1      	mov	r9, r4
 8017028:	4576      	cmp	r6, lr
 801702a:	46f4      	mov	ip, lr
 801702c:	d815      	bhi.n	801705a <rshift+0x7e>
 801702e:	1a9a      	subs	r2, r3, r2
 8017030:	0092      	lsls	r2, r2, #2
 8017032:	3a04      	subs	r2, #4
 8017034:	3501      	adds	r5, #1
 8017036:	42ae      	cmp	r6, r5
 8017038:	bf38      	it	cc
 801703a:	2200      	movcc	r2, #0
 801703c:	18a3      	adds	r3, r4, r2
 801703e:	50a7      	str	r7, [r4, r2]
 8017040:	b107      	cbz	r7, 8017044 <rshift+0x68>
 8017042:	3304      	adds	r3, #4
 8017044:	1b1a      	subs	r2, r3, r4
 8017046:	42a3      	cmp	r3, r4
 8017048:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801704c:	bf08      	it	eq
 801704e:	2300      	moveq	r3, #0
 8017050:	6102      	str	r2, [r0, #16]
 8017052:	bf08      	it	eq
 8017054:	6143      	streq	r3, [r0, #20]
 8017056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801705a:	f8dc c000 	ldr.w	ip, [ip]
 801705e:	fa0c fc08 	lsl.w	ip, ip, r8
 8017062:	ea4c 0707 	orr.w	r7, ip, r7
 8017066:	f849 7b04 	str.w	r7, [r9], #4
 801706a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801706e:	40cf      	lsrs	r7, r1
 8017070:	e7da      	b.n	8017028 <rshift+0x4c>
 8017072:	f851 cb04 	ldr.w	ip, [r1], #4
 8017076:	f847 cf04 	str.w	ip, [r7, #4]!
 801707a:	e7c3      	b.n	8017004 <rshift+0x28>
 801707c:	4623      	mov	r3, r4
 801707e:	e7e1      	b.n	8017044 <rshift+0x68>

08017080 <__hexdig_fun>:
 8017080:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017084:	2b09      	cmp	r3, #9
 8017086:	d802      	bhi.n	801708e <__hexdig_fun+0xe>
 8017088:	3820      	subs	r0, #32
 801708a:	b2c0      	uxtb	r0, r0
 801708c:	4770      	bx	lr
 801708e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017092:	2b05      	cmp	r3, #5
 8017094:	d801      	bhi.n	801709a <__hexdig_fun+0x1a>
 8017096:	3847      	subs	r0, #71	; 0x47
 8017098:	e7f7      	b.n	801708a <__hexdig_fun+0xa>
 801709a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801709e:	2b05      	cmp	r3, #5
 80170a0:	d801      	bhi.n	80170a6 <__hexdig_fun+0x26>
 80170a2:	3827      	subs	r0, #39	; 0x27
 80170a4:	e7f1      	b.n	801708a <__hexdig_fun+0xa>
 80170a6:	2000      	movs	r0, #0
 80170a8:	4770      	bx	lr
	...

080170ac <__gethex>:
 80170ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170b0:	4617      	mov	r7, r2
 80170b2:	680a      	ldr	r2, [r1, #0]
 80170b4:	b085      	sub	sp, #20
 80170b6:	f102 0b02 	add.w	fp, r2, #2
 80170ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80170be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80170c2:	4681      	mov	r9, r0
 80170c4:	468a      	mov	sl, r1
 80170c6:	9302      	str	r3, [sp, #8]
 80170c8:	32fe      	adds	r2, #254	; 0xfe
 80170ca:	eb02 030b 	add.w	r3, r2, fp
 80170ce:	46d8      	mov	r8, fp
 80170d0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80170d4:	9301      	str	r3, [sp, #4]
 80170d6:	2830      	cmp	r0, #48	; 0x30
 80170d8:	d0f7      	beq.n	80170ca <__gethex+0x1e>
 80170da:	f7ff ffd1 	bl	8017080 <__hexdig_fun>
 80170de:	4604      	mov	r4, r0
 80170e0:	2800      	cmp	r0, #0
 80170e2:	d138      	bne.n	8017156 <__gethex+0xaa>
 80170e4:	49a7      	ldr	r1, [pc, #668]	; (8017384 <__gethex+0x2d8>)
 80170e6:	2201      	movs	r2, #1
 80170e8:	4640      	mov	r0, r8
 80170ea:	f7ff ff47 	bl	8016f7c <strncmp>
 80170ee:	4606      	mov	r6, r0
 80170f0:	2800      	cmp	r0, #0
 80170f2:	d169      	bne.n	80171c8 <__gethex+0x11c>
 80170f4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80170f8:	465d      	mov	r5, fp
 80170fa:	f7ff ffc1 	bl	8017080 <__hexdig_fun>
 80170fe:	2800      	cmp	r0, #0
 8017100:	d064      	beq.n	80171cc <__gethex+0x120>
 8017102:	465a      	mov	r2, fp
 8017104:	7810      	ldrb	r0, [r2, #0]
 8017106:	2830      	cmp	r0, #48	; 0x30
 8017108:	4690      	mov	r8, r2
 801710a:	f102 0201 	add.w	r2, r2, #1
 801710e:	d0f9      	beq.n	8017104 <__gethex+0x58>
 8017110:	f7ff ffb6 	bl	8017080 <__hexdig_fun>
 8017114:	2301      	movs	r3, #1
 8017116:	fab0 f480 	clz	r4, r0
 801711a:	0964      	lsrs	r4, r4, #5
 801711c:	465e      	mov	r6, fp
 801711e:	9301      	str	r3, [sp, #4]
 8017120:	4642      	mov	r2, r8
 8017122:	4615      	mov	r5, r2
 8017124:	3201      	adds	r2, #1
 8017126:	7828      	ldrb	r0, [r5, #0]
 8017128:	f7ff ffaa 	bl	8017080 <__hexdig_fun>
 801712c:	2800      	cmp	r0, #0
 801712e:	d1f8      	bne.n	8017122 <__gethex+0x76>
 8017130:	4994      	ldr	r1, [pc, #592]	; (8017384 <__gethex+0x2d8>)
 8017132:	2201      	movs	r2, #1
 8017134:	4628      	mov	r0, r5
 8017136:	f7ff ff21 	bl	8016f7c <strncmp>
 801713a:	b978      	cbnz	r0, 801715c <__gethex+0xb0>
 801713c:	b946      	cbnz	r6, 8017150 <__gethex+0xa4>
 801713e:	1c6e      	adds	r6, r5, #1
 8017140:	4632      	mov	r2, r6
 8017142:	4615      	mov	r5, r2
 8017144:	3201      	adds	r2, #1
 8017146:	7828      	ldrb	r0, [r5, #0]
 8017148:	f7ff ff9a 	bl	8017080 <__hexdig_fun>
 801714c:	2800      	cmp	r0, #0
 801714e:	d1f8      	bne.n	8017142 <__gethex+0x96>
 8017150:	1b73      	subs	r3, r6, r5
 8017152:	009e      	lsls	r6, r3, #2
 8017154:	e004      	b.n	8017160 <__gethex+0xb4>
 8017156:	2400      	movs	r4, #0
 8017158:	4626      	mov	r6, r4
 801715a:	e7e1      	b.n	8017120 <__gethex+0x74>
 801715c:	2e00      	cmp	r6, #0
 801715e:	d1f7      	bne.n	8017150 <__gethex+0xa4>
 8017160:	782b      	ldrb	r3, [r5, #0]
 8017162:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017166:	2b50      	cmp	r3, #80	; 0x50
 8017168:	d13d      	bne.n	80171e6 <__gethex+0x13a>
 801716a:	786b      	ldrb	r3, [r5, #1]
 801716c:	2b2b      	cmp	r3, #43	; 0x2b
 801716e:	d02f      	beq.n	80171d0 <__gethex+0x124>
 8017170:	2b2d      	cmp	r3, #45	; 0x2d
 8017172:	d031      	beq.n	80171d8 <__gethex+0x12c>
 8017174:	1c69      	adds	r1, r5, #1
 8017176:	f04f 0b00 	mov.w	fp, #0
 801717a:	7808      	ldrb	r0, [r1, #0]
 801717c:	f7ff ff80 	bl	8017080 <__hexdig_fun>
 8017180:	1e42      	subs	r2, r0, #1
 8017182:	b2d2      	uxtb	r2, r2
 8017184:	2a18      	cmp	r2, #24
 8017186:	d82e      	bhi.n	80171e6 <__gethex+0x13a>
 8017188:	f1a0 0210 	sub.w	r2, r0, #16
 801718c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017190:	f7ff ff76 	bl	8017080 <__hexdig_fun>
 8017194:	f100 3cff 	add.w	ip, r0, #4294967295
 8017198:	fa5f fc8c 	uxtb.w	ip, ip
 801719c:	f1bc 0f18 	cmp.w	ip, #24
 80171a0:	d91d      	bls.n	80171de <__gethex+0x132>
 80171a2:	f1bb 0f00 	cmp.w	fp, #0
 80171a6:	d000      	beq.n	80171aa <__gethex+0xfe>
 80171a8:	4252      	negs	r2, r2
 80171aa:	4416      	add	r6, r2
 80171ac:	f8ca 1000 	str.w	r1, [sl]
 80171b0:	b1dc      	cbz	r4, 80171ea <__gethex+0x13e>
 80171b2:	9b01      	ldr	r3, [sp, #4]
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	bf14      	ite	ne
 80171b8:	f04f 0800 	movne.w	r8, #0
 80171bc:	f04f 0806 	moveq.w	r8, #6
 80171c0:	4640      	mov	r0, r8
 80171c2:	b005      	add	sp, #20
 80171c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171c8:	4645      	mov	r5, r8
 80171ca:	4626      	mov	r6, r4
 80171cc:	2401      	movs	r4, #1
 80171ce:	e7c7      	b.n	8017160 <__gethex+0xb4>
 80171d0:	f04f 0b00 	mov.w	fp, #0
 80171d4:	1ca9      	adds	r1, r5, #2
 80171d6:	e7d0      	b.n	801717a <__gethex+0xce>
 80171d8:	f04f 0b01 	mov.w	fp, #1
 80171dc:	e7fa      	b.n	80171d4 <__gethex+0x128>
 80171de:	230a      	movs	r3, #10
 80171e0:	fb03 0002 	mla	r0, r3, r2, r0
 80171e4:	e7d0      	b.n	8017188 <__gethex+0xdc>
 80171e6:	4629      	mov	r1, r5
 80171e8:	e7e0      	b.n	80171ac <__gethex+0x100>
 80171ea:	eba5 0308 	sub.w	r3, r5, r8
 80171ee:	3b01      	subs	r3, #1
 80171f0:	4621      	mov	r1, r4
 80171f2:	2b07      	cmp	r3, #7
 80171f4:	dc0a      	bgt.n	801720c <__gethex+0x160>
 80171f6:	4648      	mov	r0, r9
 80171f8:	f7fd ff9c 	bl	8015134 <_Balloc>
 80171fc:	4604      	mov	r4, r0
 80171fe:	b940      	cbnz	r0, 8017212 <__gethex+0x166>
 8017200:	4b61      	ldr	r3, [pc, #388]	; (8017388 <__gethex+0x2dc>)
 8017202:	4602      	mov	r2, r0
 8017204:	21e4      	movs	r1, #228	; 0xe4
 8017206:	4861      	ldr	r0, [pc, #388]	; (801738c <__gethex+0x2e0>)
 8017208:	f7fb ff10 	bl	801302c <__assert_func>
 801720c:	3101      	adds	r1, #1
 801720e:	105b      	asrs	r3, r3, #1
 8017210:	e7ef      	b.n	80171f2 <__gethex+0x146>
 8017212:	f100 0a14 	add.w	sl, r0, #20
 8017216:	2300      	movs	r3, #0
 8017218:	495a      	ldr	r1, [pc, #360]	; (8017384 <__gethex+0x2d8>)
 801721a:	f8cd a004 	str.w	sl, [sp, #4]
 801721e:	469b      	mov	fp, r3
 8017220:	45a8      	cmp	r8, r5
 8017222:	d342      	bcc.n	80172aa <__gethex+0x1fe>
 8017224:	9801      	ldr	r0, [sp, #4]
 8017226:	f840 bb04 	str.w	fp, [r0], #4
 801722a:	eba0 000a 	sub.w	r0, r0, sl
 801722e:	1080      	asrs	r0, r0, #2
 8017230:	6120      	str	r0, [r4, #16]
 8017232:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8017236:	4658      	mov	r0, fp
 8017238:	f7fe f86e 	bl	8015318 <__hi0bits>
 801723c:	683d      	ldr	r5, [r7, #0]
 801723e:	eba8 0000 	sub.w	r0, r8, r0
 8017242:	42a8      	cmp	r0, r5
 8017244:	dd59      	ble.n	80172fa <__gethex+0x24e>
 8017246:	eba0 0805 	sub.w	r8, r0, r5
 801724a:	4641      	mov	r1, r8
 801724c:	4620      	mov	r0, r4
 801724e:	f7fe fbfd 	bl	8015a4c <__any_on>
 8017252:	4683      	mov	fp, r0
 8017254:	b1b8      	cbz	r0, 8017286 <__gethex+0x1da>
 8017256:	f108 33ff 	add.w	r3, r8, #4294967295
 801725a:	1159      	asrs	r1, r3, #5
 801725c:	f003 021f 	and.w	r2, r3, #31
 8017260:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017264:	f04f 0b01 	mov.w	fp, #1
 8017268:	fa0b f202 	lsl.w	r2, fp, r2
 801726c:	420a      	tst	r2, r1
 801726e:	d00a      	beq.n	8017286 <__gethex+0x1da>
 8017270:	455b      	cmp	r3, fp
 8017272:	dd06      	ble.n	8017282 <__gethex+0x1d6>
 8017274:	f1a8 0102 	sub.w	r1, r8, #2
 8017278:	4620      	mov	r0, r4
 801727a:	f7fe fbe7 	bl	8015a4c <__any_on>
 801727e:	2800      	cmp	r0, #0
 8017280:	d138      	bne.n	80172f4 <__gethex+0x248>
 8017282:	f04f 0b02 	mov.w	fp, #2
 8017286:	4641      	mov	r1, r8
 8017288:	4620      	mov	r0, r4
 801728a:	f7ff fea7 	bl	8016fdc <rshift>
 801728e:	4446      	add	r6, r8
 8017290:	68bb      	ldr	r3, [r7, #8]
 8017292:	42b3      	cmp	r3, r6
 8017294:	da41      	bge.n	801731a <__gethex+0x26e>
 8017296:	4621      	mov	r1, r4
 8017298:	4648      	mov	r0, r9
 801729a:	f7fd ff8b 	bl	80151b4 <_Bfree>
 801729e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80172a0:	2300      	movs	r3, #0
 80172a2:	6013      	str	r3, [r2, #0]
 80172a4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80172a8:	e78a      	b.n	80171c0 <__gethex+0x114>
 80172aa:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80172ae:	2a2e      	cmp	r2, #46	; 0x2e
 80172b0:	d014      	beq.n	80172dc <__gethex+0x230>
 80172b2:	2b20      	cmp	r3, #32
 80172b4:	d106      	bne.n	80172c4 <__gethex+0x218>
 80172b6:	9b01      	ldr	r3, [sp, #4]
 80172b8:	f843 bb04 	str.w	fp, [r3], #4
 80172bc:	f04f 0b00 	mov.w	fp, #0
 80172c0:	9301      	str	r3, [sp, #4]
 80172c2:	465b      	mov	r3, fp
 80172c4:	7828      	ldrb	r0, [r5, #0]
 80172c6:	9303      	str	r3, [sp, #12]
 80172c8:	f7ff feda 	bl	8017080 <__hexdig_fun>
 80172cc:	9b03      	ldr	r3, [sp, #12]
 80172ce:	f000 000f 	and.w	r0, r0, #15
 80172d2:	4098      	lsls	r0, r3
 80172d4:	ea4b 0b00 	orr.w	fp, fp, r0
 80172d8:	3304      	adds	r3, #4
 80172da:	e7a1      	b.n	8017220 <__gethex+0x174>
 80172dc:	45a8      	cmp	r8, r5
 80172de:	d8e8      	bhi.n	80172b2 <__gethex+0x206>
 80172e0:	2201      	movs	r2, #1
 80172e2:	4628      	mov	r0, r5
 80172e4:	9303      	str	r3, [sp, #12]
 80172e6:	f7ff fe49 	bl	8016f7c <strncmp>
 80172ea:	4926      	ldr	r1, [pc, #152]	; (8017384 <__gethex+0x2d8>)
 80172ec:	9b03      	ldr	r3, [sp, #12]
 80172ee:	2800      	cmp	r0, #0
 80172f0:	d1df      	bne.n	80172b2 <__gethex+0x206>
 80172f2:	e795      	b.n	8017220 <__gethex+0x174>
 80172f4:	f04f 0b03 	mov.w	fp, #3
 80172f8:	e7c5      	b.n	8017286 <__gethex+0x1da>
 80172fa:	da0b      	bge.n	8017314 <__gethex+0x268>
 80172fc:	eba5 0800 	sub.w	r8, r5, r0
 8017300:	4621      	mov	r1, r4
 8017302:	4642      	mov	r2, r8
 8017304:	4648      	mov	r0, r9
 8017306:	f7fe f96f 	bl	80155e8 <__lshift>
 801730a:	eba6 0608 	sub.w	r6, r6, r8
 801730e:	4604      	mov	r4, r0
 8017310:	f100 0a14 	add.w	sl, r0, #20
 8017314:	f04f 0b00 	mov.w	fp, #0
 8017318:	e7ba      	b.n	8017290 <__gethex+0x1e4>
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	42b3      	cmp	r3, r6
 801731e:	dd73      	ble.n	8017408 <__gethex+0x35c>
 8017320:	1b9e      	subs	r6, r3, r6
 8017322:	42b5      	cmp	r5, r6
 8017324:	dc34      	bgt.n	8017390 <__gethex+0x2e4>
 8017326:	68fb      	ldr	r3, [r7, #12]
 8017328:	2b02      	cmp	r3, #2
 801732a:	d023      	beq.n	8017374 <__gethex+0x2c8>
 801732c:	2b03      	cmp	r3, #3
 801732e:	d025      	beq.n	801737c <__gethex+0x2d0>
 8017330:	2b01      	cmp	r3, #1
 8017332:	d115      	bne.n	8017360 <__gethex+0x2b4>
 8017334:	42b5      	cmp	r5, r6
 8017336:	d113      	bne.n	8017360 <__gethex+0x2b4>
 8017338:	2d01      	cmp	r5, #1
 801733a:	d10b      	bne.n	8017354 <__gethex+0x2a8>
 801733c:	9a02      	ldr	r2, [sp, #8]
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	6013      	str	r3, [r2, #0]
 8017342:	2301      	movs	r3, #1
 8017344:	6123      	str	r3, [r4, #16]
 8017346:	f8ca 3000 	str.w	r3, [sl]
 801734a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801734c:	f04f 0862 	mov.w	r8, #98	; 0x62
 8017350:	601c      	str	r4, [r3, #0]
 8017352:	e735      	b.n	80171c0 <__gethex+0x114>
 8017354:	1e69      	subs	r1, r5, #1
 8017356:	4620      	mov	r0, r4
 8017358:	f7fe fb78 	bl	8015a4c <__any_on>
 801735c:	2800      	cmp	r0, #0
 801735e:	d1ed      	bne.n	801733c <__gethex+0x290>
 8017360:	4621      	mov	r1, r4
 8017362:	4648      	mov	r0, r9
 8017364:	f7fd ff26 	bl	80151b4 <_Bfree>
 8017368:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801736a:	2300      	movs	r3, #0
 801736c:	6013      	str	r3, [r2, #0]
 801736e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8017372:	e725      	b.n	80171c0 <__gethex+0x114>
 8017374:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017376:	2b00      	cmp	r3, #0
 8017378:	d1f2      	bne.n	8017360 <__gethex+0x2b4>
 801737a:	e7df      	b.n	801733c <__gethex+0x290>
 801737c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801737e:	2b00      	cmp	r3, #0
 8017380:	d1dc      	bne.n	801733c <__gethex+0x290>
 8017382:	e7ed      	b.n	8017360 <__gethex+0x2b4>
 8017384:	08018c3c 	.word	0x08018c3c
 8017388:	08018ad1 	.word	0x08018ad1
 801738c:	08018daa 	.word	0x08018daa
 8017390:	f106 38ff 	add.w	r8, r6, #4294967295
 8017394:	f1bb 0f00 	cmp.w	fp, #0
 8017398:	d133      	bne.n	8017402 <__gethex+0x356>
 801739a:	f1b8 0f00 	cmp.w	r8, #0
 801739e:	d004      	beq.n	80173aa <__gethex+0x2fe>
 80173a0:	4641      	mov	r1, r8
 80173a2:	4620      	mov	r0, r4
 80173a4:	f7fe fb52 	bl	8015a4c <__any_on>
 80173a8:	4683      	mov	fp, r0
 80173aa:	ea4f 1268 	mov.w	r2, r8, asr #5
 80173ae:	2301      	movs	r3, #1
 80173b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80173b4:	f008 081f 	and.w	r8, r8, #31
 80173b8:	fa03 f308 	lsl.w	r3, r3, r8
 80173bc:	4213      	tst	r3, r2
 80173be:	4631      	mov	r1, r6
 80173c0:	4620      	mov	r0, r4
 80173c2:	bf18      	it	ne
 80173c4:	f04b 0b02 	orrne.w	fp, fp, #2
 80173c8:	1bad      	subs	r5, r5, r6
 80173ca:	f7ff fe07 	bl	8016fdc <rshift>
 80173ce:	687e      	ldr	r6, [r7, #4]
 80173d0:	f04f 0802 	mov.w	r8, #2
 80173d4:	f1bb 0f00 	cmp.w	fp, #0
 80173d8:	d04a      	beq.n	8017470 <__gethex+0x3c4>
 80173da:	68fb      	ldr	r3, [r7, #12]
 80173dc:	2b02      	cmp	r3, #2
 80173de:	d016      	beq.n	801740e <__gethex+0x362>
 80173e0:	2b03      	cmp	r3, #3
 80173e2:	d018      	beq.n	8017416 <__gethex+0x36a>
 80173e4:	2b01      	cmp	r3, #1
 80173e6:	d109      	bne.n	80173fc <__gethex+0x350>
 80173e8:	f01b 0f02 	tst.w	fp, #2
 80173ec:	d006      	beq.n	80173fc <__gethex+0x350>
 80173ee:	f8da 3000 	ldr.w	r3, [sl]
 80173f2:	ea4b 0b03 	orr.w	fp, fp, r3
 80173f6:	f01b 0f01 	tst.w	fp, #1
 80173fa:	d10f      	bne.n	801741c <__gethex+0x370>
 80173fc:	f048 0810 	orr.w	r8, r8, #16
 8017400:	e036      	b.n	8017470 <__gethex+0x3c4>
 8017402:	f04f 0b01 	mov.w	fp, #1
 8017406:	e7d0      	b.n	80173aa <__gethex+0x2fe>
 8017408:	f04f 0801 	mov.w	r8, #1
 801740c:	e7e2      	b.n	80173d4 <__gethex+0x328>
 801740e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017410:	f1c3 0301 	rsb	r3, r3, #1
 8017414:	930f      	str	r3, [sp, #60]	; 0x3c
 8017416:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017418:	2b00      	cmp	r3, #0
 801741a:	d0ef      	beq.n	80173fc <__gethex+0x350>
 801741c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017420:	f104 0214 	add.w	r2, r4, #20
 8017424:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8017428:	9301      	str	r3, [sp, #4]
 801742a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801742e:	2300      	movs	r3, #0
 8017430:	4694      	mov	ip, r2
 8017432:	f852 1b04 	ldr.w	r1, [r2], #4
 8017436:	f1b1 3fff 	cmp.w	r1, #4294967295
 801743a:	d01e      	beq.n	801747a <__gethex+0x3ce>
 801743c:	3101      	adds	r1, #1
 801743e:	f8cc 1000 	str.w	r1, [ip]
 8017442:	f1b8 0f02 	cmp.w	r8, #2
 8017446:	f104 0214 	add.w	r2, r4, #20
 801744a:	d13d      	bne.n	80174c8 <__gethex+0x41c>
 801744c:	683b      	ldr	r3, [r7, #0]
 801744e:	3b01      	subs	r3, #1
 8017450:	42ab      	cmp	r3, r5
 8017452:	d10b      	bne.n	801746c <__gethex+0x3c0>
 8017454:	1169      	asrs	r1, r5, #5
 8017456:	2301      	movs	r3, #1
 8017458:	f005 051f 	and.w	r5, r5, #31
 801745c:	fa03 f505 	lsl.w	r5, r3, r5
 8017460:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017464:	421d      	tst	r5, r3
 8017466:	bf18      	it	ne
 8017468:	f04f 0801 	movne.w	r8, #1
 801746c:	f048 0820 	orr.w	r8, r8, #32
 8017470:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017472:	601c      	str	r4, [r3, #0]
 8017474:	9b02      	ldr	r3, [sp, #8]
 8017476:	601e      	str	r6, [r3, #0]
 8017478:	e6a2      	b.n	80171c0 <__gethex+0x114>
 801747a:	4290      	cmp	r0, r2
 801747c:	f842 3c04 	str.w	r3, [r2, #-4]
 8017480:	d8d6      	bhi.n	8017430 <__gethex+0x384>
 8017482:	68a2      	ldr	r2, [r4, #8]
 8017484:	4593      	cmp	fp, r2
 8017486:	db17      	blt.n	80174b8 <__gethex+0x40c>
 8017488:	6861      	ldr	r1, [r4, #4]
 801748a:	4648      	mov	r0, r9
 801748c:	3101      	adds	r1, #1
 801748e:	f7fd fe51 	bl	8015134 <_Balloc>
 8017492:	4682      	mov	sl, r0
 8017494:	b918      	cbnz	r0, 801749e <__gethex+0x3f2>
 8017496:	4b1b      	ldr	r3, [pc, #108]	; (8017504 <__gethex+0x458>)
 8017498:	4602      	mov	r2, r0
 801749a:	2184      	movs	r1, #132	; 0x84
 801749c:	e6b3      	b.n	8017206 <__gethex+0x15a>
 801749e:	6922      	ldr	r2, [r4, #16]
 80174a0:	3202      	adds	r2, #2
 80174a2:	f104 010c 	add.w	r1, r4, #12
 80174a6:	0092      	lsls	r2, r2, #2
 80174a8:	300c      	adds	r0, #12
 80174aa:	f7fc ff68 	bl	801437e <memcpy>
 80174ae:	4621      	mov	r1, r4
 80174b0:	4648      	mov	r0, r9
 80174b2:	f7fd fe7f 	bl	80151b4 <_Bfree>
 80174b6:	4654      	mov	r4, sl
 80174b8:	6922      	ldr	r2, [r4, #16]
 80174ba:	1c51      	adds	r1, r2, #1
 80174bc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80174c0:	6121      	str	r1, [r4, #16]
 80174c2:	2101      	movs	r1, #1
 80174c4:	6151      	str	r1, [r2, #20]
 80174c6:	e7bc      	b.n	8017442 <__gethex+0x396>
 80174c8:	6921      	ldr	r1, [r4, #16]
 80174ca:	4559      	cmp	r1, fp
 80174cc:	dd0b      	ble.n	80174e6 <__gethex+0x43a>
 80174ce:	2101      	movs	r1, #1
 80174d0:	4620      	mov	r0, r4
 80174d2:	f7ff fd83 	bl	8016fdc <rshift>
 80174d6:	68bb      	ldr	r3, [r7, #8]
 80174d8:	3601      	adds	r6, #1
 80174da:	42b3      	cmp	r3, r6
 80174dc:	f6ff aedb 	blt.w	8017296 <__gethex+0x1ea>
 80174e0:	f04f 0801 	mov.w	r8, #1
 80174e4:	e7c2      	b.n	801746c <__gethex+0x3c0>
 80174e6:	f015 051f 	ands.w	r5, r5, #31
 80174ea:	d0f9      	beq.n	80174e0 <__gethex+0x434>
 80174ec:	9b01      	ldr	r3, [sp, #4]
 80174ee:	441a      	add	r2, r3
 80174f0:	f1c5 0520 	rsb	r5, r5, #32
 80174f4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80174f8:	f7fd ff0e 	bl	8015318 <__hi0bits>
 80174fc:	42a8      	cmp	r0, r5
 80174fe:	dbe6      	blt.n	80174ce <__gethex+0x422>
 8017500:	e7ee      	b.n	80174e0 <__gethex+0x434>
 8017502:	bf00      	nop
 8017504:	08018ad1 	.word	0x08018ad1

08017508 <L_shift>:
 8017508:	f1c2 0208 	rsb	r2, r2, #8
 801750c:	0092      	lsls	r2, r2, #2
 801750e:	b570      	push	{r4, r5, r6, lr}
 8017510:	f1c2 0620 	rsb	r6, r2, #32
 8017514:	6843      	ldr	r3, [r0, #4]
 8017516:	6804      	ldr	r4, [r0, #0]
 8017518:	fa03 f506 	lsl.w	r5, r3, r6
 801751c:	432c      	orrs	r4, r5
 801751e:	40d3      	lsrs	r3, r2
 8017520:	6004      	str	r4, [r0, #0]
 8017522:	f840 3f04 	str.w	r3, [r0, #4]!
 8017526:	4288      	cmp	r0, r1
 8017528:	d3f4      	bcc.n	8017514 <L_shift+0xc>
 801752a:	bd70      	pop	{r4, r5, r6, pc}

0801752c <__match>:
 801752c:	b530      	push	{r4, r5, lr}
 801752e:	6803      	ldr	r3, [r0, #0]
 8017530:	3301      	adds	r3, #1
 8017532:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017536:	b914      	cbnz	r4, 801753e <__match+0x12>
 8017538:	6003      	str	r3, [r0, #0]
 801753a:	2001      	movs	r0, #1
 801753c:	bd30      	pop	{r4, r5, pc}
 801753e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017542:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017546:	2d19      	cmp	r5, #25
 8017548:	bf98      	it	ls
 801754a:	3220      	addls	r2, #32
 801754c:	42a2      	cmp	r2, r4
 801754e:	d0f0      	beq.n	8017532 <__match+0x6>
 8017550:	2000      	movs	r0, #0
 8017552:	e7f3      	b.n	801753c <__match+0x10>

08017554 <__hexnan>:
 8017554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017558:	680b      	ldr	r3, [r1, #0]
 801755a:	6801      	ldr	r1, [r0, #0]
 801755c:	115e      	asrs	r6, r3, #5
 801755e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017562:	f013 031f 	ands.w	r3, r3, #31
 8017566:	b087      	sub	sp, #28
 8017568:	bf18      	it	ne
 801756a:	3604      	addne	r6, #4
 801756c:	2500      	movs	r5, #0
 801756e:	1f37      	subs	r7, r6, #4
 8017570:	4682      	mov	sl, r0
 8017572:	4690      	mov	r8, r2
 8017574:	9301      	str	r3, [sp, #4]
 8017576:	f846 5c04 	str.w	r5, [r6, #-4]
 801757a:	46b9      	mov	r9, r7
 801757c:	463c      	mov	r4, r7
 801757e:	9502      	str	r5, [sp, #8]
 8017580:	46ab      	mov	fp, r5
 8017582:	784a      	ldrb	r2, [r1, #1]
 8017584:	1c4b      	adds	r3, r1, #1
 8017586:	9303      	str	r3, [sp, #12]
 8017588:	b342      	cbz	r2, 80175dc <__hexnan+0x88>
 801758a:	4610      	mov	r0, r2
 801758c:	9105      	str	r1, [sp, #20]
 801758e:	9204      	str	r2, [sp, #16]
 8017590:	f7ff fd76 	bl	8017080 <__hexdig_fun>
 8017594:	2800      	cmp	r0, #0
 8017596:	d14f      	bne.n	8017638 <__hexnan+0xe4>
 8017598:	9a04      	ldr	r2, [sp, #16]
 801759a:	9905      	ldr	r1, [sp, #20]
 801759c:	2a20      	cmp	r2, #32
 801759e:	d818      	bhi.n	80175d2 <__hexnan+0x7e>
 80175a0:	9b02      	ldr	r3, [sp, #8]
 80175a2:	459b      	cmp	fp, r3
 80175a4:	dd13      	ble.n	80175ce <__hexnan+0x7a>
 80175a6:	454c      	cmp	r4, r9
 80175a8:	d206      	bcs.n	80175b8 <__hexnan+0x64>
 80175aa:	2d07      	cmp	r5, #7
 80175ac:	dc04      	bgt.n	80175b8 <__hexnan+0x64>
 80175ae:	462a      	mov	r2, r5
 80175b0:	4649      	mov	r1, r9
 80175b2:	4620      	mov	r0, r4
 80175b4:	f7ff ffa8 	bl	8017508 <L_shift>
 80175b8:	4544      	cmp	r4, r8
 80175ba:	d950      	bls.n	801765e <__hexnan+0x10a>
 80175bc:	2300      	movs	r3, #0
 80175be:	f1a4 0904 	sub.w	r9, r4, #4
 80175c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80175c6:	f8cd b008 	str.w	fp, [sp, #8]
 80175ca:	464c      	mov	r4, r9
 80175cc:	461d      	mov	r5, r3
 80175ce:	9903      	ldr	r1, [sp, #12]
 80175d0:	e7d7      	b.n	8017582 <__hexnan+0x2e>
 80175d2:	2a29      	cmp	r2, #41	; 0x29
 80175d4:	d155      	bne.n	8017682 <__hexnan+0x12e>
 80175d6:	3102      	adds	r1, #2
 80175d8:	f8ca 1000 	str.w	r1, [sl]
 80175dc:	f1bb 0f00 	cmp.w	fp, #0
 80175e0:	d04f      	beq.n	8017682 <__hexnan+0x12e>
 80175e2:	454c      	cmp	r4, r9
 80175e4:	d206      	bcs.n	80175f4 <__hexnan+0xa0>
 80175e6:	2d07      	cmp	r5, #7
 80175e8:	dc04      	bgt.n	80175f4 <__hexnan+0xa0>
 80175ea:	462a      	mov	r2, r5
 80175ec:	4649      	mov	r1, r9
 80175ee:	4620      	mov	r0, r4
 80175f0:	f7ff ff8a 	bl	8017508 <L_shift>
 80175f4:	4544      	cmp	r4, r8
 80175f6:	d934      	bls.n	8017662 <__hexnan+0x10e>
 80175f8:	f1a8 0204 	sub.w	r2, r8, #4
 80175fc:	4623      	mov	r3, r4
 80175fe:	f853 1b04 	ldr.w	r1, [r3], #4
 8017602:	f842 1f04 	str.w	r1, [r2, #4]!
 8017606:	429f      	cmp	r7, r3
 8017608:	d2f9      	bcs.n	80175fe <__hexnan+0xaa>
 801760a:	1b3b      	subs	r3, r7, r4
 801760c:	f023 0303 	bic.w	r3, r3, #3
 8017610:	3304      	adds	r3, #4
 8017612:	3e03      	subs	r6, #3
 8017614:	3401      	adds	r4, #1
 8017616:	42a6      	cmp	r6, r4
 8017618:	bf38      	it	cc
 801761a:	2304      	movcc	r3, #4
 801761c:	4443      	add	r3, r8
 801761e:	2200      	movs	r2, #0
 8017620:	f843 2b04 	str.w	r2, [r3], #4
 8017624:	429f      	cmp	r7, r3
 8017626:	d2fb      	bcs.n	8017620 <__hexnan+0xcc>
 8017628:	683b      	ldr	r3, [r7, #0]
 801762a:	b91b      	cbnz	r3, 8017634 <__hexnan+0xe0>
 801762c:	4547      	cmp	r7, r8
 801762e:	d126      	bne.n	801767e <__hexnan+0x12a>
 8017630:	2301      	movs	r3, #1
 8017632:	603b      	str	r3, [r7, #0]
 8017634:	2005      	movs	r0, #5
 8017636:	e025      	b.n	8017684 <__hexnan+0x130>
 8017638:	3501      	adds	r5, #1
 801763a:	2d08      	cmp	r5, #8
 801763c:	f10b 0b01 	add.w	fp, fp, #1
 8017640:	dd06      	ble.n	8017650 <__hexnan+0xfc>
 8017642:	4544      	cmp	r4, r8
 8017644:	d9c3      	bls.n	80175ce <__hexnan+0x7a>
 8017646:	2300      	movs	r3, #0
 8017648:	f844 3c04 	str.w	r3, [r4, #-4]
 801764c:	2501      	movs	r5, #1
 801764e:	3c04      	subs	r4, #4
 8017650:	6822      	ldr	r2, [r4, #0]
 8017652:	f000 000f 	and.w	r0, r0, #15
 8017656:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801765a:	6020      	str	r0, [r4, #0]
 801765c:	e7b7      	b.n	80175ce <__hexnan+0x7a>
 801765e:	2508      	movs	r5, #8
 8017660:	e7b5      	b.n	80175ce <__hexnan+0x7a>
 8017662:	9b01      	ldr	r3, [sp, #4]
 8017664:	2b00      	cmp	r3, #0
 8017666:	d0df      	beq.n	8017628 <__hexnan+0xd4>
 8017668:	f1c3 0320 	rsb	r3, r3, #32
 801766c:	f04f 32ff 	mov.w	r2, #4294967295
 8017670:	40da      	lsrs	r2, r3
 8017672:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017676:	4013      	ands	r3, r2
 8017678:	f846 3c04 	str.w	r3, [r6, #-4]
 801767c:	e7d4      	b.n	8017628 <__hexnan+0xd4>
 801767e:	3f04      	subs	r7, #4
 8017680:	e7d2      	b.n	8017628 <__hexnan+0xd4>
 8017682:	2004      	movs	r0, #4
 8017684:	b007      	add	sp, #28
 8017686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801768a <__ascii_mbtowc>:
 801768a:	b082      	sub	sp, #8
 801768c:	b901      	cbnz	r1, 8017690 <__ascii_mbtowc+0x6>
 801768e:	a901      	add	r1, sp, #4
 8017690:	b142      	cbz	r2, 80176a4 <__ascii_mbtowc+0x1a>
 8017692:	b14b      	cbz	r3, 80176a8 <__ascii_mbtowc+0x1e>
 8017694:	7813      	ldrb	r3, [r2, #0]
 8017696:	600b      	str	r3, [r1, #0]
 8017698:	7812      	ldrb	r2, [r2, #0]
 801769a:	1e10      	subs	r0, r2, #0
 801769c:	bf18      	it	ne
 801769e:	2001      	movne	r0, #1
 80176a0:	b002      	add	sp, #8
 80176a2:	4770      	bx	lr
 80176a4:	4610      	mov	r0, r2
 80176a6:	e7fb      	b.n	80176a0 <__ascii_mbtowc+0x16>
 80176a8:	f06f 0001 	mvn.w	r0, #1
 80176ac:	e7f8      	b.n	80176a0 <__ascii_mbtowc+0x16>

080176ae <_realloc_r>:
 80176ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80176b2:	4680      	mov	r8, r0
 80176b4:	4614      	mov	r4, r2
 80176b6:	460e      	mov	r6, r1
 80176b8:	b921      	cbnz	r1, 80176c4 <_realloc_r+0x16>
 80176ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80176be:	4611      	mov	r1, r2
 80176c0:	f7fb bd14 	b.w	80130ec <_malloc_r>
 80176c4:	b92a      	cbnz	r2, 80176d2 <_realloc_r+0x24>
 80176c6:	f7fd fce9 	bl	801509c <_free_r>
 80176ca:	4625      	mov	r5, r4
 80176cc:	4628      	mov	r0, r5
 80176ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80176d2:	f000 f8ad 	bl	8017830 <_malloc_usable_size_r>
 80176d6:	4284      	cmp	r4, r0
 80176d8:	4607      	mov	r7, r0
 80176da:	d802      	bhi.n	80176e2 <_realloc_r+0x34>
 80176dc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80176e0:	d812      	bhi.n	8017708 <_realloc_r+0x5a>
 80176e2:	4621      	mov	r1, r4
 80176e4:	4640      	mov	r0, r8
 80176e6:	f7fb fd01 	bl	80130ec <_malloc_r>
 80176ea:	4605      	mov	r5, r0
 80176ec:	2800      	cmp	r0, #0
 80176ee:	d0ed      	beq.n	80176cc <_realloc_r+0x1e>
 80176f0:	42bc      	cmp	r4, r7
 80176f2:	4622      	mov	r2, r4
 80176f4:	4631      	mov	r1, r6
 80176f6:	bf28      	it	cs
 80176f8:	463a      	movcs	r2, r7
 80176fa:	f7fc fe40 	bl	801437e <memcpy>
 80176fe:	4631      	mov	r1, r6
 8017700:	4640      	mov	r0, r8
 8017702:	f7fd fccb 	bl	801509c <_free_r>
 8017706:	e7e1      	b.n	80176cc <_realloc_r+0x1e>
 8017708:	4635      	mov	r5, r6
 801770a:	e7df      	b.n	80176cc <_realloc_r+0x1e>

0801770c <__ascii_wctomb>:
 801770c:	b149      	cbz	r1, 8017722 <__ascii_wctomb+0x16>
 801770e:	2aff      	cmp	r2, #255	; 0xff
 8017710:	bf85      	ittet	hi
 8017712:	238a      	movhi	r3, #138	; 0x8a
 8017714:	6003      	strhi	r3, [r0, #0]
 8017716:	700a      	strbls	r2, [r1, #0]
 8017718:	f04f 30ff 	movhi.w	r0, #4294967295
 801771c:	bf98      	it	ls
 801771e:	2001      	movls	r0, #1
 8017720:	4770      	bx	lr
 8017722:	4608      	mov	r0, r1
 8017724:	4770      	bx	lr

08017726 <__swhatbuf_r>:
 8017726:	b570      	push	{r4, r5, r6, lr}
 8017728:	460c      	mov	r4, r1
 801772a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801772e:	2900      	cmp	r1, #0
 8017730:	b096      	sub	sp, #88	; 0x58
 8017732:	4615      	mov	r5, r2
 8017734:	461e      	mov	r6, r3
 8017736:	da0d      	bge.n	8017754 <__swhatbuf_r+0x2e>
 8017738:	89a3      	ldrh	r3, [r4, #12]
 801773a:	f013 0f80 	tst.w	r3, #128	; 0x80
 801773e:	f04f 0100 	mov.w	r1, #0
 8017742:	bf0c      	ite	eq
 8017744:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8017748:	2340      	movne	r3, #64	; 0x40
 801774a:	2000      	movs	r0, #0
 801774c:	6031      	str	r1, [r6, #0]
 801774e:	602b      	str	r3, [r5, #0]
 8017750:	b016      	add	sp, #88	; 0x58
 8017752:	bd70      	pop	{r4, r5, r6, pc}
 8017754:	466a      	mov	r2, sp
 8017756:	f000 f849 	bl	80177ec <_fstat_r>
 801775a:	2800      	cmp	r0, #0
 801775c:	dbec      	blt.n	8017738 <__swhatbuf_r+0x12>
 801775e:	9901      	ldr	r1, [sp, #4]
 8017760:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8017764:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8017768:	4259      	negs	r1, r3
 801776a:	4159      	adcs	r1, r3
 801776c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017770:	e7eb      	b.n	801774a <__swhatbuf_r+0x24>

08017772 <__smakebuf_r>:
 8017772:	898b      	ldrh	r3, [r1, #12]
 8017774:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017776:	079d      	lsls	r5, r3, #30
 8017778:	4606      	mov	r6, r0
 801777a:	460c      	mov	r4, r1
 801777c:	d507      	bpl.n	801778e <__smakebuf_r+0x1c>
 801777e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017782:	6023      	str	r3, [r4, #0]
 8017784:	6123      	str	r3, [r4, #16]
 8017786:	2301      	movs	r3, #1
 8017788:	6163      	str	r3, [r4, #20]
 801778a:	b002      	add	sp, #8
 801778c:	bd70      	pop	{r4, r5, r6, pc}
 801778e:	ab01      	add	r3, sp, #4
 8017790:	466a      	mov	r2, sp
 8017792:	f7ff ffc8 	bl	8017726 <__swhatbuf_r>
 8017796:	9900      	ldr	r1, [sp, #0]
 8017798:	4605      	mov	r5, r0
 801779a:	4630      	mov	r0, r6
 801779c:	f7fb fca6 	bl	80130ec <_malloc_r>
 80177a0:	b948      	cbnz	r0, 80177b6 <__smakebuf_r+0x44>
 80177a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80177a6:	059a      	lsls	r2, r3, #22
 80177a8:	d4ef      	bmi.n	801778a <__smakebuf_r+0x18>
 80177aa:	f023 0303 	bic.w	r3, r3, #3
 80177ae:	f043 0302 	orr.w	r3, r3, #2
 80177b2:	81a3      	strh	r3, [r4, #12]
 80177b4:	e7e3      	b.n	801777e <__smakebuf_r+0xc>
 80177b6:	89a3      	ldrh	r3, [r4, #12]
 80177b8:	6020      	str	r0, [r4, #0]
 80177ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80177be:	81a3      	strh	r3, [r4, #12]
 80177c0:	9b00      	ldr	r3, [sp, #0]
 80177c2:	6163      	str	r3, [r4, #20]
 80177c4:	9b01      	ldr	r3, [sp, #4]
 80177c6:	6120      	str	r0, [r4, #16]
 80177c8:	b15b      	cbz	r3, 80177e2 <__smakebuf_r+0x70>
 80177ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80177ce:	4630      	mov	r0, r6
 80177d0:	f000 f81e 	bl	8017810 <_isatty_r>
 80177d4:	b128      	cbz	r0, 80177e2 <__smakebuf_r+0x70>
 80177d6:	89a3      	ldrh	r3, [r4, #12]
 80177d8:	f023 0303 	bic.w	r3, r3, #3
 80177dc:	f043 0301 	orr.w	r3, r3, #1
 80177e0:	81a3      	strh	r3, [r4, #12]
 80177e2:	89a3      	ldrh	r3, [r4, #12]
 80177e4:	431d      	orrs	r5, r3
 80177e6:	81a5      	strh	r5, [r4, #12]
 80177e8:	e7cf      	b.n	801778a <__smakebuf_r+0x18>
	...

080177ec <_fstat_r>:
 80177ec:	b538      	push	{r3, r4, r5, lr}
 80177ee:	4d07      	ldr	r5, [pc, #28]	; (801780c <_fstat_r+0x20>)
 80177f0:	2300      	movs	r3, #0
 80177f2:	4604      	mov	r4, r0
 80177f4:	4608      	mov	r0, r1
 80177f6:	4611      	mov	r1, r2
 80177f8:	602b      	str	r3, [r5, #0]
 80177fa:	f7f1 ff1c 	bl	8009636 <_fstat>
 80177fe:	1c43      	adds	r3, r0, #1
 8017800:	d102      	bne.n	8017808 <_fstat_r+0x1c>
 8017802:	682b      	ldr	r3, [r5, #0]
 8017804:	b103      	cbz	r3, 8017808 <_fstat_r+0x1c>
 8017806:	6023      	str	r3, [r4, #0]
 8017808:	bd38      	pop	{r3, r4, r5, pc}
 801780a:	bf00      	nop
 801780c:	20000ae0 	.word	0x20000ae0

08017810 <_isatty_r>:
 8017810:	b538      	push	{r3, r4, r5, lr}
 8017812:	4d06      	ldr	r5, [pc, #24]	; (801782c <_isatty_r+0x1c>)
 8017814:	2300      	movs	r3, #0
 8017816:	4604      	mov	r4, r0
 8017818:	4608      	mov	r0, r1
 801781a:	602b      	str	r3, [r5, #0]
 801781c:	f7f1 ff1b 	bl	8009656 <_isatty>
 8017820:	1c43      	adds	r3, r0, #1
 8017822:	d102      	bne.n	801782a <_isatty_r+0x1a>
 8017824:	682b      	ldr	r3, [r5, #0]
 8017826:	b103      	cbz	r3, 801782a <_isatty_r+0x1a>
 8017828:	6023      	str	r3, [r4, #0]
 801782a:	bd38      	pop	{r3, r4, r5, pc}
 801782c:	20000ae0 	.word	0x20000ae0

08017830 <_malloc_usable_size_r>:
 8017830:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017834:	1f18      	subs	r0, r3, #4
 8017836:	2b00      	cmp	r3, #0
 8017838:	bfbc      	itt	lt
 801783a:	580b      	ldrlt	r3, [r1, r0]
 801783c:	18c0      	addlt	r0, r0, r3
 801783e:	4770      	bx	lr

08017840 <_init>:
 8017840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017842:	bf00      	nop
 8017844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017846:	bc08      	pop	{r3}
 8017848:	469e      	mov	lr, r3
 801784a:	4770      	bx	lr

0801784c <_fini>:
 801784c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801784e:	bf00      	nop
 8017850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017852:	bc08      	pop	{r3}
 8017854:	469e      	mov	lr, r3
 8017856:	4770      	bx	lr
