# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
bash compile.bash
# Start time: 00:10:37 on May 24,2022
# vcom REG.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG
# -- Compiling architecture beh of REG
# End time: 00:10:38 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:10:38 on May 24,2022
# vcom ADDER.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADDER
# -- Compiling architecture beh of ADDER
# End time: 00:10:38 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:10:38 on May 24,2022
# vcom aluOpCodes.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aluOpCodes
# End time: 00:10:39 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:10:39 on May 24,2022
# vcom ALU.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aluOpCodes
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# ** Error: ALU.vhd(52): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: ALU.vhd(52): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ALU.vhd(54): (vcom-1581) No feasible entries for infix operator 'srl'.
# ** Error: ALU.vhd(54): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: ALU.vhd(71): VHDL Compiler exiting
# End time: 00:10:39 on May 24,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Start time: 00:10:39 on May 24,2022
# vcom DATAMEM.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DATAMEM
# -- Compiling architecture beh of DATAMEM
# End time: 00:10:40 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:10:40 on May 24,2022
# vcom INSTRMEM.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity INSTRMEM
# -- Compiling architecture beh of INSTRMEM
# End time: 00:10:40 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:10:40 on May 24,2022
# vcom MUX21.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture beh of MUX21
# End time: 00:10:41 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:10:41 on May 24,2022
# vcom RF.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture beh of RF
# End time: 00:10:41 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:10:41 on May 24,2022
# vcom DP.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DP
# -- Compiling architecture struct of DP
# End time: 00:10:42 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:10:42 on May 24,2022
# vcom CPU.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture struct of CPU
# End time: 00:10:42 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

vcom ALU.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:15:41 on May 24,2022
# vcom -reportprogress 300 ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aluOpCodes
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# ** Error: ALU.vhd(52): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: ALU.vhd(52): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ALU.vhd(54): (vcom-1581) No feasible entries for infix operator 'srl'.
# ** Error: ALU.vhd(54): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: ALU.vhd(71): VHDL Compiler exiting
# End time: 00:15:42 on May 24,2022, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom ALU.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:18:22 on May 24,2022
# vcom -reportprogress 300 ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aluOpCodes
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# ** Error: ALU.vhd(54): (vcom-1581) No feasible entries for infix operator 'srl'.
# ** Error: ALU.vhd(54): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: ALU.vhd(71): VHDL Compiler exiting
# End time: 00:18:22 on May 24,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom ALU.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:18:50 on May 24,2022
# vcom -reportprogress 300 ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aluOpCodes
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# ** Error: ALU.vhd(54): (vcom-1136) Unknown identifier "Ostd_logic_vector".
# ** Note: ALU.vhd(71): VHDL Compiler exiting
# End time: 00:18:51 on May 24,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom ALU.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:19:02 on May 24,2022
# vcom -reportprogress 300 ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aluOpCodes
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 00:19:02 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
bash compile.bash
# Start time: 00:19:05 on May 24,2022
# vcom REG.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG
# -- Compiling architecture beh of REG
# End time: 00:19:05 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:19:05 on May 24,2022
# vcom ADDER.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADDER
# -- Compiling architecture beh of ADDER
# End time: 00:19:06 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:19:06 on May 24,2022
# vcom aluOpCodes.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aluOpCodes
# End time: 00:19:06 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:19:06 on May 24,2022
# vcom ALU.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aluOpCodes
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 00:19:07 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:19:07 on May 24,2022
# vcom DATAMEM.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DATAMEM
# -- Compiling architecture beh of DATAMEM
# End time: 00:19:07 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:19:07 on May 24,2022
# vcom INSTRMEM.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity INSTRMEM
# -- Compiling architecture beh of INSTRMEM
# End time: 00:19:08 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:19:08 on May 24,2022
# vcom MUX21.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture beh of MUX21
# End time: 00:19:08 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:19:08 on May 24,2022
# vcom RF.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture beh of RF
# End time: 00:19:09 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 00:19:09 on May 24,2022
# vcom DP.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DP
# -- Compiling architecture struct of DP
# End time: 00:19:09 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 00:19:09 on May 24,2022
# vcom CPU.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture struct of CPU
# End time: 00:19:10 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
