

================================================================
== Vitis HLS Report for 'top_function'
================================================================
* Date:           Mon Jul 24 10:31:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.840 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_top_function_Pipeline_1_fu_432                 |top_function_Pipeline_1                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_3_fu_438                 |top_function_Pipeline_3                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_5_fu_444                 |top_function_Pipeline_5                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_7_fu_450                 |top_function_Pipeline_7                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456   |top_function_Pipeline_VITIS_LOOP_37_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486   |top_function_Pipeline_VITIS_LOOP_58_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518   |top_function_Pipeline_VITIS_LOOP_79_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550  |top_function_Pipeline_VITIS_LOOP_100_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582  |top_function_Pipeline_VITIS_LOOP_141_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      80|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|    3292|    4259|    -|
|Memory           |        0|    -|      48|      24|    0|
|Multiplexer      |        -|    -|       -|    1512|    -|
|Register         |        -|    -|     160|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    3500|    5875|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     2520|  600|  716160|  358080|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_top_function_Pipeline_1_fu_432                 |top_function_Pipeline_1                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_3_fu_438                 |top_function_Pipeline_3                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_5_fu_444                 |top_function_Pipeline_5                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_7_fu_450                 |top_function_Pipeline_7                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550  |top_function_Pipeline_VITIS_LOOP_100_1  |        0|   0|  869|  1020|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582  |top_function_Pipeline_VITIS_LOOP_141_1  |        0|   0|   70|   166|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456   |top_function_Pipeline_VITIS_LOOP_37_1   |        0|   0|  773|  1011|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486   |top_function_Pipeline_VITIS_LOOP_58_1   |        0|   0|  776|   929|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518   |top_function_Pipeline_VITIS_LOOP_79_1   |        0|   0|  776|   929|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |        0|   0| 3292|  4259|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |adjacencyList_18_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_16_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_15_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_13_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_11_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_7_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_4_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_3_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_2_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_1_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |allTraversal_U      |allTraversal_RAM_AUTO_1R1W      |        0|  5|   2|    0|    20|    5|     1|          100|
    |nodeQueue_U         |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |stack_U             |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |stack_1_U           |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |queue_U             |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |visited_U           |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    |visited_1_U         |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    |visited_2_U         |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    |visited_3_U         |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        0| 48|  24|    0|   380|   39|    19|          780|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_fu_616_p2                      |         +|   0|  0|  39|          32|           1|
    |icmp_ln141_fu_621_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  80|          65|          34|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |adjacencyList_11_address0                    |  31|          6|    5|         30|
    |adjacencyList_11_ce0                         |  31|          6|    1|          6|
    |adjacencyList_13_address0                    |  31|          6|    5|         30|
    |adjacencyList_13_ce0                         |  31|          6|    1|          6|
    |adjacencyList_15_address0                    |  31|          6|    5|         30|
    |adjacencyList_15_ce0                         |  31|          6|    1|          6|
    |adjacencyList_16_address0                    |  31|          6|    5|         30|
    |adjacencyList_16_ce0                         |  31|          6|    1|          6|
    |adjacencyList_18_address0                    |  31|          6|    5|         30|
    |adjacencyList_18_ce0                         |  31|          6|    1|          6|
    |adjacencyList_1_address0                     |  31|          6|    5|         30|
    |adjacencyList_1_ce0                          |  31|          6|    1|          6|
    |adjacencyList_2_address0                     |  37|          7|    5|         35|
    |adjacencyList_2_ce0                          |  31|          6|    1|          6|
    |adjacencyList_3_address0                     |  37|          7|    5|         35|
    |adjacencyList_3_ce0                          |  31|          6|    1|          6|
    |adjacencyList_4_address0                     |  37|          7|    5|         35|
    |adjacencyList_4_ce0                          |  31|          6|    1|          6|
    |adjacencyList_7_address0                     |  37|          7|    5|         35|
    |adjacencyList_7_address1                     |  14|          3|    5|         15|
    |adjacencyList_7_ce0                          |  31|          6|    1|          6|
    |allTraversal_address0                        |  37|          7|    5|         35|
    |allTraversal_ce0                             |  37|          7|    1|          7|
    |allTraversal_d0                              |  26|          5|    5|         25|
    |allTraversal_we0                             |  26|          5|    1|          5|
    |ap_NS_fsm                                    |  74|         18|    1|         18|
    |ap_phi_mux_newListValue_new_0_phi_fu_425_p4  |   9|          2|   32|         64|
    |newListValue_new_0_reg_422                   |   9|          2|   32|         64|
    |nodeQueue_address0                           |  14|          3|    5|         15|
    |nodeQueue_ce0                                |  14|          3|    1|          3|
    |nodeQueue_d0                                 |  14|          3|    5|         15|
    |nodeQueue_we0                                |  14|          3|    1|          3|
    |queue_address0                               |  14|          3|    5|         15|
    |queue_ce0                                    |  14|          3|    1|          3|
    |queue_d0                                     |  14|          3|    5|         15|
    |queue_we0                                    |  14|          3|    1|          3|
    |stack_1_address0                             |  14|          3|    5|         15|
    |stack_1_ce0                                  |  14|          3|    1|          3|
    |stack_1_d0                                   |  14|          3|    5|         15|
    |stack_1_we0                                  |  14|          3|    1|          3|
    |stack_address0                               |  14|          3|    5|         15|
    |stack_ce0                                    |  14|          3|    1|          3|
    |stack_d0                                     |  14|          3|    5|         15|
    |stack_we0                                    |  14|          3|    1|          3|
    |traversalSize                                |  20|          4|   32|        128|
    |visited_1_address0                           |  20|          4|    5|         20|
    |visited_1_ce0                                |  20|          4|    1|          4|
    |visited_1_ce1                                |   9|          2|    1|          2|
    |visited_1_d0                                 |  20|          4|    1|          4|
    |visited_1_we0                                |  20|          4|    1|          4|
    |visited_1_we1                                |   9|          2|    1|          2|
    |visited_2_address0                           |  20|          4|    5|         20|
    |visited_2_ce0                                |  20|          4|    1|          4|
    |visited_2_ce1                                |   9|          2|    1|          2|
    |visited_2_d0                                 |  20|          4|    1|          4|
    |visited_2_we0                                |  20|          4|    1|          4|
    |visited_2_we1                                |   9|          2|    1|          2|
    |visited_3_address0                           |  20|          4|    5|         20|
    |visited_3_ce0                                |  20|          4|    1|          4|
    |visited_3_ce1                                |   9|          2|    1|          2|
    |visited_3_d0                                 |  20|          4|    1|          4|
    |visited_3_we0                                |  20|          4|    1|          4|
    |visited_3_we1                                |   9|          2|    1|          2|
    |visited_address0                             |  20|          4|    5|         20|
    |visited_ce0                                  |  20|          4|    1|          4|
    |visited_ce1                                  |   9|          2|    1|          2|
    |visited_d0                                   |  20|          4|    1|          4|
    |visited_we0                                  |  20|          4|    1|          4|
    |visited_we1                                  |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |1512|        305|  262|       1029|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |allTraversal_load_reg_676                                       |   5|   0|    5|          0|
    |ap_CS_fsm                                                       |  17|   0|   17|          0|
    |grp_top_function_Pipeline_1_fu_432_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_3_fu_438_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_5_fu_444_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_7_fu_450_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456_ap_start_reg   |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486_ap_start_reg   |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518_ap_start_reg   |   1|   0|    1|          0|
    |i_reg_686                                                       |  32|   0|   32|          0|
    |icmp_ln141_reg_691                                              |   1|   0|    1|          0|
    |index_reg_655                                                   |  32|   0|   32|          0|
    |newListValue_new_0_reg_422                                      |  32|   0|   32|          0|
    |traversalSize                                                   |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 160|   0|  160|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|        top_function|  return value|
|newListValue               |  out|   32|      ap_vld|        newListValue|       pointer|
|newListValue_ap_vld        |  out|    1|      ap_vld|        newListValue|       pointer|
|totalTraversalSize         |  out|   32|      ap_vld|  totalTraversalSize|       pointer|
|totalTraversalSize_ap_vld  |  out|    1|      ap_vld|  totalTraversalSize|       pointer|
|signal_r                   |  out|   32|      ap_vld|            signal_r|       pointer|
|signal_r_ap_vld            |  out|    1|      ap_vld|            signal_r|       pointer|
+---------------------------+-----+-----+------------+--------------------+--------------+

