.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2S_bI2S */
.set I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2S_bI2S_BitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set I2S_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2S_bI2S_BitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set I2S_bI2S_BitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2S_bI2S_BitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set I2S_bI2S_BitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2S_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set I2S_bI2S_BitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set I2S_bI2S_CtlReg__0__MASK, 0x01
.set I2S_bI2S_CtlReg__0__POS, 0
.set I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set I2S_bI2S_CtlReg__2__MASK, 0x04
.set I2S_bI2S_CtlReg__2__POS, 2
.set I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2S_bI2S_CtlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set I2S_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set I2S_bI2S_CtlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set I2S_bI2S_CtlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set I2S_bI2S_CtlReg__MASK, 0x05
.set I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2S_bI2S_CtlReg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG, CYREG_B0_UDB08_A0
.set I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG, CYREG_B0_UDB08_A1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG, CYREG_B0_UDB08_D0
.set I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG, CYREG_B0_UDB08_D1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG, CYREG_B0_UDB08_F0
.set I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG, CYREG_B0_UDB08_F1
.set I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2S_bI2S_Tx_STS_0__Sts__0__MASK, 0x01
.set I2S_bI2S_Tx_STS_0__Sts__0__POS, 0
.set I2S_bI2S_Tx_STS_0__Sts__1__MASK, 0x02
.set I2S_bI2S_Tx_STS_0__Sts__1__POS, 1
.set I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set I2S_bI2S_Tx_STS_0__Sts__MASK, 0x03
.set I2S_bI2S_Tx_STS_0__Sts__MASK_REG, CYREG_B1_UDB08_MSK
.set I2S_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2S_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2S_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set I2S_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set I2S_bI2S_Tx_STS_0__Sts__STATUS_REG, CYREG_B1_UDB08_ST

/* RXI */
.set RXI__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set RXI__0__MASK, 0x01
.set RXI__0__PC, CYREG_PRT2_PC0
.set RXI__0__PORT, 2
.set RXI__0__SHIFT, 0
.set RXI__AG, CYREG_PRT2_AG
.set RXI__AMUX, CYREG_PRT2_AMUX
.set RXI__BIE, CYREG_PRT2_BIE
.set RXI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RXI__BYP, CYREG_PRT2_BYP
.set RXI__CTL, CYREG_PRT2_CTL
.set RXI__DM0, CYREG_PRT2_DM0
.set RXI__DM1, CYREG_PRT2_DM1
.set RXI__DM2, CYREG_PRT2_DM2
.set RXI__DR, CYREG_PRT2_DR
.set RXI__INP_DIS, CYREG_PRT2_INP_DIS
.set RXI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RXI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RXI__LCD_EN, CYREG_PRT2_LCD_EN
.set RXI__MASK, 0x01
.set RXI__PORT, 2
.set RXI__PRT, CYREG_PRT2_PRT
.set RXI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RXI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RXI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RXI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RXI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RXI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RXI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RXI__PS, CYREG_PRT2_PS
.set RXI__SHIFT, 0
.set RXI__SLW, CYREG_PRT2_SLW

/* TXO */
.set TXO__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set TXO__0__MASK, 0x02
.set TXO__0__PC, CYREG_PRT2_PC1
.set TXO__0__PORT, 2
.set TXO__0__SHIFT, 1
.set TXO__AG, CYREG_PRT2_AG
.set TXO__AMUX, CYREG_PRT2_AMUX
.set TXO__BIE, CYREG_PRT2_BIE
.set TXO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TXO__BYP, CYREG_PRT2_BYP
.set TXO__CTL, CYREG_PRT2_CTL
.set TXO__DM0, CYREG_PRT2_DM0
.set TXO__DM1, CYREG_PRT2_DM1
.set TXO__DM2, CYREG_PRT2_DM2
.set TXO__DR, CYREG_PRT2_DR
.set TXO__INP_DIS, CYREG_PRT2_INP_DIS
.set TXO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TXO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TXO__LCD_EN, CYREG_PRT2_LCD_EN
.set TXO__MASK, 0x02
.set TXO__PORT, 2
.set TXO__PRT, CYREG_PRT2_PRT
.set TXO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TXO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TXO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TXO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TXO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TXO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TXO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TXO__PS, CYREG_PRT2_PS
.set TXO__SHIFT, 1
.set TXO__SLW, CYREG_PRT2_SLW

/* MCLK */
.set MCLK__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set MCLK__0__MASK, 0x10
.set MCLK__0__PC, CYREG_IO_PC_PRT15_PC4
.set MCLK__0__PORT, 15
.set MCLK__0__SHIFT, 4
.set MCLK__AG, CYREG_PRT15_AG
.set MCLK__AMUX, CYREG_PRT15_AMUX
.set MCLK__BIE, CYREG_PRT15_BIE
.set MCLK__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MCLK__BYP, CYREG_PRT15_BYP
.set MCLK__CTL, CYREG_PRT15_CTL
.set MCLK__DM0, CYREG_PRT15_DM0
.set MCLK__DM1, CYREG_PRT15_DM1
.set MCLK__DM2, CYREG_PRT15_DM2
.set MCLK__DR, CYREG_PRT15_DR
.set MCLK__INP_DIS, CYREG_PRT15_INP_DIS
.set MCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MCLK__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MCLK__LCD_EN, CYREG_PRT15_LCD_EN
.set MCLK__MASK, 0x10
.set MCLK__PORT, 15
.set MCLK__PRT, CYREG_PRT15_PRT
.set MCLK__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MCLK__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MCLK__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MCLK__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MCLK__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MCLK__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MCLK__PS, CYREG_PRT15_PS
.set MCLK__SHIFT, 4
.set MCLK__SLW, CYREG_PRT15_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x03
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x08
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x08

/* WS_1 */
.set WS_1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set WS_1__0__MASK, 0x02
.set WS_1__0__PC, CYREG_PRT6_PC1
.set WS_1__0__PORT, 6
.set WS_1__0__SHIFT, 1
.set WS_1__AG, CYREG_PRT6_AG
.set WS_1__AMUX, CYREG_PRT6_AMUX
.set WS_1__BIE, CYREG_PRT6_BIE
.set WS_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set WS_1__BYP, CYREG_PRT6_BYP
.set WS_1__CTL, CYREG_PRT6_CTL
.set WS_1__DM0, CYREG_PRT6_DM0
.set WS_1__DM1, CYREG_PRT6_DM1
.set WS_1__DM2, CYREG_PRT6_DM2
.set WS_1__DR, CYREG_PRT6_DR
.set WS_1__INP_DIS, CYREG_PRT6_INP_DIS
.set WS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set WS_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set WS_1__LCD_EN, CYREG_PRT6_LCD_EN
.set WS_1__MASK, 0x02
.set WS_1__PORT, 6
.set WS_1__PRT, CYREG_PRT6_PRT
.set WS_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set WS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set WS_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set WS_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set WS_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set WS_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set WS_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set WS_1__PS, CYREG_PRT6_PS
.set WS_1__SHIFT, 1
.set WS_1__SLW, CYREG_PRT6_SLW

/* Green */
.set Green__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Green__0__MASK, 0x08
.set Green__0__PC, CYREG_PRT2_PC3
.set Green__0__PORT, 2
.set Green__0__SHIFT, 3
.set Green__AG, CYREG_PRT2_AG
.set Green__AMUX, CYREG_PRT2_AMUX
.set Green__BIE, CYREG_PRT2_BIE
.set Green__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Green__BYP, CYREG_PRT2_BYP
.set Green__CTL, CYREG_PRT2_CTL
.set Green__DM0, CYREG_PRT2_DM0
.set Green__DM1, CYREG_PRT2_DM1
.set Green__DM2, CYREG_PRT2_DM2
.set Green__DR, CYREG_PRT2_DR
.set Green__INP_DIS, CYREG_PRT2_INP_DIS
.set Green__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Green__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Green__LCD_EN, CYREG_PRT2_LCD_EN
.set Green__MASK, 0x08
.set Green__PORT, 2
.set Green__PRT, CYREG_PRT2_PRT
.set Green__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Green__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Green__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Green__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Green__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Green__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Green__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Green__PS, CYREG_PRT2_PS
.set Green__SHIFT, 3
.set Green__SLW, CYREG_PRT2_SLW

/* SCK_1 */
.set SCK_1__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set SCK_1__0__MASK, 0x08
.set SCK_1__0__PC, CYREG_PRT6_PC3
.set SCK_1__0__PORT, 6
.set SCK_1__0__SHIFT, 3
.set SCK_1__AG, CYREG_PRT6_AG
.set SCK_1__AMUX, CYREG_PRT6_AMUX
.set SCK_1__BIE, CYREG_PRT6_BIE
.set SCK_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SCK_1__BYP, CYREG_PRT6_BYP
.set SCK_1__CTL, CYREG_PRT6_CTL
.set SCK_1__DM0, CYREG_PRT6_DM0
.set SCK_1__DM1, CYREG_PRT6_DM1
.set SCK_1__DM2, CYREG_PRT6_DM2
.set SCK_1__DR, CYREG_PRT6_DR
.set SCK_1__INP_DIS, CYREG_PRT6_INP_DIS
.set SCK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SCK_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SCK_1__LCD_EN, CYREG_PRT6_LCD_EN
.set SCK_1__MASK, 0x08
.set SCK_1__PORT, 6
.set SCK_1__PRT, CYREG_PRT6_PRT
.set SCK_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SCK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SCK_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SCK_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SCK_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SCK_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SCK_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SCK_1__PS, CYREG_PRT6_PS
.set SCK_1__SHIFT, 3
.set SCK_1__SLW, CYREG_PRT6_SLW

/* SDO_1 */
.set SDO_1__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set SDO_1__0__MASK, 0x04
.set SDO_1__0__PC, CYREG_PRT6_PC2
.set SDO_1__0__PORT, 6
.set SDO_1__0__SHIFT, 2
.set SDO_1__AG, CYREG_PRT6_AG
.set SDO_1__AMUX, CYREG_PRT6_AMUX
.set SDO_1__BIE, CYREG_PRT6_BIE
.set SDO_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SDO_1__BYP, CYREG_PRT6_BYP
.set SDO_1__CTL, CYREG_PRT6_CTL
.set SDO_1__DM0, CYREG_PRT6_DM0
.set SDO_1__DM1, CYREG_PRT6_DM1
.set SDO_1__DM2, CYREG_PRT6_DM2
.set SDO_1__DR, CYREG_PRT6_DR
.set SDO_1__INP_DIS, CYREG_PRT6_INP_DIS
.set SDO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SDO_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SDO_1__LCD_EN, CYREG_PRT6_LCD_EN
.set SDO_1__MASK, 0x04
.set SDO_1__PORT, 6
.set SDO_1__PRT, CYREG_PRT6_PRT
.set SDO_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SDO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SDO_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SDO_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SDO_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SDO_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SDO_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SDO_1__PS, CYREG_PRT6_PS
.set SDO_1__SHIFT, 2
.set SDO_1__SLW, CYREG_PRT6_SLW

/* White */
.set White__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set White__0__MASK, 0x10
.set White__0__PC, CYREG_PRT2_PC4
.set White__0__PORT, 2
.set White__0__SHIFT, 4
.set White__AG, CYREG_PRT2_AG
.set White__AMUX, CYREG_PRT2_AMUX
.set White__BIE, CYREG_PRT2_BIE
.set White__BIT_MASK, CYREG_PRT2_BIT_MASK
.set White__BYP, CYREG_PRT2_BYP
.set White__CTL, CYREG_PRT2_CTL
.set White__DM0, CYREG_PRT2_DM0
.set White__DM1, CYREG_PRT2_DM1
.set White__DM2, CYREG_PRT2_DM2
.set White__DR, CYREG_PRT2_DR
.set White__INP_DIS, CYREG_PRT2_INP_DIS
.set White__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set White__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set White__LCD_EN, CYREG_PRT2_LCD_EN
.set White__MASK, 0x10
.set White__PORT, 2
.set White__PRT, CYREG_PRT2_PRT
.set White__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set White__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set White__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set White__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set White__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set White__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set White__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set White__PS, CYREG_PRT2_PS
.set White__SHIFT, 4
.set White__SLW, CYREG_PRT2_SLW

/* Yellow */
.set Yellow__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Yellow__0__MASK, 0x04
.set Yellow__0__PC, CYREG_PRT2_PC2
.set Yellow__0__PORT, 2
.set Yellow__0__SHIFT, 2
.set Yellow__AG, CYREG_PRT2_AG
.set Yellow__AMUX, CYREG_PRT2_AMUX
.set Yellow__BIE, CYREG_PRT2_BIE
.set Yellow__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Yellow__BYP, CYREG_PRT2_BYP
.set Yellow__CTL, CYREG_PRT2_CTL
.set Yellow__DM0, CYREG_PRT2_DM0
.set Yellow__DM1, CYREG_PRT2_DM1
.set Yellow__DM2, CYREG_PRT2_DM2
.set Yellow__DR, CYREG_PRT2_DR
.set Yellow__INP_DIS, CYREG_PRT2_INP_DIS
.set Yellow__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Yellow__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Yellow__LCD_EN, CYREG_PRT2_LCD_EN
.set Yellow__MASK, 0x04
.set Yellow__PORT, 2
.set Yellow__PRT, CYREG_PRT2_PRT
.set Yellow__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Yellow__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Yellow__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Yellow__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Yellow__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Yellow__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Yellow__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Yellow__PS, CYREG_PRT2_PS
.set Yellow__SHIFT, 2
.set Yellow__SLW, CYREG_PRT2_SLW

/* emFile_Clock_1 */
.set emFile_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set emFile_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set emFile_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set emFile_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_Clock_1__INDEX, 0x00
.set emFile_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_Clock_1__PM_ACT_MSK, 0x01
.set emFile_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_Clock_1__PM_STBY_MSK, 0x01

/* emFile_miso0 */
.set emFile_miso0__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set emFile_miso0__0__MASK, 0x40
.set emFile_miso0__0__PC, CYREG_PRT6_PC6
.set emFile_miso0__0__PORT, 6
.set emFile_miso0__0__SHIFT, 6
.set emFile_miso0__AG, CYREG_PRT6_AG
.set emFile_miso0__AMUX, CYREG_PRT6_AMUX
.set emFile_miso0__BIE, CYREG_PRT6_BIE
.set emFile_miso0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set emFile_miso0__BYP, CYREG_PRT6_BYP
.set emFile_miso0__CTL, CYREG_PRT6_CTL
.set emFile_miso0__DM0, CYREG_PRT6_DM0
.set emFile_miso0__DM1, CYREG_PRT6_DM1
.set emFile_miso0__DM2, CYREG_PRT6_DM2
.set emFile_miso0__DR, CYREG_PRT6_DR
.set emFile_miso0__INP_DIS, CYREG_PRT6_INP_DIS
.set emFile_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set emFile_miso0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set emFile_miso0__LCD_EN, CYREG_PRT6_LCD_EN
.set emFile_miso0__MASK, 0x40
.set emFile_miso0__PORT, 6
.set emFile_miso0__PRT, CYREG_PRT6_PRT
.set emFile_miso0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set emFile_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set emFile_miso0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set emFile_miso0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set emFile_miso0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set emFile_miso0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set emFile_miso0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set emFile_miso0__PS, CYREG_PRT6_PS
.set emFile_miso0__SHIFT, 6
.set emFile_miso0__SLW, CYREG_PRT6_SLW

/* emFile_mosi0 */
.set emFile_mosi0__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set emFile_mosi0__0__MASK, 0x20
.set emFile_mosi0__0__PC, CYREG_PRT6_PC5
.set emFile_mosi0__0__PORT, 6
.set emFile_mosi0__0__SHIFT, 5
.set emFile_mosi0__AG, CYREG_PRT6_AG
.set emFile_mosi0__AMUX, CYREG_PRT6_AMUX
.set emFile_mosi0__BIE, CYREG_PRT6_BIE
.set emFile_mosi0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set emFile_mosi0__BYP, CYREG_PRT6_BYP
.set emFile_mosi0__CTL, CYREG_PRT6_CTL
.set emFile_mosi0__DM0, CYREG_PRT6_DM0
.set emFile_mosi0__DM1, CYREG_PRT6_DM1
.set emFile_mosi0__DM2, CYREG_PRT6_DM2
.set emFile_mosi0__DR, CYREG_PRT6_DR
.set emFile_mosi0__INP_DIS, CYREG_PRT6_INP_DIS
.set emFile_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set emFile_mosi0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set emFile_mosi0__LCD_EN, CYREG_PRT6_LCD_EN
.set emFile_mosi0__MASK, 0x20
.set emFile_mosi0__PORT, 6
.set emFile_mosi0__PRT, CYREG_PRT6_PRT
.set emFile_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set emFile_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set emFile_mosi0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set emFile_mosi0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set emFile_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set emFile_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set emFile_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set emFile_mosi0__PS, CYREG_PRT6_PS
.set emFile_mosi0__SHIFT, 5
.set emFile_mosi0__SLW, CYREG_PRT6_SLW

/* emFile_sclk0 */
.set emFile_sclk0__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set emFile_sclk0__0__MASK, 0x80
.set emFile_sclk0__0__PC, CYREG_PRT6_PC7
.set emFile_sclk0__0__PORT, 6
.set emFile_sclk0__0__SHIFT, 7
.set emFile_sclk0__AG, CYREG_PRT6_AG
.set emFile_sclk0__AMUX, CYREG_PRT6_AMUX
.set emFile_sclk0__BIE, CYREG_PRT6_BIE
.set emFile_sclk0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set emFile_sclk0__BYP, CYREG_PRT6_BYP
.set emFile_sclk0__CTL, CYREG_PRT6_CTL
.set emFile_sclk0__DM0, CYREG_PRT6_DM0
.set emFile_sclk0__DM1, CYREG_PRT6_DM1
.set emFile_sclk0__DM2, CYREG_PRT6_DM2
.set emFile_sclk0__DR, CYREG_PRT6_DR
.set emFile_sclk0__INP_DIS, CYREG_PRT6_INP_DIS
.set emFile_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set emFile_sclk0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set emFile_sclk0__LCD_EN, CYREG_PRT6_LCD_EN
.set emFile_sclk0__MASK, 0x80
.set emFile_sclk0__PORT, 6
.set emFile_sclk0__PRT, CYREG_PRT6_PRT
.set emFile_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set emFile_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set emFile_sclk0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set emFile_sclk0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set emFile_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set emFile_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set emFile_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set emFile_sclk0__PS, CYREG_PRT6_PS
.set emFile_sclk0__SHIFT, 7
.set emFile_sclk0__SLW, CYREG_PRT6_SLW

/* emFile_SPI0_BSPIM */
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set emFile_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set emFile_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set emFile_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB12_ST

/* emFile_SPI0_CS */
.set emFile_SPI0_CS__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set emFile_SPI0_CS__0__MASK, 0x10
.set emFile_SPI0_CS__0__PC, CYREG_PRT12_PC4
.set emFile_SPI0_CS__0__PORT, 12
.set emFile_SPI0_CS__0__SHIFT, 4
.set emFile_SPI0_CS__AG, CYREG_PRT12_AG
.set emFile_SPI0_CS__BIE, CYREG_PRT12_BIE
.set emFile_SPI0_CS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set emFile_SPI0_CS__BYP, CYREG_PRT12_BYP
.set emFile_SPI0_CS__DM0, CYREG_PRT12_DM0
.set emFile_SPI0_CS__DM1, CYREG_PRT12_DM1
.set emFile_SPI0_CS__DM2, CYREG_PRT12_DM2
.set emFile_SPI0_CS__DR, CYREG_PRT12_DR
.set emFile_SPI0_CS__INP_DIS, CYREG_PRT12_INP_DIS
.set emFile_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set emFile_SPI0_CS__MASK, 0x10
.set emFile_SPI0_CS__PORT, 12
.set emFile_SPI0_CS__PRT, CYREG_PRT12_PRT
.set emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set emFile_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set emFile_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set emFile_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set emFile_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set emFile_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set emFile_SPI0_CS__PS, CYREG_PRT12_PS
.set emFile_SPI0_CS__SHIFT, 4
.set emFile_SPI0_CS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set emFile_SPI0_CS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set emFile_SPI0_CS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set emFile_SPI0_CS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set emFile_SPI0_CS__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* TestPin */
.set TestPin__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set TestPin__0__MASK, 0x01
.set TestPin__0__PC, CYREG_PRT5_PC0
.set TestPin__0__PORT, 5
.set TestPin__0__SHIFT, 0
.set TestPin__AG, CYREG_PRT5_AG
.set TestPin__AMUX, CYREG_PRT5_AMUX
.set TestPin__BIE, CYREG_PRT5_BIE
.set TestPin__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TestPin__BYP, CYREG_PRT5_BYP
.set TestPin__CTL, CYREG_PRT5_CTL
.set TestPin__DM0, CYREG_PRT5_DM0
.set TestPin__DM1, CYREG_PRT5_DM1
.set TestPin__DM2, CYREG_PRT5_DM2
.set TestPin__DR, CYREG_PRT5_DR
.set TestPin__INP_DIS, CYREG_PRT5_INP_DIS
.set TestPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TestPin__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TestPin__LCD_EN, CYREG_PRT5_LCD_EN
.set TestPin__MASK, 0x01
.set TestPin__PORT, 5
.set TestPin__PRT, CYREG_PRT5_PRT
.set TestPin__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TestPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TestPin__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TestPin__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TestPin__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TestPin__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TestPin__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TestPin__PS, CYREG_PRT5_PS
.set TestPin__SHIFT, 0
.set TestPin__SLW, CYREG_PRT5_SLW

/* Audio_Timer_TimerHW */
.set Audio_Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Audio_Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Audio_Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Audio_Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Audio_Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Audio_Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Audio_Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Audio_Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Audio_Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Audio_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Audio_Timer_TimerHW__PM_ACT_MSK, 0x01
.set Audio_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Audio_Timer_TimerHW__PM_STBY_MSK, 0x01
.set Audio_Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Audio_Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Audio_Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* Audio_Interrupt */
.set Audio_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Audio_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Audio_Interrupt__INTC_MASK, 0x20000
.set Audio_Interrupt__INTC_NUMBER, 17
.set Audio_Interrupt__INTC_PRIOR_NUM, 7
.set Audio_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set Audio_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Audio_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
