Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:47:54 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul19/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  361         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (361)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (361)
5. checking no_input_delay (37)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (361)
--------------------------
 There are 361 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src29_reg[0]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src35_reg[0]/C
src35_reg[1]/C
src36_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (361)
--------------------------------------------------
 There are 361 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src29_reg[0]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src35_reg[0]/D
src35_reg[1]/D
src36_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  399          inf        0.000                      0                  399           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           399 Endpoints
Min Delay           399 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.598ns  (logic 5.655ns (48.755%)  route 5.944ns (51.245%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.712 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.494     9.207    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.392    11.598 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.598    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst35[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.498ns  (logic 5.717ns (49.724%)  route 5.781ns (50.276%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.571 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.571    compressor/chain3_0/carryout[23]
    SLICE_X1Y85                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.801 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.331     9.133    dst35_OBUF[0]
    M16                                                               r  dst35_OBUF[0]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.365    11.498 r  dst35_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.498    dst35[0]
    M16                                                               r  dst35[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst36[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.475ns  (logic 5.687ns (49.562%)  route 5.788ns (50.438%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.571 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.571    compressor/chain3_0/carryout[23]
    SLICE_X1Y85                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.752 r  compressor/chain3_0/carry4_inst6/O[2]
                         net (fo=1, routed)           1.338     9.091    dst36_OBUF[0]
    P18                                                               r  dst36_OBUF[0]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.384    11.475 r  dst36_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.475    dst36[0]
    P18                                                               r  dst36[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst33[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.465ns  (logic 5.644ns (49.231%)  route 5.820ns (50.769%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.716 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.371     9.087    dst33_OBUF[0]
    N16                                                               r  dst33_OBUF[0]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.377    11.465 r  dst33_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.465    dst33[0]
    N16                                                               r  dst33[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst34[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.449ns  (logic 5.647ns (49.320%)  route 5.802ns (50.680%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.571 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.571    compressor/chain3_0/carryout[23]
    SLICE_X1Y85                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.730 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.353     9.083    dst34_OBUF[0]
    M17                                                               r  dst34_OBUF[0]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.366    11.449 r  dst34_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.449    dst34[0]
    M17                                                               r  dst34[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.446ns  (logic 5.569ns (48.652%)  route 5.877ns (51.348%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.641 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.428     9.069    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.377    11.446 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.446    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 5.606ns (48.992%)  route 5.837ns (51.008%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.663 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.387     9.051    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.392    11.443 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.443    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 5.741ns (50.270%)  route 5.679ns (49.730%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.270 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     7.086    compressor/chain3_0/lut2_gene19_0[4]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.097     7.183 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     7.183    compressor/chain3_0/prop[19]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.482 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.482    compressor/chain3_0/carryout[19]
    SLICE_X1Y84                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.571 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.571    compressor/chain3_0/carryout[23]
    SLICE_X1Y85                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.805 r  compressor/chain3_0/carry4_inst6/O[3]
                         net (fo=1, routed)           1.230     9.035    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.385    11.420 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.420    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.399ns  (logic 5.267ns (46.209%)  route 6.132ns (53.791%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.241 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.029     5.269    compressor/chain2_1/lut6_2_inst2/I1
    SLICE_X0Y81                                                       r  compressor/chain2_1/lut6_2_inst2/LUT6/I1
    SLICE_X0Y81          LUT6 (Prop_lut6_I1_O)        0.216     5.485 r  compressor/chain2_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     5.485    compressor/chain2_1/lut6_2_inst2_n_1
    SLICE_X0Y81                                                       r  compressor/chain2_1/carry4_inst0/S[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.786 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.969     6.755    compressor/chain3_0/lut6_2_inst15/I0
    SLICE_X1Y82                                                       r  compressor/chain3_0/lut6_2_inst15/LUT6/I0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.097     6.852 r  compressor/chain3_0/lut6_2_inst15/LUT6/O
                         net (fo=1, routed)           0.000     6.852    compressor/chain3_0/prop[15]
    SLICE_X1Y82                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.151 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.151    compressor/chain3_0/carryout[15]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.381 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.636     9.018    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.381    11.399 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.399    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 5.659ns (50.049%)  route 5.648ns (49.950%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.493     1.834    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X8Y79                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.097     1.931 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_1/prop[0]
    SLICE_X8Y79                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.310 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.310    compressor/chain0_1/carryout[3]
    SLICE_X8Y80                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.402 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.402    compressor/chain0_1/carryout[7]
    SLICE_X8Y81                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.494 r  compressor/chain0_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.494    compressor/chain0_1/carryout[11]
    SLICE_X8Y82                                                       r  compressor/chain0_1/carry4_inst3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.717 r  compressor/chain0_1/carry4_inst3/O[1]
                         net (fo=4, routed)           1.005     3.722    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X10Y82                                                      r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X10Y82         LUT6 (Prop_lut6_I1_O)        0.216     3.938 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.938    compressor/chain1_2/prop[4]
    SLICE_X10Y82                                                      r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.317 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.317    compressor/chain1_2/carryout[7]
    SLICE_X10Y83                                                      r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.540 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=8, routed)           1.135     5.675    compressor/chain2_2/src0[1]
    SLICE_X2Y83                                                       r  compressor/chain2_2/lut5_prop0/I0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.216     5.891 r  compressor/chain2_2/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.891    compressor/chain2_2/lut5_prop0_n_0
    SLICE_X2Y83                                                       r  compressor/chain2_2/carry4_inst0/S[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     6.194 r  compressor/chain2_2/carry4_inst0/O[1]
                         net (fo=4, routed)           0.592     6.786    compressor/chain3_0/lut2_gene19_0[1]
    SLICE_X1Y83                                                       r  compressor/chain3_0/lut4_prop17/I0
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.216     7.002 r  compressor/chain3_0/lut4_prop17/O
                         net (fo=1, routed)           0.000     7.002    compressor/chain3_0/prop[17]
    SLICE_X1Y83                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     7.479 r  compressor/chain3_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.423     8.902    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.405    11.307 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.307    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.907%)  route 0.063ns (33.093%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src13[9]
    SLICE_X9Y78          FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.322%)  route 0.074ns (36.678%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE                         0.000     0.000 r  src20_reg[9]/C
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[9]/Q
                         net (fo=5, routed)           0.074     0.202    src20[9]
    SLICE_X11Y85         FDRE                                         r  src20_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src25_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src25_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.831%)  route 0.110ns (46.169%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src25_reg[6]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src25_reg[6]/Q
                         net (fo=5, routed)           0.110     0.238    src25[6]
    SLICE_X6Y83          FDRE                                         r  src25_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.210%)  route 0.113ns (46.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  src26_reg[8]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src26_reg[8]/Q
                         net (fo=5, routed)           0.113     0.241    src26[8]
    SLICE_X1Y83          FDRE                                         r  src26_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src25_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src25_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.014%)  route 0.118ns (47.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  src25_reg[9]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src25_reg[9]/Q
                         net (fo=5, routed)           0.118     0.246    src25[9]
    SLICE_X3Y83          FDRE                                         r  src25_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE                         0.000     0.000 r  src18_reg[6]/C
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[6]/Q
                         net (fo=2, routed)           0.122     0.250    src18[6]
    SLICE_X11Y84         FDRE                                         r  src18_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.111%)  route 0.122ns (48.889%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  src18_reg[15]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[15]/Q
                         net (fo=5, routed)           0.122     0.250    src18[15]
    SLICE_X11Y78         FDRE                                         r  src18_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  src16_reg[12]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[12]/Q
                         net (fo=5, routed)           0.110     0.251    src16[12]
    SLICE_X11Y79         FDRE                                         r  src16_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  src16_reg[7]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[7]/Q
                         net (fo=5, routed)           0.110     0.251    src16[7]
    SLICE_X11Y83         FDRE                                         r  src16_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.527%)  route 0.125ns (49.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  src22_reg[13]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[13]/Q
                         net (fo=3, routed)           0.125     0.253    src22[13]
    SLICE_X11Y82         FDRE                                         r  src22_reg[14]/D
  -------------------------------------------------------------------    -------------------





