# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do tp1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/tp1/penc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/tp1/penc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PEnc
# -- Compiling architecture PENC of PEnc
# End time: 19:09:39 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/tp1/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/tp1/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture mux of mux2
# End time: 19:09:39 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/tp1/penc8_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/tp1/penc8_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity penc8_3
# -- Compiling architecture tlab1 of penc8_3
# End time: 19:09:39 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux2 work.penc work.penc8_3
# vsim work.mux2 work.penc work.penc8_3 
# Start time: 19:10:15 on Oct 31,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux2(mux)
# Loading work.penc(penc)
# Loading work.penc8_3(tlab1)
add wave -position insertpoint  \
sim:/penc/I
add wave -position insertpoint  \
sim:/penc/O
add wave -position insertpoint  \
sim:/penc/V
add wave -position insertpoint sim:/penc8_3/*
force -freeze sim:/penc8_3/I(0) 0 0
force -freeze sim:/penc8_3/I(1) 0 0
force -freeze sim:/penc8_3/I(2) 0 0
force -freeze sim:/penc8_3/I(3) 0 0
force -freeze sim:/penc8_3/I(4) 0 0
force -freeze sim:/penc8_3/I(5) 0 0
force -freeze sim:/penc8_3/I(6) 0 0
force -freeze sim:/penc8_3/I(7) 0 0
run
force -freeze sim:/penc8_3/I(0) 1 0
run
force -freeze sim:/penc8_3/I(1) 1 0
force -freeze sim:/penc8_3/I(0) 0 0
# Load canceled
run
force -freeze sim:/penc8_3/I(2) 1 0
run
force -freeze sim:/penc8_3/I(3) 1 0
# End time: 23:06:49 on Oct 31,2022, Elapsed time: 3:56:34
# Errors: 1, Warnings: 0
