# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../agc_clock.srcs/sources_1/bd/zynq_ps/ipshared/ec67/hdl" --include "../../../../agc_clock.srcs/sources_1/bd/zynq_ps/ipshared/8c62/hdl" --include "../../../../agc_clock.srcs/sources_1/ip/prop_clock_divisor" --include "/tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../agc_clock.ip_user_files/bd/zynq_ps/ip/zynq_ps_processing_system7_0_0/sim/zynq_ps_processing_system7_0_0.v" \
"../../../../agc_clock.ip_user_files/bd/zynq_ps/sim/zynq_ps.v" \
"../../../../agc_clock.srcs/sources_1/ip/prop_clock_divisor/prop_clock_divisor_clk_wiz.v" \
"../../../../agc_clock.srcs/sources_1/ip/prop_clock_divisor/prop_clock_divisor.v" \
"../../../../agc_clock.srcs/sources_1/new/agc_clock_divisor.v" \
"../../../../agc_clock.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps_wrapper.v" \
"../../../../agc_clock.srcs/sources_1/new/agc_clock.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
