// Seed: 4172550001
module module_0 #(
    parameter id_2 = 32'd23,
    parameter id_3 = 32'd67
) (
    output reg   id_1,
    input  logic _id_2,
    output logic _id_3
);
  assign id_2[id_2] = 1;
  initial begin
    id_3 = id_2;
  end
  always begin : id_4
    id_3 <= id_1;
    id_2 = 1;
    id_4 <= 1;
    id_3 = 1;
  end
  logic id_5;
  reg id_6, id_7;
  logic id_8;
  reg   id_9 = id_6;
  type_18 id_10 (
      .id_0 (id_5),
      .id_1 (1),
      .id_2 (id_2),
      .id_3 (id_5),
      .id_4 ((id_6[1/id_3 : ""])),
      .id_5 (id_2),
      .id_6 ((1)),
      .id_7 (1'b0),
      .id_8 (1),
      .id_9 (),
      .id_10(1'h0),
      .id_11(1),
      .id_12(id_9),
      .id_13()
  );
  assign id_1 = 1 ? id_1 : 1;
  type_19(
      id_3, id_3, 1
  );
  logic id_11 = 1;
  reg   id_12;
  type_21(
      id_8, 1'h0, 1
  );
  always @(*) id_6 <= id_12;
endmodule
