$date
	Fri Jul 25 17:46:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module not_gate_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#5000
0!
1"
1#
