INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/de75/axi4_lite_final_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_final_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axi4_lite_final_outp_0_0/sim/PL_NN_sim_axi4_lite_final_outp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_axi4_lite_final_outp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/e787/axi4_lite_layer_connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axi4_lite_layer_conn_0_0/sim/PL_NN_sim_axi4_lite_layer_conn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_axi4_lite_layer_conn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/b5d9/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axi4_lite_register_m_0_0/sim/PL_NN_sim_axi4_lite_register_m_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_axi4_lite_register_m_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_xbar_0/sim/PL_NN_sim_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_0_0/hdl/tdata_PL_NN_sim_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_PL_NN_sim_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_0_0/hdl/tuser_PL_NN_sim_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_PL_NN_sim_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_0_0/hdl/top_PL_NN_sim_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PL_NN_sim_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_0_0/sim/PL_NN_sim_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/4157/hardmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardmax
WARNING: [VRFC 10-3676] redeclaration of ansi port 'z_tdata' is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/4157/hardmax.v:39]
INFO: [VRFC 10-2458] undeclared symbol pos_edge_start, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/4157/hardmax.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_hardmax_0_0/sim/PL_NN_sim_hardmax_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_hardmax_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN_sim/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/5e66/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_image_loader_module_0_0/sim/PL_NN_sim_image_loader_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_image_loader_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/7b9d/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
WARNING: [VRFC 10-3248] data object 'P' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/7b9d/perceptron.v:69]
WARNING: [VRFC 10-3703] second declaration of 'P' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/7b9d/perceptron.v:69]
WARNING: [VRFC 10-3248] data object 'sum' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/7b9d/perceptron.v:70]
WARNING: [VRFC 10-3703] second declaration of 'sum' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/7b9d/perceptron.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_0_0/sim/PL_NN_sim_perceptron_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_1_0/sim/PL_NN_sim_perceptron_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_18_0/sim/PL_NN_sim_perceptron_18_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_18_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_19_0/sim/PL_NN_sim_perceptron_19_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_19_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_2_0/sim/PL_NN_sim_perceptron_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_20_0/sim/PL_NN_sim_perceptron_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_21_0/sim/PL_NN_sim_perceptron_21_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_21_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_22_0/sim/PL_NN_sim_perceptron_22_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_22_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_23_0/sim/PL_NN_sim_perceptron_23_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_23_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_24_0/sim/PL_NN_sim_perceptron_24_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_24_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_25_0/sim/PL_NN_sim_perceptron_25_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_25_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_26_0/sim/PL_NN_sim_perceptron_26_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_26_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_27_0/sim/PL_NN_sim_perceptron_27_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_27_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_3_0/sim/PL_NN_sim_perceptron_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_4_0/sim/PL_NN_sim_perceptron_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_5_0/sim/PL_NN_sim_perceptron_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_6_0/sim/PL_NN_sim_perceptron_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_7_0/sim/PL_NN_sim_perceptron_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_8_0/sim/PL_NN_sim_perceptron_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_perceptron_9_0/sim/PL_NN_sim_perceptron_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_perceptron_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_1_0/hdl/tdata_PL_NN_sim_axis_broadcaster_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_PL_NN_sim_axis_broadcaster_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_1_0/hdl/tuser_PL_NN_sim_axis_broadcaster_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_PL_NN_sim_axis_broadcaster_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_1_0/hdl/top_PL_NN_sim_axis_broadcaster_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PL_NN_sim_axis_broadcaster_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_axis_broadcaster_1_0/sim/PL_NN_sim_axis_broadcaster_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_axis_broadcaster_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_tier2_xbar_0_0/sim/PL_NN_sim_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_tier2_xbar_1_0/sim/PL_NN_sim_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_tier2_xbar_2_0/sim/PL_NN_sim_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ip/PL_NN_sim_tier2_xbar_3_0/sim/PL_NN_sim_tier2_xbar_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_tier2_xbar_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/sim/PL_NN_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim
INFO: [VRFC 10-311] analyzing module PL_NN_sim_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_1MAT7TY
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1NSZPA
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_1A8RP5J
INFO: [VRFC 10-311] analyzing module i03_couplers_imp_VFK9JJ
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1HIUU71
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_6DYPDX
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1E17U0C
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_RNTGQC
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_BJ4IWV
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1YLEZFR
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_PV9DU6
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_12IXR12
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_1JUGXJS
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_8I33PC
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_19X4T23
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_VQK2TF
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_1M1O82Y
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_1WAWMQ
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_LC73EH
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_170NVS1
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_FMYJNS
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_1UIQLOW
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_1BRCO7Y
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_YC8TS6
INFO: [VRFC 10-311] analyzing module m20_couplers_imp_2THYA9
INFO: [VRFC 10-311] analyzing module m21_couplers_imp_1PJGJ9L
INFO: [VRFC 10-311] analyzing module m22_couplers_imp_Z4PS0W
INFO: [VRFC 10-311] analyzing module m23_couplers_imp_1B12VSO
INFO: [VRFC 10-311] analyzing module m24_couplers_imp_1R1ZHO3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_OMZ0N5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN_sim/hdl/PL_NN_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sim_1/new/PL_NN_sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_sim_tb
INFO: [VRFC 10-2458] undeclared symbol z_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sim_1/new/PL_NN_sim_tb.v:71]
