name,features,unsafe,stability,file
_mm_aesdec_si128,aes,False,stable,aes.rs
_mm_aesdeclast_si128,aes,False,stable,aes.rs
_mm_aesenc_si128,aes,False,stable,aes.rs
_mm_aesenclast_si128,aes,False,stable,aes.rs
_mm_aesimc_si128,aes,False,stable,aes.rs
_mm_aeskeygenassist_si128,aes,False,stable,aes.rs
_mm256_cmp_pd,avx,False,stable,avx.rs
_mm256_cmp_ps,avx,False,stable,avx.rs
_mm256_cvtpd_epi32,avx,False,stable,avx.rs
_mm256_cvtps_epi32,avx,False,stable,avx.rs
_mm256_cvttpd_epi32,avx,False,stable,avx.rs
_mm256_cvttps_epi32,avx,False,stable,avx.rs
_mm256_dp_ps,avx,False,stable,avx.rs
_mm256_lddqu_si256,avx,True,stable,avx.rs
_mm256_max_pd,avx,False,stable,avx.rs
_mm256_max_ps,avx,False,stable,avx.rs
_mm256_min_pd,avx,False,stable,avx.rs
_mm256_min_ps,avx,False,stable,avx.rs
_mm256_permutevar_pd,avx,False,stable,avx.rs
_mm256_permutevar_ps,avx,False,stable,avx.rs
_mm256_rcp_ps,avx,False,stable,avx.rs
_mm256_round_pd,avx,False,stable,avx.rs
_mm256_round_ps,avx,False,stable,avx.rs
_mm256_rsqrt_ps,avx,False,stable,avx.rs
_mm256_sqrt_pd,avx,False,stable,avx.rs
_mm256_sqrt_ps,avx,False,stable,avx.rs
_mm256_stream_pd,avx,True,stable,avx.rs
_mm256_stream_ps,avx,True,stable,avx.rs
_mm256_stream_si256,avx,True,stable,avx.rs
_mm256_testc_pd,avx,False,stable,avx.rs
_mm256_testc_ps,avx,False,stable,avx.rs
_mm256_testnzc_pd,avx,False,stable,avx.rs
_mm256_testnzc_ps,avx,False,stable,avx.rs
_mm256_testnzc_si256,avx,False,stable,avx.rs
_mm256_testz_pd,avx,False,stable,avx.rs
_mm256_testz_ps,avx,False,stable,avx.rs
_mm256_zeroall,avx,False,stable,avx.rs
_mm256_zeroupper,avx,False,stable,avx.rs
_mm_cmp_pd,avx,False,stable,avx.rs
_mm_cmp_ps,avx,False,stable,avx.rs
_mm_cmp_sd,avx,False,stable,avx.rs
_mm_cmp_ss,avx,False,stable,avx.rs
_mm_permutevar_pd,avx,False,stable,avx.rs
_mm_permutevar_ps,avx,False,stable,avx.rs
_mm_testnzc_pd,avx,False,stable,avx.rs
_mm_testnzc_ps,avx,False,stable,avx.rs
_mm256_hadds_epi16,avx2,False,stable,avx2.rs
_mm256_hsubs_epi16,avx2,False,stable,avx2.rs
_mm256_i32gather_epi32,avx2,True,stable,avx2.rs
_mm256_i32gather_epi64,avx2,True,stable,avx2.rs
_mm256_i32gather_pd,avx2,True,stable,avx2.rs
_mm256_i32gather_ps,avx2,True,stable,avx2.rs
_mm256_i64gather_epi32,avx2,True,stable,avx2.rs
_mm256_i64gather_epi64,avx2,True,stable,avx2.rs
_mm256_i64gather_pd,avx2,True,stable,avx2.rs
_mm256_i64gather_ps,avx2,True,stable,avx2.rs
_mm256_madd_epi16,avx2,False,stable,avx2.rs
_mm256_maddubs_epi16,avx2,False,stable,avx2.rs
_mm256_mask_i32gather_epi32,avx2,True,stable,avx2.rs
_mm256_mask_i32gather_epi64,avx2,True,stable,avx2.rs
_mm256_mask_i32gather_pd,avx2,True,stable,avx2.rs
_mm256_mask_i32gather_ps,avx2,True,stable,avx2.rs
_mm256_mask_i64gather_epi32,avx2,True,stable,avx2.rs
_mm256_mask_i64gather_epi64,avx2,True,stable,avx2.rs
_mm256_mask_i64gather_pd,avx2,True,stable,avx2.rs
_mm256_mask_i64gather_ps,avx2,True,stable,avx2.rs
_mm256_mpsadbw_epu8,avx2,False,stable,avx2.rs
_mm256_mulhrs_epi16,avx2,False,stable,avx2.rs
_mm256_packs_epi16,avx2,False,stable,avx2.rs
_mm256_packs_epi32,avx2,False,stable,avx2.rs
_mm256_packus_epi16,avx2,False,stable,avx2.rs
_mm256_packus_epi32,avx2,False,stable,avx2.rs
_mm256_permutevar8x32_epi32,avx2,False,stable,avx2.rs
_mm256_permutevar8x32_ps,avx2,False,stable,avx2.rs
_mm256_sad_epu8,avx2,False,stable,avx2.rs
_mm256_shuffle_epi8,avx2,False,stable,avx2.rs
_mm256_sign_epi16,avx2,False,stable,avx2.rs
_mm256_sign_epi32,avx2,False,stable,avx2.rs
_mm256_sign_epi8,avx2,False,stable,avx2.rs
_mm256_sll_epi16,avx2,False,stable,avx2.rs
_mm256_sll_epi32,avx2,False,stable,avx2.rs
_mm256_sll_epi64,avx2,False,stable,avx2.rs
_mm256_sra_epi16,avx2,False,stable,avx2.rs
_mm256_sra_epi32,avx2,False,stable,avx2.rs
_mm256_srl_epi16,avx2,False,stable,avx2.rs
_mm256_srl_epi32,avx2,False,stable,avx2.rs
_mm256_srl_epi64,avx2,False,stable,avx2.rs
_mm256_stream_load_si256,avx2,True,stable,avx2.rs
_mm_i32gather_epi32,avx2,True,stable,avx2.rs
_mm_i32gather_epi64,avx2,True,stable,avx2.rs
_mm_i32gather_pd,avx2,True,stable,avx2.rs
_mm_i32gather_ps,avx2,True,stable,avx2.rs
_mm_i64gather_epi32,avx2,True,stable,avx2.rs
_mm_i64gather_epi64,avx2,True,stable,avx2.rs
_mm_i64gather_pd,avx2,True,stable,avx2.rs
_mm_i64gather_ps,avx2,True,stable,avx2.rs
_mm_mask_i32gather_epi32,avx2,True,stable,avx2.rs
_mm_mask_i32gather_epi64,avx2,True,stable,avx2.rs
_mm_mask_i32gather_pd,avx2,True,stable,avx2.rs
_mm_mask_i32gather_ps,avx2,True,stable,avx2.rs
_mm_mask_i64gather_epi32,avx2,True,stable,avx2.rs
_mm_mask_i64gather_epi64,avx2,True,stable,avx2.rs
_mm_mask_i64gather_pd,avx2,True,stable,avx2.rs
_mm_mask_i64gather_ps,avx2,True,stable,avx2.rs
_mm512_cvtne2ps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_cvtneps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_cvtpbh_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_dpbf16_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_mask_cvtne2ps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_mask_cvtneps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_mask_cvtpbh_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_mask_dpbf16_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_maskz_cvtne2ps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_maskz_cvtneps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_maskz_cvtpbh_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm512_maskz_dpbf16_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
_mm_cvtsbh_ss,"avx512bf16,avx512f",False,unstable,avx512bf16.rs
_mm256_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_mask_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_mask_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_mask_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_mask_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_maskz_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_maskz_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_maskz_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm256_maskz_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_cvtness_sbh,"avx512bf16,avx512vl",False,unstable,avx512bf16.rs
_mm_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_mask_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_mask_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_mask_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_mask_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_maskz_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_maskz_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_maskz_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm_maskz_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
_mm512_mask_bitshuffle_epi64_mask,avx512bitalg,False,stable,avx512bitalg.rs
_mm512_bitshuffle_epi64_mask,"avx512bitalg,avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
_mm256_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
_mm256_mask_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
_mm_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
_mm_mask_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
_mm512_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
_mm512_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask2_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
_mm512_mask_madd_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_mulhrs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_packs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_packs_epi32,avx512bw,False,stable,avx512bw.rs
_mm512_mask_packus_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_packus_epi32,avx512bw,False,stable,avx512bw.rs
_mm512_mask_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_shuffle_epi8,avx512bw,False,stable,avx512bw.rs
_mm512_mask_sll_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_sra_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_mask_srl_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_madd_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_mulhrs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_packs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_packs_epi32,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_packus_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_packus_epi32,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_shuffle_epi8,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_sll_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_sra_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_maskz_srl_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_packs_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_packs_epi32,avx512bw,False,stable,avx512bw.rs
_mm512_packus_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_packus_epi32,avx512bw,False,stable,avx512bw.rs
_mm512_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
_mm512_madd_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_mask_cvtsepi16_storeu_epi8,"avx512bw,avx512bw,avx512vl",True,stable,avx512bw.rs
_mm512_mask_cvtusepi16_storeu_epi8,"avx512bw,avx512bw,avx512vl",True,stable,avx512bw.rs
_mm512_mulhrs_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_permutex2var_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_sad_epu8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_shuffle_epi8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_sll_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_sra_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_srl_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_cvtsepi16_epi8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_cvtusepi16_epi8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask2_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_cvtsepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
_mm256_mask_cvtusepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
_mm256_mask_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_mask_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_maskz_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm256_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask2_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_cvtsepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_cvtsepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
_mm_mask_cvtusepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_cvtusepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
_mm_mask_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_mask_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_cvtsepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_cvtusepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_maskz_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
_mm512_conflict_epi64,avx512cd,False,stable,avx512cd.rs
_mm512_mask_conflict_epi32,avx512cd,False,stable,avx512cd.rs
_mm512_mask_conflict_epi64,avx512cd,False,stable,avx512cd.rs
_mm512_maskz_conflict_epi32,avx512cd,False,stable,avx512cd.rs
_mm512_maskz_conflict_epi64,avx512cd,False,stable,avx512cd.rs
_mm512_conflict_epi32,"avx512cd,avx512cd,avx512vl",False,stable,avx512cd.rs
_mm256_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm256_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm256_mask_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm256_mask_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm256_maskz_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm256_maskz_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm_mask_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm_mask_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm_maskz_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm_maskz_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
_mm512_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_fpclass_pd_mask,avx512dq,False,stable,avx512dq.rs
_mm512_fpclass_ps_mask,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundepi64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_mask_fpclass_pd_mask,avx512dq,False,stable,avx512dq.rs
_mm512_mask_fpclass_ps_mask,avx512dq,False,stable,avx512dq.rs
_mm512_mask_range_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_range_ps,avx512dq,False,stable,avx512dq.rs
_mm512_mask_range_round_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_range_round_ps,avx512dq,False,stable,avx512dq.rs
_mm512_mask_reduce_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_reduce_ps,avx512dq,False,stable,avx512dq.rs
_mm512_mask_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
_mm512_mask_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundepi64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_range_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_range_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_range_round_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_range_round_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_reduce_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_reduce_ps,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
_mm512_maskz_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
_mm512_range_pd,avx512dq,False,stable,avx512dq.rs
_mm512_range_ps,avx512dq,False,stable,avx512dq.rs
_mm512_range_round_ps,avx512dq,False,stable,avx512dq.rs
_mm512_reduce_pd,avx512dq,False,stable,avx512dq.rs
_mm512_reduce_ps,avx512dq,False,stable,avx512dq.rs
_mm512_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
_mm512_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
_mm_fpclass_sd_mask,avx512dq,False,stable,avx512dq.rs
_mm_fpclass_ss_mask,avx512dq,False,stable,avx512dq.rs
_mm_mask_fpclass_sd_mask,avx512dq,False,stable,avx512dq.rs
_mm_mask_fpclass_ss_mask,avx512dq,False,stable,avx512dq.rs
_mm_mask_range_round_sd,avx512dq,False,stable,avx512dq.rs
_mm_mask_range_round_ss,avx512dq,False,stable,avx512dq.rs
_mm_mask_range_sd,avx512dq,False,stable,avx512dq.rs
_mm_mask_range_ss,avx512dq,False,stable,avx512dq.rs
_mm_mask_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
_mm_mask_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
_mm_mask_reduce_sd,avx512dq,False,stable,avx512dq.rs
_mm_mask_reduce_ss,avx512dq,False,stable,avx512dq.rs
_mm_maskz_range_round_sd,avx512dq,False,stable,avx512dq.rs
_mm_maskz_range_round_ss,avx512dq,False,stable,avx512dq.rs
_mm_maskz_range_sd,avx512dq,False,stable,avx512dq.rs
_mm_maskz_range_ss,avx512dq,False,stable,avx512dq.rs
_mm_maskz_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
_mm_maskz_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
_mm_maskz_reduce_sd,avx512dq,False,stable,avx512dq.rs
_mm_maskz_reduce_ss,avx512dq,False,stable,avx512dq.rs
_mm_range_round_sd,avx512dq,False,stable,avx512dq.rs
_mm_range_round_ss,avx512dq,False,stable,avx512dq.rs
_mm_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
_mm_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
_mm_reduce_sd,avx512dq,False,stable,avx512dq.rs
_mm_reduce_ss,avx512dq,False,stable,avx512dq.rs
_mm512_cvt_roundepi64_pd,"avx512dq,avx512dq,avx512vl",False,stable,avx512dq.rs
_mm512_range_round_pd,"avx512dq,avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_mask_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_maskz_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm256_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_mask_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_maskz_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
_mm512_add_round_pd,avx512f,False,stable,avx512f.rs
_mm512_add_round_ps,avx512f,False,stable,avx512f.rs
_mm512_cmp_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmp_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmp_round_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmp_round_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpeq_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpeq_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmple_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmple_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmplt_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpneq_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpneq_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpnle_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpnle_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpnlt_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpnlt_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpord_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpord_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpunord_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_cmpunord_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
_mm512_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
_mm512_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_cvtpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvtpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvtpd_ps,avx512f,False,stable,avx512f.rs
_mm512_cvtpd_pslo,avx512f,False,stable,avx512f.rs
_mm512_cvtph_ps,avx512f,False,stable,avx512f.rs
_mm512_cvtps_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvtps_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvtps_pd,avx512f,False,stable,avx512f.rs
_mm512_cvtps_ph,avx512f,False,stable,avx512f.rs
_mm512_cvtpslo_pd,avx512f,False,stable,avx512f.rs
_mm512_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
_mm512_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
_mm512_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
_mm512_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvttpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvttpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvttps_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvttps_epu32,avx512f,False,stable,avx512f.rs
_mm512_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
_mm512_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
_mm512_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
_mm512_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
_mm512_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_div_round_pd,avx512f,False,stable,avx512f.rs
_mm512_div_round_ps,avx512f,False,stable,avx512f.rs
_mm512_fixupimm_pd,avx512f,False,stable,avx512f.rs
_mm512_fixupimm_ps,avx512f,False,stable,avx512f.rs
_mm512_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
_mm512_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
_mm512_fmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_fmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_fmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_fmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_getexp_pd,avx512f,False,stable,avx512f.rs
_mm512_getexp_ps,avx512f,False,stable,avx512f.rs
_mm512_getexp_round_pd,avx512f,False,stable,avx512f.rs
_mm512_getexp_round_ps,avx512f,False,stable,avx512f.rs
_mm512_getmant_pd,avx512f,False,stable,avx512f.rs
_mm512_getmant_ps,avx512f,False,stable,avx512f.rs
_mm512_getmant_round_pd,avx512f,False,stable,avx512f.rs
_mm512_getmant_round_ps,avx512f,False,stable,avx512f.rs
_mm512_i32gather_epi32,avx512f,True,stable,avx512f.rs
_mm512_i32gather_epi64,avx512f,True,stable,avx512f.rs
_mm512_i32gather_pd,avx512f,True,stable,avx512f.rs
_mm512_i32gather_ps,avx512f,True,stable,avx512f.rs
_mm512_i32logather_epi64,avx512f,True,stable,avx512f.rs
_mm512_i32logather_pd,avx512f,True,stable,avx512f.rs
_mm512_i32loscatter_epi64,avx512f,True,stable,avx512f.rs
_mm512_i32loscatter_pd,avx512f,True,stable,avx512f.rs
_mm512_i32scatter_epi32,avx512f,True,stable,avx512f.rs
_mm512_i32scatter_epi64,avx512f,True,stable,avx512f.rs
_mm512_i32scatter_pd,avx512f,True,stable,avx512f.rs
_mm512_i32scatter_ps,avx512f,True,stable,avx512f.rs
_mm512_i64gather_epi32,avx512f,True,stable,avx512f.rs
_mm512_i64gather_epi64,avx512f,True,stable,avx512f.rs
_mm512_i64gather_pd,avx512f,True,stable,avx512f.rs
_mm512_i64gather_ps,avx512f,True,stable,avx512f.rs
_mm512_i64scatter_epi32,avx512f,True,stable,avx512f.rs
_mm512_i64scatter_epi64,avx512f,True,stable,avx512f.rs
_mm512_i64scatter_pd,avx512f,True,stable,avx512f.rs
_mm512_i64scatter_ps,avx512f,True,stable,avx512f.rs
_mm512_mask2_permutex2var_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask2_permutex2var_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask2_permutex2var_pd,avx512f,False,stable,avx512f.rs
_mm512_mask2_permutex2var_ps,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask3_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask3_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask3_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask3_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask3_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_add_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_add_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_cmp_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmp_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmp_round_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmp_round_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpeq_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpeq_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmple_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmple_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmplt_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmplt_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpneq_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpneq_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpnle_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpnle_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpnlt_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpnlt_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpord_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpord_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpunord_pd_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_cmpunord_ps_mask,avx512f,False,stable,avx512f.rs
_mm512_mask_compress_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_compress_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask_compress_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_compress_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_compressstoreu_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_compressstoreu_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_compressstoreu_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_compressstoreu_ps,avx512f,True,stable,avx512f.rs
_mm512_mask_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtpd_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtpd_pslo,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtph_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtps_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtps_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtps_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtps_ph,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtpslo_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtsepi32_storeu_epi16,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtsepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtsepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtsepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtsepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvttpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvttpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvttps_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvttps_epu32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtusepi32_storeu_epi16,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtusepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_mask_cvtusepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtusepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_cvtusepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
_mm512_mask_div_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_div_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_expand_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_expand_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask_expand_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_expand_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_expandloadu_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_expandloadu_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_expandloadu_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_expandloadu_ps,avx512f,True,stable,avx512f.rs
_mm512_mask_fixupimm_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fixupimm_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_fmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_fmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_getexp_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_getexp_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_getexp_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_getexp_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_getmant_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_getmant_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_getmant_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_getmant_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_i32gather_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_i32gather_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_i32gather_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_i32gather_ps,avx512f,True,stable,avx512f.rs
_mm512_mask_i32logather_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_i32logather_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_i32loscatter_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_i32loscatter_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_i32scatter_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_i32scatter_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_i32scatter_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_i32scatter_ps,avx512f,True,stable,avx512f.rs
_mm512_mask_i64gather_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_i64gather_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_i64gather_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_i64gather_ps,avx512f,True,stable,avx512f.rs
_mm512_mask_i64scatter_epi32,avx512f,True,stable,avx512f.rs
_mm512_mask_i64scatter_epi64,avx512f,True,stable,avx512f.rs
_mm512_mask_i64scatter_pd,avx512f,True,stable,avx512f.rs
_mm512_mask_i64scatter_ps,avx512f,True,stable,avx512f.rs
_mm512_mask_max_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_max_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_max_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_max_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_min_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_min_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_min_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_min_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_mul_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_mul_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_permutevar_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_permutevar_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_permutevar_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_permutex2var_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_permutex2var_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask_permutex2var_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_permutex2var_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_permutexvar_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_permutexvar_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask_permutexvar_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_permutexvar_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_rcp14_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_rcp14_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_reduce_max_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_reduce_max_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_reduce_min_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_reduce_min_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_roundscale_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_roundscale_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_roundscale_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_roundscale_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_rsqrt14_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_rsqrt14_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_scalef_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_scalef_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_scalef_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_scalef_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_sll_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_sll_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask_sqrt_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_sqrt_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_sqrt_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_sqrt_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_sra_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_sra_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask_srl_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_srl_epi64,avx512f,False,stable,avx512f.rs
_mm512_mask_sub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mask_sub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mask_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
_mm512_mask_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_add_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_add_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_compress_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_compress_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_compress_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_compress_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtpd_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtph_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtps_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtps_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtps_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtps_ph,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvttpd_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvttpd_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvttps_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvttps_epu32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
_mm512_maskz_div_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_div_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_expand_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_expand_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_expand_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_expand_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_expandloadu_epi32,avx512f,True,stable,avx512f.rs
_mm512_maskz_expandloadu_epi64,avx512f,True,stable,avx512f.rs
_mm512_maskz_expandloadu_pd,avx512f,True,stable,avx512f.rs
_mm512_maskz_expandloadu_ps,avx512f,True,stable,avx512f.rs
_mm512_maskz_fixupimm_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fixupimm_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_getexp_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_getexp_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_getexp_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_getexp_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_getmant_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_getmant_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_getmant_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_getmant_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_max_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_max_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_max_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_max_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_min_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_min_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_min_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_min_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_mul_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_mul_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutevar_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutevar_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutex2var_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutex2var_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutex2var_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutex2var_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutexvar_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutexvar_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutexvar_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_permutexvar_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_rcp14_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_rcp14_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_roundscale_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_roundscale_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_roundscale_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_roundscale_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_rsqrt14_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_rsqrt14_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_scalef_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_scalef_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_scalef_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_scalef_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_sll_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_sll_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_sqrt_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_sqrt_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_sqrt_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_sqrt_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_sra_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_sra_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_srl_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_srl_epi64,avx512f,False,stable,avx512f.rs
_mm512_maskz_sub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_maskz_sub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_maskz_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
_mm512_maskz_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
_mm512_max_pd,avx512f,False,stable,avx512f.rs
_mm512_max_round_pd,avx512f,False,stable,avx512f.rs
_mm512_max_round_ps,avx512f,False,stable,avx512f.rs
_mm512_min_pd,avx512f,False,stable,avx512f.rs
_mm512_min_round_pd,avx512f,False,stable,avx512f.rs
_mm512_min_round_ps,avx512f,False,stable,avx512f.rs
_mm512_mul_round_pd,avx512f,False,stable,avx512f.rs
_mm512_mul_round_ps,avx512f,False,stable,avx512f.rs
_mm512_permutevar_pd,avx512f,False,stable,avx512f.rs
_mm512_permutevar_ps,avx512f,False,stable,avx512f.rs
_mm512_permutex2var_epi32,avx512f,False,stable,avx512f.rs
_mm512_permutex2var_epi64,avx512f,False,stable,avx512f.rs
_mm512_permutex2var_pd,avx512f,False,stable,avx512f.rs
_mm512_permutex2var_ps,avx512f,False,stable,avx512f.rs
_mm512_permutexvar_epi32,avx512f,False,stable,avx512f.rs
_mm512_permutexvar_epi64,avx512f,False,stable,avx512f.rs
_mm512_permutexvar_pd,avx512f,False,stable,avx512f.rs
_mm512_permutexvar_ps,avx512f,False,stable,avx512f.rs
_mm512_rcp14_pd,avx512f,False,stable,avx512f.rs
_mm512_reduce_max_pd,avx512f,False,stable,avx512f.rs
_mm512_reduce_min_pd,avx512f,False,stable,avx512f.rs
_mm512_reduce_min_ps,avx512f,False,stable,avx512f.rs
_mm512_roundscale_pd,avx512f,False,stable,avx512f.rs
_mm512_roundscale_ps,avx512f,False,stable,avx512f.rs
_mm512_roundscale_round_pd,avx512f,False,stable,avx512f.rs
_mm512_roundscale_round_ps,avx512f,False,stable,avx512f.rs
_mm512_rsqrt14_pd,avx512f,False,stable,avx512f.rs
_mm512_rsqrt14_ps,avx512f,False,stable,avx512f.rs
_mm512_scalef_pd,avx512f,False,stable,avx512f.rs
_mm512_scalef_ps,avx512f,False,stable,avx512f.rs
_mm512_scalef_round_pd,avx512f,False,stable,avx512f.rs
_mm512_scalef_round_ps,avx512f,False,stable,avx512f.rs
_mm512_sll_epi64,avx512f,False,stable,avx512f.rs
_mm512_sqrt_pd,avx512f,False,stable,avx512f.rs
_mm512_sqrt_round_pd,avx512f,False,stable,avx512f.rs
_mm512_sqrt_round_ps,avx512f,False,stable,avx512f.rs
_mm512_sra_epi32,avx512f,False,stable,avx512f.rs
_mm512_sra_epi64,avx512f,False,stable,avx512f.rs
_mm512_srl_epi32,avx512f,False,stable,avx512f.rs
_mm512_srl_epi64,avx512f,False,stable,avx512f.rs
_mm512_stream_load_si512,avx512f,True,stable,avx512f.rs
_mm512_stream_pd,avx512f,True,stable,avx512f.rs
_mm512_stream_si512,avx512f,True,stable,avx512f.rs
_mm512_sub_round_pd,avx512f,False,stable,avx512f.rs
_mm512_sub_round_ps,avx512f,False,stable,avx512f.rs
_mm512_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
_mm512_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
_mm_add_round_sd,avx512f,False,stable,avx512f.rs
_mm_add_round_ss,avx512f,False,stable,avx512f.rs
_mm_cmp_round_sd_mask,avx512f,False,stable,avx512f.rs
_mm_cmp_round_ss_mask,avx512f,False,stable,avx512f.rs
_mm_cmp_sd_mask,avx512f,False,stable,avx512f.rs
_mm_cmp_ss_mask,avx512f,False,stable,avx512f.rs
_mm_comi_round_sd,avx512f,False,stable,avx512f.rs
_mm_comi_round_ss,avx512f,False,stable,avx512f.rs
_mm_cvt_roundi32_ss,avx512f,False,stable,avx512f.rs
_mm_cvt_roundi64_sd,avx512f,False,stable,avx512f.rs
_mm_cvt_roundi64_ss,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsd_i32,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsd_i64,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsd_si32,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsd_si64,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsd_u32,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsd_u64,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsi32_ss,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsi64_sd,avx512f,False,stable,avx512f.rs
_mm_cvt_roundsi64_ss,avx512f,False,stable,avx512f.rs
_mm_cvt_roundss_i32,avx512f,False,stable,avx512f.rs
_mm_cvt_roundss_i64,avx512f,False,stable,avx512f.rs
_mm_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
_mm_cvt_roundss_si32,avx512f,False,stable,avx512f.rs
_mm_cvt_roundss_si64,avx512f,False,stable,avx512f.rs
_mm_cvt_roundss_u32,avx512f,False,stable,avx512f.rs
_mm_cvt_roundss_u64,avx512f,False,stable,avx512f.rs
_mm_cvt_roundu32_ss,avx512f,False,stable,avx512f.rs
_mm_cvt_roundu64_sd,avx512f,False,stable,avx512f.rs
_mm_cvt_roundu64_ss,avx512f,False,stable,avx512f.rs
_mm_cvtsd_i32,avx512f,False,stable,avx512f.rs
_mm_cvtsd_i64,avx512f,False,stable,avx512f.rs
_mm_cvtsd_u32,avx512f,False,stable,avx512f.rs
_mm_cvtsd_u64,avx512f,False,stable,avx512f.rs
_mm_cvtss_i32,avx512f,False,stable,avx512f.rs
_mm_cvtss_i64,avx512f,False,stable,avx512f.rs
_mm_cvtss_u32,avx512f,False,stable,avx512f.rs
_mm_cvtss_u64,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundsd_i32,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundsd_i64,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundsd_si32,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundsd_si64,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundsd_u32,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundsd_u64,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundss_i32,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundss_i64,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundss_si32,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundss_si64,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundss_u32,avx512f,False,stable,avx512f.rs
_mm_cvtt_roundss_u64,avx512f,False,stable,avx512f.rs
_mm_cvttsd_i32,avx512f,False,stable,avx512f.rs
_mm_cvttsd_i64,avx512f,False,stable,avx512f.rs
_mm_cvttsd_u32,avx512f,False,stable,avx512f.rs
_mm_cvttsd_u64,avx512f,False,stable,avx512f.rs
_mm_cvttss_i32,avx512f,False,stable,avx512f.rs
_mm_cvttss_i64,avx512f,False,stable,avx512f.rs
_mm_cvttss_u32,avx512f,False,stable,avx512f.rs
_mm_cvttss_u64,avx512f,False,stable,avx512f.rs
_mm_div_round_sd,avx512f,False,stable,avx512f.rs
_mm_div_round_ss,avx512f,False,stable,avx512f.rs
_mm_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
_mm_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
_mm_fixupimm_sd,avx512f,False,stable,avx512f.rs
_mm_fixupimm_ss,avx512f,False,stable,avx512f.rs
_mm_fmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_fmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_fmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_fmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_getexp_round_sd,avx512f,False,stable,avx512f.rs
_mm_getexp_round_ss,avx512f,False,stable,avx512f.rs
_mm_getexp_sd,avx512f,False,stable,avx512f.rs
_mm_getexp_ss,avx512f,False,stable,avx512f.rs
_mm_getmant_round_sd,avx512f,False,stable,avx512f.rs
_mm_getmant_round_ss,avx512f,False,stable,avx512f.rs
_mm_getmant_sd,avx512f,False,stable,avx512f.rs
_mm_getmant_ss,avx512f,False,stable,avx512f.rs
_mm_mask3_fmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask3_fmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask3_fmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask3_fmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask3_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask3_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask3_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask3_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_add_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_add_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_cmp_round_sd_mask,avx512f,False,stable,avx512f.rs
_mm_mask_cmp_round_ss_mask,avx512f,False,stable,avx512f.rs
_mm_mask_cmp_sd_mask,avx512f,False,stable,avx512f.rs
_mm_mask_cmp_ss_mask,avx512f,False,stable,avx512f.rs
_mm_mask_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
_mm_mask_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
_mm_mask_cvtsd_ss,avx512f,False,stable,avx512f.rs
_mm_mask_cvtss_sd,avx512f,False,stable,avx512f.rs
_mm_mask_div_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_div_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_fixupimm_sd,avx512f,False,stable,avx512f.rs
_mm_mask_fixupimm_ss,avx512f,False,stable,avx512f.rs
_mm_mask_fmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_fmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_fmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_fmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_getexp_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_getexp_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_getexp_sd,avx512f,False,stable,avx512f.rs
_mm_mask_getexp_ss,avx512f,False,stable,avx512f.rs
_mm_mask_getmant_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_getmant_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_getmant_sd,avx512f,False,stable,avx512f.rs
_mm_mask_getmant_ss,avx512f,False,stable,avx512f.rs
_mm_mask_load_sd,avx512f,True,stable,avx512f.rs
_mm_mask_max_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_max_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_max_sd,avx512f,False,stable,avx512f.rs
_mm_mask_max_ss,avx512f,False,stable,avx512f.rs
_mm_mask_min_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_min_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_min_sd,avx512f,False,stable,avx512f.rs
_mm_mask_min_ss,avx512f,False,stable,avx512f.rs
_mm_mask_mul_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_mul_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_rcp14_sd,avx512f,False,stable,avx512f.rs
_mm_mask_rcp14_ss,avx512f,False,stable,avx512f.rs
_mm_mask_roundscale_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_roundscale_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_roundscale_sd,avx512f,False,stable,avx512f.rs
_mm_mask_roundscale_ss,avx512f,False,stable,avx512f.rs
_mm_mask_rsqrt14_sd,avx512f,False,stable,avx512f.rs
_mm_mask_rsqrt14_ss,avx512f,False,stable,avx512f.rs
_mm_mask_scalef_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_scalef_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_scalef_sd,avx512f,False,stable,avx512f.rs
_mm_mask_scalef_ss,avx512f,False,stable,avx512f.rs
_mm_mask_sqrt_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_sqrt_round_ss,avx512f,False,stable,avx512f.rs
_mm_mask_sqrt_sd,avx512f,False,stable,avx512f.rs
_mm_mask_sqrt_ss,avx512f,False,stable,avx512f.rs
_mm_mask_store_sd,avx512f,True,stable,avx512f.rs
_mm_mask_sub_round_sd,avx512f,False,stable,avx512f.rs
_mm_mask_sub_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_add_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_add_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_cvtsd_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_cvtss_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_div_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_div_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_fixupimm_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_fixupimm_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_fmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_fmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_fmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_fmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_getexp_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_getexp_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_getexp_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_getexp_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_getmant_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_getmant_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_getmant_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_getmant_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_load_sd,avx512f,True,stable,avx512f.rs
_mm_maskz_load_ss,avx512f,True,stable,avx512f.rs
_mm_maskz_max_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_max_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_max_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_max_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_min_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_min_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_min_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_min_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_mul_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_mul_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_rcp14_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_rcp14_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_roundscale_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_roundscale_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_roundscale_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_roundscale_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_rsqrt14_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_rsqrt14_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_scalef_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_scalef_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_scalef_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_scalef_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_sqrt_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_sqrt_round_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_sqrt_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_sqrt_ss,avx512f,False,stable,avx512f.rs
_mm_maskz_sub_round_sd,avx512f,False,stable,avx512f.rs
_mm_maskz_sub_round_ss,avx512f,False,stable,avx512f.rs
_mm_max_round_sd,avx512f,False,stable,avx512f.rs
_mm_max_round_ss,avx512f,False,stable,avx512f.rs
_mm_min_round_sd,avx512f,False,stable,avx512f.rs
_mm_min_round_ss,avx512f,False,stable,avx512f.rs
_mm_mul_round_sd,avx512f,False,stable,avx512f.rs
_mm_mul_round_ss,avx512f,False,stable,avx512f.rs
_mm_rcp14_sd,avx512f,False,stable,avx512f.rs
_mm_rcp14_ss,avx512f,False,stable,avx512f.rs
_mm_roundscale_round_sd,avx512f,False,stable,avx512f.rs
_mm_roundscale_round_ss,avx512f,False,stable,avx512f.rs
_mm_roundscale_sd,avx512f,False,stable,avx512f.rs
_mm_roundscale_ss,avx512f,False,stable,avx512f.rs
_mm_rsqrt14_sd,avx512f,False,stable,avx512f.rs
_mm_rsqrt14_ss,avx512f,False,stable,avx512f.rs
_mm_scalef_round_sd,avx512f,False,stable,avx512f.rs
_mm_scalef_round_ss,avx512f,False,stable,avx512f.rs
_mm_scalef_sd,avx512f,False,stable,avx512f.rs
_mm_scalef_ss,avx512f,False,stable,avx512f.rs
_mm_sqrt_round_sd,avx512f,False,stable,avx512f.rs
_mm_sqrt_round_ss,avx512f,False,stable,avx512f.rs
_mm_sub_round_sd,avx512f,False,stable,avx512f.rs
_mm_sub_round_ss,avx512f,False,stable,avx512f.rs
_mm256_cvtepi32_epi8,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtepi64_epi16,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_cmplt_ps_mask,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_mask_cvtepi32_storeu_epi16,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
_mm512_max_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_min_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_permutevar_epi32,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_rcp14_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_reduce_max_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_sll_epi32,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_sqrt_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm512_stream_ps,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
_mm_cvtepi32_epi16,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtepi64_epi32,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_load_ss,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_store_ss,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
_mm256_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask2_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask2_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask2_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask2_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_compressstoreu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_compressstoreu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_compressstoreu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_compressstoreu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtsepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtsepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtsepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtsepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtsepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtusepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtusepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_cvtusepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtusepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_cvtusepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mask_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutexvar_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutexvar_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutexvar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_permutexvar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mask_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_maskz_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_maskz_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_maskz_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_maskz_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutexvar_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutexvar_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutexvar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_permutexvar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_maskz_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_mmask_i32gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mmask_i32gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mmask_i32gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mmask_i32gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mmask_i64gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mmask_i64gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mmask_i64gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_mmask_i64gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm256_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_permutexvar_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_permutexvar_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_permutexvar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_permutexvar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm256_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask2_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask2_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask2_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask2_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_compressstoreu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_compressstoreu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_compressstoreu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_compressstoreu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtsepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtsepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtsepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtsepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtsepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtusepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtusepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_cvtusepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtusepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_cvtusepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mask_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mask_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_maskz_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_maskz_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_maskz_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_maskz_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_maskz_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_mmask_i32gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mmask_i32gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mmask_i32gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mmask_i32gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mmask_i64gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mmask_i64gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mmask_i64gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_mmask_i64gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
_mm_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
_mm_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
_mm512_cmp_ph_mask,avx512fp16,False,stable,avx512fp16.rs
_mm512_cmp_round_ph_mask,avx512fp16,False,stable,avx512fp16.rs
_mm512_cmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_cmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundepi16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundepi32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundepi64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundepu16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundepu32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundepu64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundpd_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvt_roundph_pd,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtepi16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtepi32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtepi64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtepu16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtepu32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtepu64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtpd_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtph_pd,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvttph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvttph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvttph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvttph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvttph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvttph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtx_roundph_ps,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtx_roundps_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtxph_ps,avx512fp16,False,stable,avx512fp16.rs
_mm512_cvtxps_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fcmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fcmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_fpclass_ph_mask,avx512fp16,False,stable,avx512fp16.rs
_mm512_getexp_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_getexp_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_getmant_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_getmant_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fmaddsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fmsubadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fnmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask3_fnmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_add_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cmp_ph_mask,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cmp_round_ph_mask,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundepi16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundepi32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundepi64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundepu16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundepu32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundepu64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundpd_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvt_roundph_pd,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtepi16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtepi32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtepi64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtepu16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtepu32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtepu64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtpd_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtph_pd,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvttph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvttph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvttph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvttph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvttph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvttph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtx_roundph_ps,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtx_roundps_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtxph_ps,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_cvtxps_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_div_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fcmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fcmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmaddsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmsubadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fnmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fnmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_fpclass_ph_mask,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_getexp_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_getexp_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_getmant_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_getmant_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_max_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_max_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_min_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_min_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_mul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_mul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_mul_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_rcp_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_reduce_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_reduce_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_roundscale_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_roundscale_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_rsqrt_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_scalef_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_scalef_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_sqrt_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_sqrt_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mask_sub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_add_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundepi16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundepi32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundepi64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundepu16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundepu32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundepu64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundpd_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvt_roundph_pd,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtepi16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtepi32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtepi64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtepu16_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtepu32_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtepu64_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtpd_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtph_pd,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvttph_epi16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvttph_epi32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvttph_epi64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvttph_epu16,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvttph_epu32,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvttph_epu64,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtx_roundph_ps,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtx_roundps_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtxph_ps,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_cvtxps_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_div_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fcmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fcmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmaddsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmsubadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fnmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_fnmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_getexp_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_getexp_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_getmant_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_getmant_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_max_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_max_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_min_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_min_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_mul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_mul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_mul_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_rcp_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_reduce_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_reduce_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_roundscale_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_roundscale_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_rsqrt_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_scalef_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_scalef_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_sqrt_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_sqrt_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_maskz_sub_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_max_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_max_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_min_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_min_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_mul_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_mul_round_pch,avx512fp16,False,stable,avx512fp16.rs
_mm512_permutex2var_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_permutexvar_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_rcp_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_reduce_max_ph,avx512fp16,False,unstable,avx512fp16.rs
_mm512_reduce_min_ph,avx512fp16,False,unstable,avx512fp16.rs
_mm512_reduce_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_reduce_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_roundscale_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_roundscale_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_rsqrt_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_scalef_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_scalef_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_sqrt_ph,avx512fp16,False,stable,avx512fp16.rs
_mm512_sqrt_round_ph,avx512fp16,False,stable,avx512fp16.rs
_mm_add_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cmp_round_sh_mask,avx512fp16,False,stable,avx512fp16.rs
_mm_cmp_sh_mask,avx512fp16,False,stable,avx512fp16.rs
_mm_cmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_cmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_comi_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_comi_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_comieq_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_comige_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_comigt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_comile_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_comilt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_comineq_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundi32_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundi64_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundsd_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundsh_i32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundsh_i64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundsh_sd,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundsh_ss,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundsh_u32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundsh_u64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundss_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundu32_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvt_roundu64_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvti32_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvti64_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtsd_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtsh_i32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtsh_i64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtsh_sd,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtsh_ss,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtsh_u32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtsh_u64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtss_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtt_roundsh_i32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtt_roundsh_i64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtt_roundsh_u32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtt_roundsh_u64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvttsh_i32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvttsh_i64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvttsh_u32,avx512fp16,False,stable,avx512fp16.rs
_mm_cvttsh_u64,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtu32_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_cvtu64_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_div_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fcmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fcmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_fmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_fpclass_sh_mask,avx512fp16,False,stable,avx512fp16.rs
_mm_getexp_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_getexp_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_getmant_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_getmant_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask3_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_add_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cmp_round_sh_mask,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cmp_sh_mask,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvt_roundsd_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvt_roundsh_sd,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvt_roundsh_ss,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvt_roundss_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvtsd_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvtsh_sd,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvtsh_ss,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_cvtss_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_div_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fcmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fcmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_fpclass_sh_mask,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_getexp_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_getexp_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_getmant_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_getmant_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_mul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_mul_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_mul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_rcp_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_reduce_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_reduce_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_roundscale_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_roundscale_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_rsqrt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_scalef_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_scalef_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_sqrt_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_sqrt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mask_sub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_add_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvt_roundsd_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvt_roundsh_sd,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvt_roundsh_ss,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvt_roundss_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvtsd_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvtsh_sd,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvtsh_ss,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_cvtss_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_div_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fcmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fcmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fmul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_getexp_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_getexp_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_getmant_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_getmant_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_load_sh,avx512fp16,True,unstable,avx512fp16.rs
_mm_maskz_mul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_mul_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_mul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_rcp_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_reduce_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_reduce_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_roundscale_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_roundscale_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_rsqrt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_scalef_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_scalef_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_sqrt_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_sqrt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_maskz_sub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mul_round_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_mul_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_mul_sch,avx512fp16,False,stable,avx512fp16.rs
_mm_rcp_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_reduce_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_reduce_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_roundscale_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_roundscale_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_rsqrt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_scalef_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_scalef_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_sqrt_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_sqrt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_sub_round_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_ucomieq_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_ucomige_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_ucomigt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_ucomile_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_ucomilt_sh,avx512fp16,False,stable,avx512fp16.rs
_mm_ucomineq_sh,avx512fp16,False,stable,avx512fp16.rs
_mm512_add_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_div_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_fmadd_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_fmaddsub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_fmsub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_fmsubadd_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_fnmadd_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_fnmsub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_mul_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_sub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cmp_ph_mask,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_fmadd_pch,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_load_sh,"avx512fp16,avx512fp16,avx512vl",True,unstable,avx512fp16.rs
_mm_mask_store_sh,"avx512fp16,avx512fp16,avx512vl",True,unstable,avx512fp16.rs
_mm_mul_pch,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_permutex2var_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_reduce_min_ph,"avx512fp16,avx512fp16,avx512vl",False,unstable,avx512fp16.rs
_mm256_cmp_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask3_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask3_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cmp_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mask_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_maskz_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_permutex2var_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_permutexvar_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_reduce_max_ph,"avx512fp16,avx512vl",False,unstable,avx512fp16.rs
_mm256_reduce_min_ph,"avx512fp16,avx512vl",False,unstable,avx512fp16.rs
_mm256_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm256_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask3_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask3_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cmp_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_max_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_max_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_min_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_min_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_mask_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_max_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_max_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_min_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_min_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_maskz_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_max_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_max_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_min_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_min_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_permutexvar_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_reduce_max_ph,"avx512fp16,avx512vl",False,unstable,avx512fp16.rs
_mm_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
_mm512_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
_mm512_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
_mm512_mask_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
_mm512_mask_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
_mm512_maskz_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
_mm512_maskz_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
_mm256_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm256_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm256_mask_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm256_mask_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm256_maskz_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm256_maskz_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm_mask_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm_mask_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm_maskz_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm_maskz_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
_mm512_mask2_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_mask_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_mask_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_mask_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_maskz_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_maskz_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_maskz_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm512_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
_mm256_mask2_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_mask_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_mask_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_mask_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_maskz_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_maskz_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_maskz_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm256_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_mask2_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_mask_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_mask_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_mask_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_maskz_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_maskz_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_maskz_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
_mm512_mask_compress_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_mask_compress_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_mask_compressstoreu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
_mm512_mask_compressstoreu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
_mm512_mask_expand_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_mask_expand_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_mask_expandloadu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
_mm512_mask_expandloadu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
_mm512_maskz_compress_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_maskz_compress_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_maskz_expand_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_maskz_expand_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
_mm512_maskz_expandloadu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
_mm512_maskz_expandloadu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
_mm256_mask_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_mask_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_mask_compressstoreu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm256_mask_compressstoreu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm256_mask_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_mask_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_mask_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm256_mask_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm256_maskz_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_maskz_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_maskz_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_maskz_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm256_maskz_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm256_maskz_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm_mask_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_mask_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_mask_compressstoreu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm_mask_compressstoreu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm_mask_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_mask_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_mask_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm_mask_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm_maskz_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_maskz_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_maskz_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_maskz_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
_mm_maskz_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm_maskz_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
_mm512_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_mask_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_mask_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_mask_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_mask_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_maskz_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_maskz_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_maskz_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm512_maskz_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
_mm256_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_mask_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_mask_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_mask_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_mask_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_maskz_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_maskz_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_maskz_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_maskz_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_mask_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_mask_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_mask_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_mask_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_maskz_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_maskz_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_maskz_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm_maskz_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
_mm256_madd52hi_avx_epu64,avxifma,False,stable,avx512ifma.rs
_mm256_madd52lo_avx_epu64,avxifma,False,stable,avx512ifma.rs
_mm_madd52hi_avx_epu64,avxifma,False,stable,avx512ifma.rs
_mm_madd52lo_avx_epu64,avxifma,False,stable,avx512ifma.rs
_mm256_bcstnebf16_ps,avxneconvert,True,unstable,avxneconvert.rs
_mm256_bcstnesh_ps,avxneconvert,True,unstable,avxneconvert.rs
_mm256_cvtneebf16_ps,avxneconvert,True,stable,avxneconvert.rs
_mm256_cvtneeph_ps,avxneconvert,True,stable,avxneconvert.rs
_mm256_cvtneobf16_ps,avxneconvert,True,stable,avxneconvert.rs
_mm256_cvtneoph_ps,avxneconvert,True,stable,avxneconvert.rs
_mm256_cvtneps_avx_pbh,avxneconvert,False,stable,avxneconvert.rs
_mm_bcstnebf16_ps,avxneconvert,True,unstable,avxneconvert.rs
_mm_bcstnesh_ps,avxneconvert,True,unstable,avxneconvert.rs
_mm_cvtneebf16_ps,avxneconvert,True,stable,avxneconvert.rs
_mm_cvtneeph_ps,avxneconvert,True,stable,avxneconvert.rs
_mm_cvtneobf16_ps,avxneconvert,True,stable,avxneconvert.rs
_mm_cvtneoph_ps,avxneconvert,True,stable,avxneconvert.rs
_mm_cvtneps_avx_pbh,avxneconvert,False,stable,avxneconvert.rs
_mm256_dpbusd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm256_dpbusds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm256_dpwssd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm256_dpwssds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm_dpbusd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm_dpbusds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm_dpwssd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm_dpwssds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
_mm256_dpwsud_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm256_dpwsuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm256_dpwusd_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm256_dpwusds_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm256_dpwuud_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm256_dpwuuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm_dpwsud_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm_dpwsuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm_dpwusd_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm_dpwusds_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm_dpwuud_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm_dpwuuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
_mm256_dpbssd_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm256_dpbssds_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm256_dpbsud_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm256_dpbsuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm256_dpbuud_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm256_dpbuuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm_dpbssd_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm_dpbssds_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm_dpbsud_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm_dpbsuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm_dpbuud_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm_dpbuuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
_mm_pause,baseline,False,stable,sse2.rs
cmpxchg16b,cmpxchg16b,True,stable,cmpxchg16b.rs
_mm256_cvtps_ph,f16c,False,stable,f16c.rs
_mm_cvtps_ph,f16c,False,stable,f16c.rs
_mm_gf2p8affine_epi64_epi8,gfni,False,stable,gfni.rs
_mm_gf2p8affineinv_epi64_epi8,gfni,False,stable,gfni.rs
_mm_gf2p8mul_epi8,gfni,False,stable,gfni.rs
_mm256_gf2p8affine_epi64_epi8,"gfni,avx",False,stable,gfni.rs
_mm256_gf2p8affineinv_epi64_epi8,"gfni,avx",False,stable,gfni.rs
_mm256_gf2p8mul_epi8,"gfni,avx",False,stable,gfni.rs
_mm512_mask_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
_mm512_mask_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
_mm512_mask_gf2p8mul_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
_mm512_maskz_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
_mm512_maskz_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
_mm512_maskz_gf2p8mul_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
_mm256_mask_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm256_mask_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm256_mask_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm256_maskz_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm256_maskz_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm256_maskz_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm_mask_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm_mask_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm_mask_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm_maskz_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm_maskz_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm_maskz_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
_mm512_gf2p8affine_epi64_epi8,"gfni,avx512f",False,stable,gfni.rs
_mm512_gf2p8affineinv_epi64_epi8,"gfni,avx512f",False,stable,gfni.rs
_mm512_gf2p8mul_epi8,"gfni,avx512f",False,stable,gfni.rs
_mm_aesdec128kl_u8,kl,True,stable,kl.rs
_mm_aesdec256kl_u8,kl,True,stable,kl.rs
_mm_aesenc128kl_u8,kl,True,stable,kl.rs
_mm_aesenc256kl_u8,kl,True,stable,kl.rs
_mm_encodekey128_u32,kl,True,stable,kl.rs
_mm_encodekey256_u32,kl,True,stable,kl.rs
_mm_loadiwkey,kl,True,stable,kl.rs
_mm_clmulepi64_si128,pclmulqdq,False,stable,pclmulqdq.rs
_mm_sha1msg1_epu32,sha,False,stable,sha.rs
_mm_sha1msg2_epu32,sha,False,stable,sha.rs
_mm_sha1nexte_epu32,sha,False,stable,sha.rs
_mm_sha1rnds4_epu32,sha,False,stable,sha.rs
_mm_sha256msg1_epu32,sha,False,stable,sha.rs
_mm_sha256msg2_epu32,sha,False,stable,sha.rs
_mm_sha256rnds2_epu32,sha,False,stable,sha.rs
_mm256_sha512msg1_epi64,"sha512,avx",False,stable,sha.rs
_mm256_sha512msg2_epi64,"sha512,avx",False,stable,sha.rs
_mm256_sha512rnds2_epi64,"sha512,avx",False,stable,sha.rs
_mm_sm3msg1_epi32,"sm3,avx",False,stable,sha.rs
_mm_sm3msg2_epi32,"sm3,avx",False,stable,sha.rs
_mm_sm3rnds2_epi32,"sm3,avx",False,stable,sha.rs
_mm256_sm4key4_epi32,"sm4,avx",False,stable,sha.rs
_mm256_sm4rnds4_epi32,"sm4,avx",False,stable,sha.rs
_mm_sm4key4_epi32,"sm4,avx",False,stable,sha.rs
_mm_sm4rnds4_epi32,"sm4,avx",False,stable,sha.rs
_mm_cmpeq_ps,sse,False,stable,sse.rs
_mm_cmpeq_ss,sse,False,stable,sse.rs
_mm_cmpge_ps,sse,False,stable,sse.rs
_mm_cmpge_ss,sse,False,stable,sse.rs
_mm_cmpgt_ps,sse,False,stable,sse.rs
_mm_cmpgt_ss,sse,False,stable,sse.rs
_mm_cmple_ps,sse,False,stable,sse.rs
_mm_cmple_ss,sse,False,stable,sse.rs
_mm_cmplt_ps,sse,False,stable,sse.rs
_mm_cmplt_ss,sse,False,stable,sse.rs
_mm_cmpneq_ps,sse,False,stable,sse.rs
_mm_cmpneq_ss,sse,False,stable,sse.rs
_mm_cmpnge_ps,sse,False,stable,sse.rs
_mm_cmpnge_ss,sse,False,stable,sse.rs
_mm_cmpngt_ps,sse,False,stable,sse.rs
_mm_cmpngt_ss,sse,False,stable,sse.rs
_mm_cmpnle_ps,sse,False,stable,sse.rs
_mm_cmpnle_ss,sse,False,stable,sse.rs
_mm_cmpnlt_ps,sse,False,stable,sse.rs
_mm_cmpnlt_ss,sse,False,stable,sse.rs
_mm_cmpord_ps,sse,False,stable,sse.rs
_mm_cmpord_ss,sse,False,stable,sse.rs
_mm_cmpunord_ps,sse,False,stable,sse.rs
_mm_cmpunord_ss,sse,False,stable,sse.rs
_mm_comieq_ss,sse,False,stable,sse.rs
_mm_comige_ss,sse,False,stable,sse.rs
_mm_comigt_ss,sse,False,stable,sse.rs
_mm_comile_ss,sse,False,stable,sse.rs
_mm_comilt_ss,sse,False,stable,sse.rs
_mm_comineq_ss,sse,False,stable,sse.rs
_mm_cvt_si2ss,sse,False,stable,sse.rs
_mm_cvt_ss2si,sse,False,stable,sse.rs
_mm_cvtss_si32,sse,False,stable,sse.rs
_mm_cvtss_si64,sse,False,stable,sse.rs
_mm_cvtt_ss2si,sse,False,stable,sse.rs
_mm_cvttss_si32,sse,False,stable,sse.rs
_mm_cvttss_si64,sse,False,stable,sse.rs
_mm_getcsr,sse,True,stable,sse.rs
_mm_max_ps,sse,False,stable,sse.rs
_mm_max_ss,sse,False,stable,sse.rs
_mm_min_ps,sse,False,stable,sse.rs
_mm_min_ss,sse,False,stable,sse.rs
_mm_prefetch,sse,False,stable,sse.rs
_mm_rcp_ps,sse,False,stable,sse.rs
_mm_rcp_ss,sse,False,stable,sse.rs
_mm_rsqrt_ps,sse,False,stable,sse.rs
_mm_rsqrt_ss,sse,False,stable,sse.rs
_mm_setcsr,sse,True,stable,sse.rs
_mm_sfence,sse,False,stable,sse.rs
_mm_sqrt_ps,sse,False,stable,sse.rs
_mm_sqrt_ss,sse,False,stable,sse.rs
_mm_stream_ps,sse,True,stable,sse.rs
_mm_ucomieq_ss,sse,False,stable,sse.rs
_mm_ucomige_ss,sse,False,stable,sse.rs
_mm_ucomigt_ss,sse,False,stable,sse.rs
_mm_ucomile_ss,sse,False,stable,sse.rs
_mm_ucomilt_ss,sse,False,stable,sse.rs
_mm_ucomineq_ss,sse,False,stable,sse.rs
nontemporal_store,sse,True,stable,sse.rs
_mm_clflush,sse2,True,stable,sse2.rs
_mm_cmpeq_pd,sse2,False,stable,sse2.rs
_mm_cmpeq_sd,sse2,False,stable,sse2.rs
_mm_cmpge_pd,sse2,False,stable,sse2.rs
_mm_cmpge_sd,sse2,False,stable,sse2.rs
_mm_cmpgt_pd,sse2,False,stable,sse2.rs
_mm_cmpgt_sd,sse2,False,stable,sse2.rs
_mm_cmple_pd,sse2,False,stable,sse2.rs
_mm_cmple_sd,sse2,False,stable,sse2.rs
_mm_cmplt_pd,sse2,False,stable,sse2.rs
_mm_cmplt_sd,sse2,False,stable,sse2.rs
_mm_cmpneq_pd,sse2,False,stable,sse2.rs
_mm_cmpneq_sd,sse2,False,stable,sse2.rs
_mm_cmpnge_pd,sse2,False,stable,sse2.rs
_mm_cmpnge_sd,sse2,False,stable,sse2.rs
_mm_cmpngt_pd,sse2,False,stable,sse2.rs
_mm_cmpngt_sd,sse2,False,stable,sse2.rs
_mm_cmpnle_pd,sse2,False,stable,sse2.rs
_mm_cmpnle_sd,sse2,False,stable,sse2.rs
_mm_cmpnlt_pd,sse2,False,stable,sse2.rs
_mm_cmpnlt_sd,sse2,False,stable,sse2.rs
_mm_cmpord_pd,sse2,False,stable,sse2.rs
_mm_cmpord_sd,sse2,False,stable,sse2.rs
_mm_cmpunord_pd,sse2,False,stable,sse2.rs
_mm_cmpunord_sd,sse2,False,stable,sse2.rs
_mm_comieq_sd,sse2,False,stable,sse2.rs
_mm_comige_sd,sse2,False,stable,sse2.rs
_mm_comigt_sd,sse2,False,stable,sse2.rs
_mm_comile_sd,sse2,False,stable,sse2.rs
_mm_comilt_sd,sse2,False,stable,sse2.rs
_mm_comineq_sd,sse2,False,stable,sse2.rs
_mm_cvtpd_epi32,sse2,False,stable,sse2.rs
_mm_cvtps_epi32,sse2,False,stable,sse2.rs
_mm_cvtsd_si32,sse2,False,stable,sse2.rs
_mm_cvtsd_si64,sse2,False,stable,sse2.rs
_mm_cvtsd_si64x,sse2,False,stable,sse2.rs
_mm_cvtsd_ss,sse2,False,stable,sse2.rs
_mm_cvttpd_epi32,sse2,False,stable,sse2.rs
_mm_cvttps_epi32,sse2,False,stable,sse2.rs
_mm_cvttsd_si32,sse2,False,stable,sse2.rs
_mm_cvttsd_si64,sse2,False,stable,sse2.rs
_mm_cvttsd_si64x,sse2,False,stable,sse2.rs
_mm_lfence,sse2,False,stable,sse2.rs
_mm_madd_epi16,sse2,False,stable,sse2.rs
_mm_maskmoveu_si128,sse2,True,stable,sse2.rs
_mm_max_pd,sse2,False,stable,sse2.rs
_mm_max_sd,sse2,False,stable,sse2.rs
_mm_mfence,sse2,False,stable,sse2.rs
_mm_min_pd,sse2,False,stable,sse2.rs
_mm_min_sd,sse2,False,stable,sse2.rs
_mm_packs_epi16,sse2,False,stable,sse2.rs
_mm_packs_epi32,sse2,False,stable,sse2.rs
_mm_packus_epi16,sse2,False,stable,sse2.rs
_mm_sad_epu8,sse2,False,stable,sse2.rs
_mm_sll_epi16,sse2,False,stable,sse2.rs
_mm_sll_epi32,sse2,False,stable,sse2.rs
_mm_sll_epi64,sse2,False,stable,sse2.rs
_mm_sqrt_pd,sse2,False,stable,sse2.rs
_mm_sqrt_sd,sse2,False,stable,sse2.rs
_mm_sra_epi16,sse2,False,stable,sse2.rs
_mm_sra_epi32,sse2,False,stable,sse2.rs
_mm_srl_epi16,sse2,False,stable,sse2.rs
_mm_srl_epi32,sse2,False,stable,sse2.rs
_mm_srl_epi64,sse2,False,stable,sse2.rs
_mm_stream_pd,sse2,True,stable,sse2.rs
_mm_stream_si128,sse2,True,stable,sse2.rs
_mm_stream_si32,sse2,True,stable,sse2.rs
_mm_stream_si64,sse2,True,stable,sse2.rs
_mm_ucomieq_sd,sse2,False,stable,sse2.rs
_mm_ucomige_sd,sse2,False,stable,sse2.rs
_mm_ucomigt_sd,sse2,False,stable,sse2.rs
_mm_ucomile_sd,sse2,False,stable,sse2.rs
_mm_ucomilt_sd,sse2,False,stable,sse2.rs
_mm_ucomineq_sd,sse2,False,stable,sse2.rs
_mm_lddqu_si128,sse3,True,stable,sse3.rs
_mm_ceil_sd,sse4.1,False,stable,sse41.rs
_mm_ceil_ss,sse4.1,False,stable,sse41.rs
_mm_dp_pd,sse4.1,False,stable,sse41.rs
_mm_dp_ps,sse4.1,False,stable,sse41.rs
_mm_floor_sd,sse4.1,False,stable,sse41.rs
_mm_floor_ss,sse4.1,False,stable,sse41.rs
_mm_insert_ps,sse4.1,False,stable,sse41.rs
_mm_minpos_epu16,sse4.1,False,stable,sse41.rs
_mm_mpsadbw_epu8,sse4.1,False,stable,sse41.rs
_mm_packus_epi32,sse4.1,False,stable,sse41.rs
_mm_round_pd,sse4.1,False,stable,sse41.rs
_mm_round_ps,sse4.1,False,stable,sse41.rs
_mm_round_sd,sse4.1,False,stable,sse41.rs
_mm_round_ss,sse4.1,False,stable,sse41.rs
_mm_stream_load_si128,sse4.1,True,stable,sse41.rs
_mm_test_mix_ones_zeros,sse4.1,False,stable,sse41.rs
_mm_testnzc_si128,sse4.1,False,stable,sse41.rs
_mm_cmpestra,sse4.2,False,stable,sse42.rs
_mm_cmpestrc,sse4.2,False,stable,sse42.rs
_mm_cmpestri,sse4.2,False,stable,sse42.rs
_mm_cmpestrm,sse4.2,False,stable,sse42.rs
_mm_cmpestro,sse4.2,False,stable,sse42.rs
_mm_cmpestrs,sse4.2,False,stable,sse42.rs
_mm_cmpestrz,sse4.2,False,stable,sse42.rs
_mm_cmpistra,sse4.2,False,stable,sse42.rs
_mm_cmpistrc,sse4.2,False,stable,sse42.rs
_mm_cmpistri,sse4.2,False,stable,sse42.rs
_mm_cmpistrm,sse4.2,False,stable,sse42.rs
_mm_cmpistro,sse4.2,False,stable,sse42.rs
_mm_cmpistrs,sse4.2,False,stable,sse42.rs
_mm_cmpistrz,sse4.2,False,stable,sse42.rs
_mm_crc32_u16,sse4.2,False,stable,sse42.rs
_mm_crc32_u32,sse4.2,False,stable,sse42.rs
_mm_crc32_u64,sse4.2,False,stable,sse42.rs
_mm_crc32_u8,sse4.2,False,stable,sse42.rs
_mm_extract_si64,sse4a,False,stable,sse4a.rs
_mm_extracti_si64,sse4a,False,stable,sse4a.rs
_mm_insert_si64,sse4a,False,stable,sse4a.rs
_mm_inserti_si64,sse4a,False,stable,sse4a.rs
_mm_stream_sd,sse4a,True,stable,sse4a.rs
_mm_stream_ss,sse4a,True,stable,sse4a.rs
_mm_hadds_epi16,ssse3,False,stable,ssse3.rs
_mm_hsubs_epi16,ssse3,False,stable,ssse3.rs
_mm_maddubs_epi16,ssse3,False,stable,ssse3.rs
_mm_mulhrs_epi16,ssse3,False,stable,ssse3.rs
_mm_shuffle_epi8,ssse3,False,stable,ssse3.rs
_mm_sign_epi16,ssse3,False,stable,ssse3.rs
_mm_sign_epi32,ssse3,False,stable,ssse3.rs
_mm_sign_epi8,ssse3,False,stable,ssse3.rs
_mm256_aesdec_epi128,vaes,False,stable,vaes.rs
_mm256_aesdeclast_epi128,vaes,False,stable,vaes.rs
_mm256_aesenc_epi128,vaes,False,stable,vaes.rs
_mm256_aesenclast_epi128,vaes,False,stable,vaes.rs
_mm512_aesdec_epi128,"vaes,avx512f",False,stable,vaes.rs
_mm512_aesdeclast_epi128,"vaes,avx512f",False,stable,vaes.rs
_mm512_aesenc_epi128,"vaes,avx512f",False,stable,vaes.rs
_mm512_aesenclast_epi128,"vaes,avx512f",False,stable,vaes.rs
_mm256_clmulepi64_epi128,vpclmulqdq,False,stable,vpclmulqdq.rs
_mm512_clmulepi64_epi128,"vpclmulqdq,avx512f",False,stable,vpclmulqdq.rs
_mm_aesdecwide128kl_u8,widekl,True,stable,kl.rs
_mm_aesdecwide256kl_u8,widekl,True,stable,kl.rs
_mm_aesencwide128kl_u8,widekl,True,stable,kl.rs
_mm_aesencwide256kl_u8,widekl,True,stable,kl.rs
