<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › include › plat › clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/plat-s3c/include/plat/clock.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004-2005 Simtec Electronics</span>
<span class="cm"> *	http://www.simtec.co.uk/products/SWLINUX/</span>
<span class="cm"> *	Written by Ben Dooks, &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_PLAT_CLOCK_H</span>
<span class="cp">#define __ASM_PLAT_CLOCK_H __FILE__</span>

<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>

<span class="k">struct</span> <span class="n">clk</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_ops - standard clock operations</span>
<span class="cm"> * @set_rate: set the clock rate, see clk_set_rate().</span>
<span class="cm"> * @get_rate: get the clock rate, see clk_get_rate().</span>
<span class="cm"> * @round_rate: round a given clock rate, see clk_round_rate().</span>
<span class="cm"> * @set_parent: set the clock&#39;s parent, see clk_set_parent().</span>
<span class="cm"> *</span>
<span class="cm"> * Group the common clock implementations together so that we</span>
<span class="cm"> * don&#39;t have to keep setting the same fields again. We leave</span>
<span class="cm"> * enable in struct clk.</span>
<span class="cm"> *</span>
<span class="cm"> * Adding an extra layer of indirection into the process should</span>
<span class="cm"> * not be a problem as it is unlikely these operations are going</span>
<span class="cm"> * to need to be called quickly.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_ops</span> <span class="p">{</span>
	<span class="kt">int</span>		    <span class="p">(</span><span class="o">*</span><span class="n">set_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	    <span class="p">(</span><span class="o">*</span><span class="n">get_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	    <span class="p">(</span><span class="o">*</span><span class="n">round_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
	<span class="kt">int</span>		    <span class="p">(</span><span class="o">*</span><span class="n">set_parent</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>      <span class="n">list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">module</span>        <span class="o">*</span><span class="n">owner</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>           <span class="o">*</span><span class="n">parent</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>           <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">devname</span><span class="p">;</span>
	<span class="kt">int</span>		      <span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span>		      <span class="n">usage</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>         <span class="n">rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>         <span class="n">ctrlbit</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">clk_ops</span>		<span class="o">*</span><span class="n">ops</span><span class="p">;</span>
	<span class="kt">int</span>		    <span class="p">(</span><span class="o">*</span><span class="n">enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">clk_lookup</span>	<span class="n">lookup</span><span class="p">;</span>
<span class="cp">#if defined(CONFIG_PM_DEBUG) &amp;&amp; defined(CONFIG_DEBUG_FS)</span>
	<span class="k">struct</span> <span class="n">dentry</span>		<span class="o">*</span><span class="n">dent</span><span class="p">;</span>	<span class="cm">/* For visible tree hierarchy */</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/* other clocks which may be registered by board support */</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_dclk0</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_dclk1</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_clkout0</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_clkout1</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_uclk</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_usb_bus</span><span class="p">;</span>

<span class="cm">/* core clock support */</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_f</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_h</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_p</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_mpll</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_upll</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_epll</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_xtal</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_ext</span><span class="p">;</span>

<span class="cm">/* S3C2443/S3C2416 specific clocks */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_epllref</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_esysclk</span><span class="p">;</span>

<span class="cm">/* S3C64XX specific clocks */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_h2</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_27m</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_48m</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_xusbxti</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">clk_default_setrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_ops_def_setrate</span><span class="p">;</span>

<span class="cm">/* exports for arch/arm/mach-s3c2410</span>
<span class="cm"> *</span>
<span class="cm"> * Please DO NOT use these outside of arch/arm/mach-s3c2410</span>
<span class="cm">*/</span>

<span class="k">extern</span> <span class="n">spinlock_t</span> <span class="n">clocks_lock</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c2410_clkcon_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">**</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_clks</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c_register_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_clks</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_clks</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c24xx_register_baseclocks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">s5p_register_clocks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal_freq</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c24xx_setup_clocks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fclk</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclk</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c2410_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c2412_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c244x_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* S3C2410 specific clock functions */</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c2410_baseclk_add</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* S3C2443/S3C2416 specific clock functions */</span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">pll_fn</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c2443_common_setup_clocks</span><span class="p">(</span><span class="n">pll_fn</span> <span class="n">get_mpll</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c2443_common_init_clocks</span><span class="p">(</span><span class="kt">int</span> <span class="n">xtal</span><span class="p">,</span> <span class="n">pll_fn</span> <span class="n">get_mpll</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">divs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_divs</span><span class="p">,</span>
				       <span class="kt">int</span> <span class="n">divmask</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c2443_clkcon_enable_s</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>

<span class="cm">/* S3C64XX specific functions and clocks */</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>

<span class="cm">/* Init for pwm clock code */</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">s3c_pwmclk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* Global watchdog clock used by arch_wtd_reset() callback */</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">s3c2410_wdtclk</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_PLAT_CLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
