
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 04:36:02 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fmsub.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fmsub_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_16107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb000fff; valaddr_reg:x13; val_offset:48255*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48255*FLEN/8, x14, x11, x12)

inst_16108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7ff800; valaddr_reg:x13; val_offset:48258*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48258*FLEN/8, x14, x11, x12)

inst_16109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb0007ff; valaddr_reg:x13; val_offset:48261*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48261*FLEN/8, x14, x11, x12)

inst_16110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7ffc00; valaddr_reg:x13; val_offset:48264*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48264*FLEN/8, x14, x11, x12)

inst_16111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb0003ff; valaddr_reg:x13; val_offset:48267*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48267*FLEN/8, x14, x11, x12)

inst_16112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7ffe00; valaddr_reg:x13; val_offset:48270*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48270*FLEN/8, x14, x11, x12)

inst_16113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb0001ff; valaddr_reg:x13; val_offset:48273*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48273*FLEN/8, x14, x11, x12)

inst_16114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7fff00; valaddr_reg:x13; val_offset:48276*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48276*FLEN/8, x14, x11, x12)

inst_16115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb0000ff; valaddr_reg:x13; val_offset:48279*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48279*FLEN/8, x14, x11, x12)

inst_16116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7fff80; valaddr_reg:x13; val_offset:48282*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48282*FLEN/8, x14, x11, x12)

inst_16117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb00007f; valaddr_reg:x13; val_offset:48285*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48285*FLEN/8, x14, x11, x12)

inst_16118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7fffc0; valaddr_reg:x13; val_offset:48288*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48288*FLEN/8, x14, x11, x12)

inst_16119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb00003f; valaddr_reg:x13; val_offset:48291*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48291*FLEN/8, x14, x11, x12)

inst_16120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7fffe0; valaddr_reg:x13; val_offset:48294*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48294*FLEN/8, x14, x11, x12)

inst_16121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb00001f; valaddr_reg:x13; val_offset:48297*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48297*FLEN/8, x14, x11, x12)

inst_16122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7ffff0; valaddr_reg:x13; val_offset:48300*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48300*FLEN/8, x14, x11, x12)

inst_16123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb00000f; valaddr_reg:x13; val_offset:48303*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48303*FLEN/8, x14, x11, x12)

inst_16124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7ffff8; valaddr_reg:x13; val_offset:48306*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48306*FLEN/8, x14, x11, x12)

inst_16125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb000007; valaddr_reg:x13; val_offset:48309*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48309*FLEN/8, x14, x11, x12)

inst_16126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7ffffc; valaddr_reg:x13; val_offset:48312*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48312*FLEN/8, x14, x11, x12)

inst_16127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb000003; valaddr_reg:x13; val_offset:48315*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48315*FLEN/8, x14, x11, x12)

inst_16128:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb7ffffe; valaddr_reg:x13; val_offset:48318*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48318*FLEN/8, x14, x11, x12)

inst_16129:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x96 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xcb000001; valaddr_reg:x13; val_offset:48321*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48321*FLEN/8, x14, x11, x12)

inst_16130:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:48324*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48324*FLEN/8, x14, x11, x12)

inst_16131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbf800007; valaddr_reg:x13; val_offset:48327*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48327*FLEN/8, x14, x11, x12)

inst_16132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:48330*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48330*FLEN/8, x14, x11, x12)

inst_16133:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbf800003; valaddr_reg:x13; val_offset:48333*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48333*FLEN/8, x14, x11, x12)

inst_16134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:48336*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48336*FLEN/8, x14, x11, x12)

inst_16135:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbf800001; valaddr_reg:x13; val_offset:48339*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48339*FLEN/8, x14, x11, x12)

inst_16136:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:48342*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48342*FLEN/8, x14, x11, x12)

inst_16137:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:48345*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48345*FLEN/8, x14, x11, x12)

inst_16138:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbf999999; valaddr_reg:x13; val_offset:48348*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48348*FLEN/8, x14, x11, x12)

inst_16139:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:48351*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48351*FLEN/8, x14, x11, x12)

inst_16140:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:48354*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48354*FLEN/8, x14, x11, x12)

inst_16141:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:48357*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48357*FLEN/8, x14, x11, x12)

inst_16142:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:48360*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48360*FLEN/8, x14, x11, x12)

inst_16143:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:48363*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48363*FLEN/8, x14, x11, x12)

inst_16144:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:48366*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48366*FLEN/8, x14, x11, x12)

inst_16145:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2c748f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2f808d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2c748f; op2val:0x802f808d;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:48369*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48369*FLEN/8, x14, x11, x12)

inst_16146:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb800000; valaddr_reg:x13; val_offset:48372*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48372*FLEN/8, x14, x11, x12)

inst_16147:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbffffff; valaddr_reg:x13; val_offset:48375*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48375*FLEN/8, x14, x11, x12)

inst_16148:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbc00000; valaddr_reg:x13; val_offset:48378*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48378*FLEN/8, x14, x11, x12)

inst_16149:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbbfffff; valaddr_reg:x13; val_offset:48381*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48381*FLEN/8, x14, x11, x12)

inst_16150:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbe00000; valaddr_reg:x13; val_offset:48384*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48384*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_126)
inst_16151:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb9fffff; valaddr_reg:x13; val_offset:48387*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48387*FLEN/8, x14, x11, x12)

inst_16152:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbf00000; valaddr_reg:x13; val_offset:48390*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48390*FLEN/8, x14, x11, x12)

inst_16153:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb8fffff; valaddr_reg:x13; val_offset:48393*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48393*FLEN/8, x14, x11, x12)

inst_16154:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbf80000; valaddr_reg:x13; val_offset:48396*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48396*FLEN/8, x14, x11, x12)

inst_16155:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb87ffff; valaddr_reg:x13; val_offset:48399*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48399*FLEN/8, x14, x11, x12)

inst_16156:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfc0000; valaddr_reg:x13; val_offset:48402*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48402*FLEN/8, x14, x11, x12)

inst_16157:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb83ffff; valaddr_reg:x13; val_offset:48405*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48405*FLEN/8, x14, x11, x12)

inst_16158:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfe0000; valaddr_reg:x13; val_offset:48408*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48408*FLEN/8, x14, x11, x12)

inst_16159:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb81ffff; valaddr_reg:x13; val_offset:48411*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48411*FLEN/8, x14, x11, x12)

inst_16160:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbff0000; valaddr_reg:x13; val_offset:48414*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48414*FLEN/8, x14, x11, x12)

inst_16161:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb80ffff; valaddr_reg:x13; val_offset:48417*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48417*FLEN/8, x14, x11, x12)

inst_16162:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbff8000; valaddr_reg:x13; val_offset:48420*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48420*FLEN/8, x14, x11, x12)

inst_16163:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb807fff; valaddr_reg:x13; val_offset:48423*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48423*FLEN/8, x14, x11, x12)

inst_16164:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbffc000; valaddr_reg:x13; val_offset:48426*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48426*FLEN/8, x14, x11, x12)

inst_16165:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb803fff; valaddr_reg:x13; val_offset:48429*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48429*FLEN/8, x14, x11, x12)

inst_16166:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbffe000; valaddr_reg:x13; val_offset:48432*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48432*FLEN/8, x14, x11, x12)

inst_16167:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb801fff; valaddr_reg:x13; val_offset:48435*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48435*FLEN/8, x14, x11, x12)

inst_16168:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfff000; valaddr_reg:x13; val_offset:48438*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48438*FLEN/8, x14, x11, x12)

inst_16169:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb800fff; valaddr_reg:x13; val_offset:48441*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48441*FLEN/8, x14, x11, x12)

inst_16170:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfff800; valaddr_reg:x13; val_offset:48444*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48444*FLEN/8, x14, x11, x12)

inst_16171:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb8007ff; valaddr_reg:x13; val_offset:48447*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48447*FLEN/8, x14, x11, x12)

inst_16172:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfffc00; valaddr_reg:x13; val_offset:48450*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48450*FLEN/8, x14, x11, x12)

inst_16173:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb8003ff; valaddr_reg:x13; val_offset:48453*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48453*FLEN/8, x14, x11, x12)

inst_16174:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfffe00; valaddr_reg:x13; val_offset:48456*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48456*FLEN/8, x14, x11, x12)

inst_16175:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb8001ff; valaddr_reg:x13; val_offset:48459*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48459*FLEN/8, x14, x11, x12)

inst_16176:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbffff00; valaddr_reg:x13; val_offset:48462*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48462*FLEN/8, x14, x11, x12)

inst_16177:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb8000ff; valaddr_reg:x13; val_offset:48465*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48465*FLEN/8, x14, x11, x12)

inst_16178:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbffff80; valaddr_reg:x13; val_offset:48468*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48468*FLEN/8, x14, x11, x12)

inst_16179:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb80007f; valaddr_reg:x13; val_offset:48471*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48471*FLEN/8, x14, x11, x12)

inst_16180:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbffffc0; valaddr_reg:x13; val_offset:48474*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48474*FLEN/8, x14, x11, x12)

inst_16181:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb80003f; valaddr_reg:x13; val_offset:48477*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48477*FLEN/8, x14, x11, x12)

inst_16182:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbffffe0; valaddr_reg:x13; val_offset:48480*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48480*FLEN/8, x14, x11, x12)

inst_16183:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb80001f; valaddr_reg:x13; val_offset:48483*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48483*FLEN/8, x14, x11, x12)

inst_16184:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfffff0; valaddr_reg:x13; val_offset:48486*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48486*FLEN/8, x14, x11, x12)

inst_16185:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb80000f; valaddr_reg:x13; val_offset:48489*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48489*FLEN/8, x14, x11, x12)

inst_16186:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfffff8; valaddr_reg:x13; val_offset:48492*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48492*FLEN/8, x14, x11, x12)

inst_16187:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb800007; valaddr_reg:x13; val_offset:48495*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48495*FLEN/8, x14, x11, x12)

inst_16188:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfffffc; valaddr_reg:x13; val_offset:48498*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48498*FLEN/8, x14, x11, x12)

inst_16189:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb800003; valaddr_reg:x13; val_offset:48501*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48501*FLEN/8, x14, x11, x12)

inst_16190:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcbfffffe; valaddr_reg:x13; val_offset:48504*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48504*FLEN/8, x14, x11, x12)

inst_16191:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x97 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xcb800001; valaddr_reg:x13; val_offset:48507*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48507*FLEN/8, x14, x11, x12)

inst_16192:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:48510*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48510*FLEN/8, x14, x11, x12)

inst_16193:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbf800007; valaddr_reg:x13; val_offset:48513*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48513*FLEN/8, x14, x11, x12)

inst_16194:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:48516*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48516*FLEN/8, x14, x11, x12)

inst_16195:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbf800003; valaddr_reg:x13; val_offset:48519*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48519*FLEN/8, x14, x11, x12)

inst_16196:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:48522*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48522*FLEN/8, x14, x11, x12)

inst_16197:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbf800001; valaddr_reg:x13; val_offset:48525*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48525*FLEN/8, x14, x11, x12)

inst_16198:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:48528*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48528*FLEN/8, x14, x11, x12)

inst_16199:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:48531*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48531*FLEN/8, x14, x11, x12)

inst_16200:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbf999999; valaddr_reg:x13; val_offset:48534*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48534*FLEN/8, x14, x11, x12)

inst_16201:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:48537*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48537*FLEN/8, x14, x11, x12)

inst_16202:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:48540*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48540*FLEN/8, x14, x11, x12)

inst_16203:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:48543*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48543*FLEN/8, x14, x11, x12)

inst_16204:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:48546*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48546*FLEN/8, x14, x11, x12)

inst_16205:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:48549*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48549*FLEN/8, x14, x11, x12)

inst_16206:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:48552*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48552*FLEN/8, x14, x11, x12)

inst_16207:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x195356 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x356dc6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f195356; op2val:0x80356dc6;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:48555*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48555*FLEN/8, x14, x11, x12)

inst_16208:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc000000; valaddr_reg:x13; val_offset:48558*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48558*FLEN/8, x14, x11, x12)

inst_16209:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7fffff; valaddr_reg:x13; val_offset:48561*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48561*FLEN/8, x14, x11, x12)

inst_16210:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc400000; valaddr_reg:x13; val_offset:48564*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48564*FLEN/8, x14, x11, x12)

inst_16211:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc3fffff; valaddr_reg:x13; val_offset:48567*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48567*FLEN/8, x14, x11, x12)

inst_16212:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc600000; valaddr_reg:x13; val_offset:48570*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48570*FLEN/8, x14, x11, x12)

inst_16213:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc1fffff; valaddr_reg:x13; val_offset:48573*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48573*FLEN/8, x14, x11, x12)

inst_16214:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc700000; valaddr_reg:x13; val_offset:48576*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48576*FLEN/8, x14, x11, x12)

inst_16215:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc0fffff; valaddr_reg:x13; val_offset:48579*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48579*FLEN/8, x14, x11, x12)

inst_16216:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc780000; valaddr_reg:x13; val_offset:48582*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48582*FLEN/8, x14, x11, x12)

inst_16217:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc07ffff; valaddr_reg:x13; val_offset:48585*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48585*FLEN/8, x14, x11, x12)

inst_16218:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7c0000; valaddr_reg:x13; val_offset:48588*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48588*FLEN/8, x14, x11, x12)

inst_16219:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc03ffff; valaddr_reg:x13; val_offset:48591*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48591*FLEN/8, x14, x11, x12)

inst_16220:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7e0000; valaddr_reg:x13; val_offset:48594*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48594*FLEN/8, x14, x11, x12)

inst_16221:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc01ffff; valaddr_reg:x13; val_offset:48597*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48597*FLEN/8, x14, x11, x12)

inst_16222:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7f0000; valaddr_reg:x13; val_offset:48600*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48600*FLEN/8, x14, x11, x12)

inst_16223:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc00ffff; valaddr_reg:x13; val_offset:48603*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48603*FLEN/8, x14, x11, x12)

inst_16224:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7f8000; valaddr_reg:x13; val_offset:48606*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48606*FLEN/8, x14, x11, x12)

inst_16225:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc007fff; valaddr_reg:x13; val_offset:48609*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48609*FLEN/8, x14, x11, x12)

inst_16226:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7fc000; valaddr_reg:x13; val_offset:48612*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48612*FLEN/8, x14, x11, x12)

inst_16227:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc003fff; valaddr_reg:x13; val_offset:48615*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48615*FLEN/8, x14, x11, x12)

inst_16228:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7fe000; valaddr_reg:x13; val_offset:48618*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48618*FLEN/8, x14, x11, x12)

inst_16229:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc001fff; valaddr_reg:x13; val_offset:48621*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48621*FLEN/8, x14, x11, x12)

inst_16230:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ff000; valaddr_reg:x13; val_offset:48624*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48624*FLEN/8, x14, x11, x12)

inst_16231:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc000fff; valaddr_reg:x13; val_offset:48627*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48627*FLEN/8, x14, x11, x12)

inst_16232:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ff800; valaddr_reg:x13; val_offset:48630*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48630*FLEN/8, x14, x11, x12)

inst_16233:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc0007ff; valaddr_reg:x13; val_offset:48633*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48633*FLEN/8, x14, x11, x12)

inst_16234:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ffc00; valaddr_reg:x13; val_offset:48636*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48636*FLEN/8, x14, x11, x12)

inst_16235:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc0003ff; valaddr_reg:x13; val_offset:48639*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48639*FLEN/8, x14, x11, x12)

inst_16236:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ffe00; valaddr_reg:x13; val_offset:48642*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48642*FLEN/8, x14, x11, x12)

inst_16237:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc0001ff; valaddr_reg:x13; val_offset:48645*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48645*FLEN/8, x14, x11, x12)

inst_16238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7fff00; valaddr_reg:x13; val_offset:48648*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48648*FLEN/8, x14, x11, x12)

inst_16239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc0000ff; valaddr_reg:x13; val_offset:48651*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48651*FLEN/8, x14, x11, x12)

inst_16240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7fff80; valaddr_reg:x13; val_offset:48654*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48654*FLEN/8, x14, x11, x12)

inst_16241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc00007f; valaddr_reg:x13; val_offset:48657*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48657*FLEN/8, x14, x11, x12)

inst_16242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7fffc0; valaddr_reg:x13; val_offset:48660*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48660*FLEN/8, x14, x11, x12)

inst_16243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc00003f; valaddr_reg:x13; val_offset:48663*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48663*FLEN/8, x14, x11, x12)

inst_16244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7fffe0; valaddr_reg:x13; val_offset:48666*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48666*FLEN/8, x14, x11, x12)

inst_16245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc00001f; valaddr_reg:x13; val_offset:48669*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48669*FLEN/8, x14, x11, x12)

inst_16246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ffff0; valaddr_reg:x13; val_offset:48672*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48672*FLEN/8, x14, x11, x12)

inst_16247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc00000f; valaddr_reg:x13; val_offset:48675*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48675*FLEN/8, x14, x11, x12)

inst_16248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ffff8; valaddr_reg:x13; val_offset:48678*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48678*FLEN/8, x14, x11, x12)

inst_16249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc000007; valaddr_reg:x13; val_offset:48681*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48681*FLEN/8, x14, x11, x12)

inst_16250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ffffc; valaddr_reg:x13; val_offset:48684*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48684*FLEN/8, x14, x11, x12)

inst_16251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc000003; valaddr_reg:x13; val_offset:48687*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48687*FLEN/8, x14, x11, x12)

inst_16252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc7ffffe; valaddr_reg:x13; val_offset:48690*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48690*FLEN/8, x14, x11, x12)

inst_16253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xcc000001; valaddr_reg:x13; val_offset:48693*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48693*FLEN/8, x14, x11, x12)

inst_16254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:48696*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48696*FLEN/8, x14, x11, x12)

inst_16255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbf800007; valaddr_reg:x13; val_offset:48699*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48699*FLEN/8, x14, x11, x12)

inst_16256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:48702*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48702*FLEN/8, x14, x11, x12)

inst_16257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbf800003; valaddr_reg:x13; val_offset:48705*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48705*FLEN/8, x14, x11, x12)

inst_16258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:48708*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48708*FLEN/8, x14, x11, x12)

inst_16259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbf800001; valaddr_reg:x13; val_offset:48711*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48711*FLEN/8, x14, x11, x12)

inst_16260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:48714*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48714*FLEN/8, x14, x11, x12)

inst_16261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:48717*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48717*FLEN/8, x14, x11, x12)

inst_16262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbf999999; valaddr_reg:x13; val_offset:48720*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48720*FLEN/8, x14, x11, x12)

inst_16263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:48723*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48723*FLEN/8, x14, x11, x12)

inst_16264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:48726*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48726*FLEN/8, x14, x11, x12)

inst_16265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:48729*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48729*FLEN/8, x14, x11, x12)

inst_16266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:48732*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48732*FLEN/8, x14, x11, x12)

inst_16267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:48735*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48735*FLEN/8, x14, x11, x12)

inst_16268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:48738*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48738*FLEN/8, x14, x11, x12)

inst_16269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efb76 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ed0f0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2efb76; op2val:0x802ed0f0;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:48741*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48741*FLEN/8, x14, x11, x12)

inst_16270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc800000; valaddr_reg:x13; val_offset:48744*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48744*FLEN/8, x14, x11, x12)

inst_16271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccffffff; valaddr_reg:x13; val_offset:48747*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48747*FLEN/8, x14, x11, x12)

inst_16272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccc00000; valaddr_reg:x13; val_offset:48750*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48750*FLEN/8, x14, x11, x12)

inst_16273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccbfffff; valaddr_reg:x13; val_offset:48753*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48753*FLEN/8, x14, x11, x12)

inst_16274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcce00000; valaddr_reg:x13; val_offset:48756*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48756*FLEN/8, x14, x11, x12)

inst_16275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc9fffff; valaddr_reg:x13; val_offset:48759*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48759*FLEN/8, x14, x11, x12)

inst_16276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccf00000; valaddr_reg:x13; val_offset:48762*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48762*FLEN/8, x14, x11, x12)

inst_16277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc8fffff; valaddr_reg:x13; val_offset:48765*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48765*FLEN/8, x14, x11, x12)

inst_16278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccf80000; valaddr_reg:x13; val_offset:48768*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48768*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_127)
inst_16279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc87ffff; valaddr_reg:x13; val_offset:48771*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48771*FLEN/8, x14, x11, x12)

inst_16280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfc0000; valaddr_reg:x13; val_offset:48774*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48774*FLEN/8, x14, x11, x12)

inst_16281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc83ffff; valaddr_reg:x13; val_offset:48777*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48777*FLEN/8, x14, x11, x12)

inst_16282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfe0000; valaddr_reg:x13; val_offset:48780*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48780*FLEN/8, x14, x11, x12)

inst_16283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc81ffff; valaddr_reg:x13; val_offset:48783*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48783*FLEN/8, x14, x11, x12)

inst_16284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccff0000; valaddr_reg:x13; val_offset:48786*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48786*FLEN/8, x14, x11, x12)

inst_16285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc80ffff; valaddr_reg:x13; val_offset:48789*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48789*FLEN/8, x14, x11, x12)

inst_16286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccff8000; valaddr_reg:x13; val_offset:48792*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48792*FLEN/8, x14, x11, x12)

inst_16287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc807fff; valaddr_reg:x13; val_offset:48795*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48795*FLEN/8, x14, x11, x12)

inst_16288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccffc000; valaddr_reg:x13; val_offset:48798*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48798*FLEN/8, x14, x11, x12)

inst_16289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc803fff; valaddr_reg:x13; val_offset:48801*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48801*FLEN/8, x14, x11, x12)

inst_16290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccffe000; valaddr_reg:x13; val_offset:48804*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48804*FLEN/8, x14, x11, x12)

inst_16291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc801fff; valaddr_reg:x13; val_offset:48807*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48807*FLEN/8, x14, x11, x12)

inst_16292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfff000; valaddr_reg:x13; val_offset:48810*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48810*FLEN/8, x14, x11, x12)

inst_16293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc800fff; valaddr_reg:x13; val_offset:48813*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48813*FLEN/8, x14, x11, x12)

inst_16294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfff800; valaddr_reg:x13; val_offset:48816*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48816*FLEN/8, x14, x11, x12)

inst_16295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc8007ff; valaddr_reg:x13; val_offset:48819*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48819*FLEN/8, x14, x11, x12)

inst_16296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfffc00; valaddr_reg:x13; val_offset:48822*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48822*FLEN/8, x14, x11, x12)

inst_16297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc8003ff; valaddr_reg:x13; val_offset:48825*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48825*FLEN/8, x14, x11, x12)

inst_16298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfffe00; valaddr_reg:x13; val_offset:48828*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48828*FLEN/8, x14, x11, x12)

inst_16299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc8001ff; valaddr_reg:x13; val_offset:48831*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48831*FLEN/8, x14, x11, x12)

inst_16300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccffff00; valaddr_reg:x13; val_offset:48834*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48834*FLEN/8, x14, x11, x12)

inst_16301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc8000ff; valaddr_reg:x13; val_offset:48837*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48837*FLEN/8, x14, x11, x12)

inst_16302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccffff80; valaddr_reg:x13; val_offset:48840*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48840*FLEN/8, x14, x11, x12)

inst_16303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc80007f; valaddr_reg:x13; val_offset:48843*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48843*FLEN/8, x14, x11, x12)

inst_16304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccffffc0; valaddr_reg:x13; val_offset:48846*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48846*FLEN/8, x14, x11, x12)

inst_16305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc80003f; valaddr_reg:x13; val_offset:48849*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48849*FLEN/8, x14, x11, x12)

inst_16306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccffffe0; valaddr_reg:x13; val_offset:48852*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48852*FLEN/8, x14, x11, x12)

inst_16307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc80001f; valaddr_reg:x13; val_offset:48855*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48855*FLEN/8, x14, x11, x12)

inst_16308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfffff0; valaddr_reg:x13; val_offset:48858*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48858*FLEN/8, x14, x11, x12)

inst_16309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc80000f; valaddr_reg:x13; val_offset:48861*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48861*FLEN/8, x14, x11, x12)

inst_16310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfffff8; valaddr_reg:x13; val_offset:48864*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48864*FLEN/8, x14, x11, x12)

inst_16311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc800007; valaddr_reg:x13; val_offset:48867*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48867*FLEN/8, x14, x11, x12)

inst_16312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfffffc; valaddr_reg:x13; val_offset:48870*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48870*FLEN/8, x14, x11, x12)

inst_16313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc800003; valaddr_reg:x13; val_offset:48873*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48873*FLEN/8, x14, x11, x12)

inst_16314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xccfffffe; valaddr_reg:x13; val_offset:48876*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48876*FLEN/8, x14, x11, x12)

inst_16315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xcc800001; valaddr_reg:x13; val_offset:48879*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48879*FLEN/8, x14, x11, x12)

inst_16316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:48882*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48882*FLEN/8, x14, x11, x12)

inst_16317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbf800007; valaddr_reg:x13; val_offset:48885*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48885*FLEN/8, x14, x11, x12)

inst_16318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:48888*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48888*FLEN/8, x14, x11, x12)

inst_16319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbf800003; valaddr_reg:x13; val_offset:48891*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48891*FLEN/8, x14, x11, x12)

inst_16320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:48894*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48894*FLEN/8, x14, x11, x12)

inst_16321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbf800001; valaddr_reg:x13; val_offset:48897*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48897*FLEN/8, x14, x11, x12)

inst_16322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:48900*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48900*FLEN/8, x14, x11, x12)

inst_16323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:48903*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48903*FLEN/8, x14, x11, x12)

inst_16324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbf999999; valaddr_reg:x13; val_offset:48906*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48906*FLEN/8, x14, x11, x12)

inst_16325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:48909*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48909*FLEN/8, x14, x11, x12)

inst_16326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:48912*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48912*FLEN/8, x14, x11, x12)

inst_16327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:48915*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48915*FLEN/8, x14, x11, x12)

inst_16328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:48918*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48918*FLEN/8, x14, x11, x12)

inst_16329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:48921*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48921*FLEN/8, x14, x11, x12)

inst_16330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:48924*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48924*FLEN/8, x14, x11, x12)

inst_16331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02d1f2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e9ece and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f02d1f2; op2val:0x803e9ece;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:48927*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48927*FLEN/8, x14, x11, x12)

inst_16332:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd000000; valaddr_reg:x13; val_offset:48930*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48930*FLEN/8, x14, x11, x12)

inst_16333:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7fffff; valaddr_reg:x13; val_offset:48933*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48933*FLEN/8, x14, x11, x12)

inst_16334:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd400000; valaddr_reg:x13; val_offset:48936*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48936*FLEN/8, x14, x11, x12)

inst_16335:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd3fffff; valaddr_reg:x13; val_offset:48939*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48939*FLEN/8, x14, x11, x12)

inst_16336:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd600000; valaddr_reg:x13; val_offset:48942*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48942*FLEN/8, x14, x11, x12)

inst_16337:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd1fffff; valaddr_reg:x13; val_offset:48945*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48945*FLEN/8, x14, x11, x12)

inst_16338:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd700000; valaddr_reg:x13; val_offset:48948*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48948*FLEN/8, x14, x11, x12)

inst_16339:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd0fffff; valaddr_reg:x13; val_offset:48951*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48951*FLEN/8, x14, x11, x12)

inst_16340:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd780000; valaddr_reg:x13; val_offset:48954*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48954*FLEN/8, x14, x11, x12)

inst_16341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd07ffff; valaddr_reg:x13; val_offset:48957*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48957*FLEN/8, x14, x11, x12)

inst_16342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7c0000; valaddr_reg:x13; val_offset:48960*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48960*FLEN/8, x14, x11, x12)

inst_16343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd03ffff; valaddr_reg:x13; val_offset:48963*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48963*FLEN/8, x14, x11, x12)

inst_16344:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7e0000; valaddr_reg:x13; val_offset:48966*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48966*FLEN/8, x14, x11, x12)

inst_16345:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd01ffff; valaddr_reg:x13; val_offset:48969*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48969*FLEN/8, x14, x11, x12)

inst_16346:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7f0000; valaddr_reg:x13; val_offset:48972*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48972*FLEN/8, x14, x11, x12)

inst_16347:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd00ffff; valaddr_reg:x13; val_offset:48975*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48975*FLEN/8, x14, x11, x12)

inst_16348:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7f8000; valaddr_reg:x13; val_offset:48978*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48978*FLEN/8, x14, x11, x12)

inst_16349:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd007fff; valaddr_reg:x13; val_offset:48981*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48981*FLEN/8, x14, x11, x12)

inst_16350:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7fc000; valaddr_reg:x13; val_offset:48984*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48984*FLEN/8, x14, x11, x12)

inst_16351:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd003fff; valaddr_reg:x13; val_offset:48987*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48987*FLEN/8, x14, x11, x12)

inst_16352:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7fe000; valaddr_reg:x13; val_offset:48990*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48990*FLEN/8, x14, x11, x12)

inst_16353:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd001fff; valaddr_reg:x13; val_offset:48993*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48993*FLEN/8, x14, x11, x12)

inst_16354:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ff000; valaddr_reg:x13; val_offset:48996*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48996*FLEN/8, x14, x11, x12)

inst_16355:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd000fff; valaddr_reg:x13; val_offset:48999*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 48999*FLEN/8, x14, x11, x12)

inst_16356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ff800; valaddr_reg:x13; val_offset:49002*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49002*FLEN/8, x14, x11, x12)

inst_16357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd0007ff; valaddr_reg:x13; val_offset:49005*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49005*FLEN/8, x14, x11, x12)

inst_16358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ffc00; valaddr_reg:x13; val_offset:49008*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49008*FLEN/8, x14, x11, x12)

inst_16359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd0003ff; valaddr_reg:x13; val_offset:49011*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49011*FLEN/8, x14, x11, x12)

inst_16360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ffe00; valaddr_reg:x13; val_offset:49014*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49014*FLEN/8, x14, x11, x12)

inst_16361:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd0001ff; valaddr_reg:x13; val_offset:49017*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49017*FLEN/8, x14, x11, x12)

inst_16362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7fff00; valaddr_reg:x13; val_offset:49020*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49020*FLEN/8, x14, x11, x12)

inst_16363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd0000ff; valaddr_reg:x13; val_offset:49023*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49023*FLEN/8, x14, x11, x12)

inst_16364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7fff80; valaddr_reg:x13; val_offset:49026*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49026*FLEN/8, x14, x11, x12)

inst_16365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd00007f; valaddr_reg:x13; val_offset:49029*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49029*FLEN/8, x14, x11, x12)

inst_16366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7fffc0; valaddr_reg:x13; val_offset:49032*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49032*FLEN/8, x14, x11, x12)

inst_16367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd00003f; valaddr_reg:x13; val_offset:49035*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49035*FLEN/8, x14, x11, x12)

inst_16368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7fffe0; valaddr_reg:x13; val_offset:49038*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49038*FLEN/8, x14, x11, x12)

inst_16369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd00001f; valaddr_reg:x13; val_offset:49041*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49041*FLEN/8, x14, x11, x12)

inst_16370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ffff0; valaddr_reg:x13; val_offset:49044*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49044*FLEN/8, x14, x11, x12)

inst_16371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd00000f; valaddr_reg:x13; val_offset:49047*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49047*FLEN/8, x14, x11, x12)

inst_16372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ffff8; valaddr_reg:x13; val_offset:49050*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49050*FLEN/8, x14, x11, x12)

inst_16373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd000007; valaddr_reg:x13; val_offset:49053*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49053*FLEN/8, x14, x11, x12)

inst_16374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ffffc; valaddr_reg:x13; val_offset:49056*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49056*FLEN/8, x14, x11, x12)

inst_16375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd000003; valaddr_reg:x13; val_offset:49059*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49059*FLEN/8, x14, x11, x12)

inst_16376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd7ffffe; valaddr_reg:x13; val_offset:49062*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49062*FLEN/8, x14, x11, x12)

inst_16377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xcd000001; valaddr_reg:x13; val_offset:49065*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49065*FLEN/8, x14, x11, x12)

inst_16378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:49068*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49068*FLEN/8, x14, x11, x12)

inst_16379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbf800007; valaddr_reg:x13; val_offset:49071*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49071*FLEN/8, x14, x11, x12)

inst_16380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:49074*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49074*FLEN/8, x14, x11, x12)

inst_16381:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbf800003; valaddr_reg:x13; val_offset:49077*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49077*FLEN/8, x14, x11, x12)

inst_16382:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:49080*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49080*FLEN/8, x14, x11, x12)

inst_16383:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbf800001; valaddr_reg:x13; val_offset:49083*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49083*FLEN/8, x14, x11, x12)

inst_16384:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:49086*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49086*FLEN/8, x14, x11, x12)

inst_16385:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:49089*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49089*FLEN/8, x14, x11, x12)

inst_16386:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbf999999; valaddr_reg:x13; val_offset:49092*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49092*FLEN/8, x14, x11, x12)

inst_16387:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:49095*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49095*FLEN/8, x14, x11, x12)

inst_16388:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:49098*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49098*FLEN/8, x14, x11, x12)

inst_16389:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:49101*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49101*FLEN/8, x14, x11, x12)

inst_16390:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:49104*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49104*FLEN/8, x14, x11, x12)

inst_16391:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:49107*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49107*FLEN/8, x14, x11, x12)

inst_16392:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:49110*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49110*FLEN/8, x14, x11, x12)

inst_16393:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b7bce and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34afed and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1b7bce; op2val:0x8034afed;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:49113*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49113*FLEN/8, x14, x11, x12)

inst_16394:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd800000; valaddr_reg:x13; val_offset:49116*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49116*FLEN/8, x14, x11, x12)

inst_16395:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdffffff; valaddr_reg:x13; val_offset:49119*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49119*FLEN/8, x14, x11, x12)

inst_16396:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdc00000; valaddr_reg:x13; val_offset:49122*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49122*FLEN/8, x14, x11, x12)

inst_16397:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdbfffff; valaddr_reg:x13; val_offset:49125*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49125*FLEN/8, x14, x11, x12)

inst_16398:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcde00000; valaddr_reg:x13; val_offset:49128*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49128*FLEN/8, x14, x11, x12)

inst_16399:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd9fffff; valaddr_reg:x13; val_offset:49131*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49131*FLEN/8, x14, x11, x12)

inst_16400:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdf00000; valaddr_reg:x13; val_offset:49134*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49134*FLEN/8, x14, x11, x12)

inst_16401:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd8fffff; valaddr_reg:x13; val_offset:49137*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49137*FLEN/8, x14, x11, x12)

inst_16402:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdf80000; valaddr_reg:x13; val_offset:49140*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49140*FLEN/8, x14, x11, x12)

inst_16403:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd87ffff; valaddr_reg:x13; val_offset:49143*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49143*FLEN/8, x14, x11, x12)

inst_16404:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfc0000; valaddr_reg:x13; val_offset:49146*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49146*FLEN/8, x14, x11, x12)

inst_16405:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd83ffff; valaddr_reg:x13; val_offset:49149*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49149*FLEN/8, x14, x11, x12)

inst_16406:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfe0000; valaddr_reg:x13; val_offset:49152*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49152*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_128)
inst_16407:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd81ffff; valaddr_reg:x13; val_offset:49155*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49155*FLEN/8, x14, x11, x12)

inst_16408:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdff0000; valaddr_reg:x13; val_offset:49158*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49158*FLEN/8, x14, x11, x12)

inst_16409:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd80ffff; valaddr_reg:x13; val_offset:49161*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49161*FLEN/8, x14, x11, x12)

inst_16410:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdff8000; valaddr_reg:x13; val_offset:49164*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49164*FLEN/8, x14, x11, x12)

inst_16411:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd807fff; valaddr_reg:x13; val_offset:49167*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49167*FLEN/8, x14, x11, x12)

inst_16412:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdffc000; valaddr_reg:x13; val_offset:49170*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49170*FLEN/8, x14, x11, x12)

inst_16413:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd803fff; valaddr_reg:x13; val_offset:49173*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49173*FLEN/8, x14, x11, x12)

inst_16414:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdffe000; valaddr_reg:x13; val_offset:49176*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49176*FLEN/8, x14, x11, x12)

inst_16415:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd801fff; valaddr_reg:x13; val_offset:49179*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49179*FLEN/8, x14, x11, x12)

inst_16416:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfff000; valaddr_reg:x13; val_offset:49182*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49182*FLEN/8, x14, x11, x12)

inst_16417:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd800fff; valaddr_reg:x13; val_offset:49185*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49185*FLEN/8, x14, x11, x12)

inst_16418:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfff800; valaddr_reg:x13; val_offset:49188*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49188*FLEN/8, x14, x11, x12)

inst_16419:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd8007ff; valaddr_reg:x13; val_offset:49191*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49191*FLEN/8, x14, x11, x12)

inst_16420:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfffc00; valaddr_reg:x13; val_offset:49194*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49194*FLEN/8, x14, x11, x12)

inst_16421:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd8003ff; valaddr_reg:x13; val_offset:49197*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49197*FLEN/8, x14, x11, x12)

inst_16422:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfffe00; valaddr_reg:x13; val_offset:49200*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49200*FLEN/8, x14, x11, x12)

inst_16423:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd8001ff; valaddr_reg:x13; val_offset:49203*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49203*FLEN/8, x14, x11, x12)

inst_16424:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdffff00; valaddr_reg:x13; val_offset:49206*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49206*FLEN/8, x14, x11, x12)

inst_16425:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd8000ff; valaddr_reg:x13; val_offset:49209*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49209*FLEN/8, x14, x11, x12)

inst_16426:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdffff80; valaddr_reg:x13; val_offset:49212*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49212*FLEN/8, x14, x11, x12)

inst_16427:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd80007f; valaddr_reg:x13; val_offset:49215*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49215*FLEN/8, x14, x11, x12)

inst_16428:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdffffc0; valaddr_reg:x13; val_offset:49218*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49218*FLEN/8, x14, x11, x12)

inst_16429:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd80003f; valaddr_reg:x13; val_offset:49221*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49221*FLEN/8, x14, x11, x12)

inst_16430:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdffffe0; valaddr_reg:x13; val_offset:49224*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49224*FLEN/8, x14, x11, x12)

inst_16431:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd80001f; valaddr_reg:x13; val_offset:49227*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49227*FLEN/8, x14, x11, x12)

inst_16432:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfffff0; valaddr_reg:x13; val_offset:49230*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49230*FLEN/8, x14, x11, x12)

inst_16433:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd80000f; valaddr_reg:x13; val_offset:49233*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49233*FLEN/8, x14, x11, x12)

inst_16434:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfffff8; valaddr_reg:x13; val_offset:49236*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49236*FLEN/8, x14, x11, x12)

inst_16435:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd800007; valaddr_reg:x13; val_offset:49239*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49239*FLEN/8, x14, x11, x12)

inst_16436:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfffffc; valaddr_reg:x13; val_offset:49242*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49242*FLEN/8, x14, x11, x12)

inst_16437:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd800003; valaddr_reg:x13; val_offset:49245*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49245*FLEN/8, x14, x11, x12)

inst_16438:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcdfffffe; valaddr_reg:x13; val_offset:49248*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49248*FLEN/8, x14, x11, x12)

inst_16439:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x9b and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xcd800001; valaddr_reg:x13; val_offset:49251*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49251*FLEN/8, x14, x11, x12)

inst_16440:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:49254*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49254*FLEN/8, x14, x11, x12)

inst_16441:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbf800007; valaddr_reg:x13; val_offset:49257*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49257*FLEN/8, x14, x11, x12)

inst_16442:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:49260*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49260*FLEN/8, x14, x11, x12)

inst_16443:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbf800003; valaddr_reg:x13; val_offset:49263*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49263*FLEN/8, x14, x11, x12)

inst_16444:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:49266*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49266*FLEN/8, x14, x11, x12)

inst_16445:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbf800001; valaddr_reg:x13; val_offset:49269*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49269*FLEN/8, x14, x11, x12)

inst_16446:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:49272*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49272*FLEN/8, x14, x11, x12)

inst_16447:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:49275*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49275*FLEN/8, x14, x11, x12)

inst_16448:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbf999999; valaddr_reg:x13; val_offset:49278*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49278*FLEN/8, x14, x11, x12)

inst_16449:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:49281*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49281*FLEN/8, x14, x11, x12)

inst_16450:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:49284*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49284*FLEN/8, x14, x11, x12)

inst_16451:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:49287*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49287*FLEN/8, x14, x11, x12)

inst_16452:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:49290*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49290*FLEN/8, x14, x11, x12)

inst_16453:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:49293*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49293*FLEN/8, x14, x11, x12)

inst_16454:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:49296*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49296*FLEN/8, x14, x11, x12)

inst_16455:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x66d758 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0df34d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ce6d758; op2val:0x820df34d;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:49299*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49299*FLEN/8, x14, x11, x12)

inst_16456:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce000000; valaddr_reg:x13; val_offset:49302*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49302*FLEN/8, x14, x11, x12)

inst_16457:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7fffff; valaddr_reg:x13; val_offset:49305*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49305*FLEN/8, x14, x11, x12)

inst_16458:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce400000; valaddr_reg:x13; val_offset:49308*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49308*FLEN/8, x14, x11, x12)

inst_16459:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce3fffff; valaddr_reg:x13; val_offset:49311*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49311*FLEN/8, x14, x11, x12)

inst_16460:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce600000; valaddr_reg:x13; val_offset:49314*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49314*FLEN/8, x14, x11, x12)

inst_16461:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce1fffff; valaddr_reg:x13; val_offset:49317*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49317*FLEN/8, x14, x11, x12)

inst_16462:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce700000; valaddr_reg:x13; val_offset:49320*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49320*FLEN/8, x14, x11, x12)

inst_16463:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce0fffff; valaddr_reg:x13; val_offset:49323*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49323*FLEN/8, x14, x11, x12)

inst_16464:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce780000; valaddr_reg:x13; val_offset:49326*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49326*FLEN/8, x14, x11, x12)

inst_16465:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce07ffff; valaddr_reg:x13; val_offset:49329*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49329*FLEN/8, x14, x11, x12)

inst_16466:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7c0000; valaddr_reg:x13; val_offset:49332*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49332*FLEN/8, x14, x11, x12)

inst_16467:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce03ffff; valaddr_reg:x13; val_offset:49335*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49335*FLEN/8, x14, x11, x12)

inst_16468:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7e0000; valaddr_reg:x13; val_offset:49338*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49338*FLEN/8, x14, x11, x12)

inst_16469:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce01ffff; valaddr_reg:x13; val_offset:49341*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49341*FLEN/8, x14, x11, x12)

inst_16470:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7f0000; valaddr_reg:x13; val_offset:49344*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49344*FLEN/8, x14, x11, x12)

inst_16471:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce00ffff; valaddr_reg:x13; val_offset:49347*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49347*FLEN/8, x14, x11, x12)

inst_16472:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7f8000; valaddr_reg:x13; val_offset:49350*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49350*FLEN/8, x14, x11, x12)

inst_16473:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce007fff; valaddr_reg:x13; val_offset:49353*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49353*FLEN/8, x14, x11, x12)

inst_16474:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7fc000; valaddr_reg:x13; val_offset:49356*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49356*FLEN/8, x14, x11, x12)

inst_16475:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce003fff; valaddr_reg:x13; val_offset:49359*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49359*FLEN/8, x14, x11, x12)

inst_16476:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7fe000; valaddr_reg:x13; val_offset:49362*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49362*FLEN/8, x14, x11, x12)

inst_16477:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce001fff; valaddr_reg:x13; val_offset:49365*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49365*FLEN/8, x14, x11, x12)

inst_16478:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ff000; valaddr_reg:x13; val_offset:49368*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49368*FLEN/8, x14, x11, x12)

inst_16479:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce000fff; valaddr_reg:x13; val_offset:49371*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49371*FLEN/8, x14, x11, x12)

inst_16480:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ff800; valaddr_reg:x13; val_offset:49374*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49374*FLEN/8, x14, x11, x12)

inst_16481:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce0007ff; valaddr_reg:x13; val_offset:49377*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49377*FLEN/8, x14, x11, x12)

inst_16482:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ffc00; valaddr_reg:x13; val_offset:49380*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49380*FLEN/8, x14, x11, x12)

inst_16483:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce0003ff; valaddr_reg:x13; val_offset:49383*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49383*FLEN/8, x14, x11, x12)

inst_16484:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ffe00; valaddr_reg:x13; val_offset:49386*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49386*FLEN/8, x14, x11, x12)

inst_16485:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce0001ff; valaddr_reg:x13; val_offset:49389*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49389*FLEN/8, x14, x11, x12)

inst_16486:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7fff00; valaddr_reg:x13; val_offset:49392*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49392*FLEN/8, x14, x11, x12)

inst_16487:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce0000ff; valaddr_reg:x13; val_offset:49395*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49395*FLEN/8, x14, x11, x12)

inst_16488:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7fff80; valaddr_reg:x13; val_offset:49398*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49398*FLEN/8, x14, x11, x12)

inst_16489:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce00007f; valaddr_reg:x13; val_offset:49401*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49401*FLEN/8, x14, x11, x12)

inst_16490:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7fffc0; valaddr_reg:x13; val_offset:49404*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49404*FLEN/8, x14, x11, x12)

inst_16491:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce00003f; valaddr_reg:x13; val_offset:49407*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49407*FLEN/8, x14, x11, x12)

inst_16492:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7fffe0; valaddr_reg:x13; val_offset:49410*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49410*FLEN/8, x14, x11, x12)

inst_16493:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce00001f; valaddr_reg:x13; val_offset:49413*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49413*FLEN/8, x14, x11, x12)

inst_16494:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ffff0; valaddr_reg:x13; val_offset:49416*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49416*FLEN/8, x14, x11, x12)

inst_16495:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce00000f; valaddr_reg:x13; val_offset:49419*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49419*FLEN/8, x14, x11, x12)

inst_16496:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ffff8; valaddr_reg:x13; val_offset:49422*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49422*FLEN/8, x14, x11, x12)

inst_16497:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce000007; valaddr_reg:x13; val_offset:49425*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49425*FLEN/8, x14, x11, x12)

inst_16498:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ffffc; valaddr_reg:x13; val_offset:49428*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49428*FLEN/8, x14, x11, x12)

inst_16499:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce000003; valaddr_reg:x13; val_offset:49431*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49431*FLEN/8, x14, x11, x12)

inst_16500:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce7ffffe; valaddr_reg:x13; val_offset:49434*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49434*FLEN/8, x14, x11, x12)

inst_16501:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xce000001; valaddr_reg:x13; val_offset:49437*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49437*FLEN/8, x14, x11, x12)

inst_16502:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:49440*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49440*FLEN/8, x14, x11, x12)

inst_16503:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbf800007; valaddr_reg:x13; val_offset:49443*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49443*FLEN/8, x14, x11, x12)

inst_16504:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:49446*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49446*FLEN/8, x14, x11, x12)

inst_16505:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbf800003; valaddr_reg:x13; val_offset:49449*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49449*FLEN/8, x14, x11, x12)

inst_16506:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:49452*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49452*FLEN/8, x14, x11, x12)

inst_16507:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbf800001; valaddr_reg:x13; val_offset:49455*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49455*FLEN/8, x14, x11, x12)

inst_16508:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:49458*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49458*FLEN/8, x14, x11, x12)

inst_16509:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:49461*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49461*FLEN/8, x14, x11, x12)

inst_16510:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbf999999; valaddr_reg:x13; val_offset:49464*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49464*FLEN/8, x14, x11, x12)

inst_16511:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:49467*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49467*FLEN/8, x14, x11, x12)

inst_16512:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:49470*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49470*FLEN/8, x14, x11, x12)

inst_16513:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:49473*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49473*FLEN/8, x14, x11, x12)

inst_16514:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:49476*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49476*FLEN/8, x14, x11, x12)

inst_16515:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:49479*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49479*FLEN/8, x14, x11, x12)

inst_16516:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:49482*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49482*FLEN/8, x14, x11, x12)

inst_16517:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3afdda and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2bcf38 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f3afdda; op2val:0x802bcf38;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:49485*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49485*FLEN/8, x14, x11, x12)

inst_16518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce800000; valaddr_reg:x13; val_offset:49488*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49488*FLEN/8, x14, x11, x12)

inst_16519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceffffff; valaddr_reg:x13; val_offset:49491*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49491*FLEN/8, x14, x11, x12)

inst_16520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcec00000; valaddr_reg:x13; val_offset:49494*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49494*FLEN/8, x14, x11, x12)

inst_16521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcebfffff; valaddr_reg:x13; val_offset:49497*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49497*FLEN/8, x14, x11, x12)

inst_16522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcee00000; valaddr_reg:x13; val_offset:49500*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49500*FLEN/8, x14, x11, x12)

inst_16523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce9fffff; valaddr_reg:x13; val_offset:49503*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49503*FLEN/8, x14, x11, x12)

inst_16524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcef00000; valaddr_reg:x13; val_offset:49506*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49506*FLEN/8, x14, x11, x12)

inst_16525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce8fffff; valaddr_reg:x13; val_offset:49509*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49509*FLEN/8, x14, x11, x12)

inst_16526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcef80000; valaddr_reg:x13; val_offset:49512*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49512*FLEN/8, x14, x11, x12)

inst_16527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce87ffff; valaddr_reg:x13; val_offset:49515*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49515*FLEN/8, x14, x11, x12)

inst_16528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefc0000; valaddr_reg:x13; val_offset:49518*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49518*FLEN/8, x14, x11, x12)

inst_16529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce83ffff; valaddr_reg:x13; val_offset:49521*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49521*FLEN/8, x14, x11, x12)

inst_16530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefe0000; valaddr_reg:x13; val_offset:49524*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49524*FLEN/8, x14, x11, x12)

inst_16531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce81ffff; valaddr_reg:x13; val_offset:49527*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49527*FLEN/8, x14, x11, x12)

inst_16532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceff0000; valaddr_reg:x13; val_offset:49530*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49530*FLEN/8, x14, x11, x12)

inst_16533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce80ffff; valaddr_reg:x13; val_offset:49533*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49533*FLEN/8, x14, x11, x12)

inst_16534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceff8000; valaddr_reg:x13; val_offset:49536*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49536*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_129)
inst_16535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce807fff; valaddr_reg:x13; val_offset:49539*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49539*FLEN/8, x14, x11, x12)

inst_16536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceffc000; valaddr_reg:x13; val_offset:49542*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49542*FLEN/8, x14, x11, x12)

inst_16537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce803fff; valaddr_reg:x13; val_offset:49545*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49545*FLEN/8, x14, x11, x12)

inst_16538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceffe000; valaddr_reg:x13; val_offset:49548*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49548*FLEN/8, x14, x11, x12)

inst_16539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce801fff; valaddr_reg:x13; val_offset:49551*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49551*FLEN/8, x14, x11, x12)

inst_16540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefff000; valaddr_reg:x13; val_offset:49554*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49554*FLEN/8, x14, x11, x12)

inst_16541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce800fff; valaddr_reg:x13; val_offset:49557*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49557*FLEN/8, x14, x11, x12)

inst_16542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefff800; valaddr_reg:x13; val_offset:49560*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49560*FLEN/8, x14, x11, x12)

inst_16543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce8007ff; valaddr_reg:x13; val_offset:49563*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49563*FLEN/8, x14, x11, x12)

inst_16544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefffc00; valaddr_reg:x13; val_offset:49566*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49566*FLEN/8, x14, x11, x12)

inst_16545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce8003ff; valaddr_reg:x13; val_offset:49569*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49569*FLEN/8, x14, x11, x12)

inst_16546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefffe00; valaddr_reg:x13; val_offset:49572*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49572*FLEN/8, x14, x11, x12)

inst_16547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce8001ff; valaddr_reg:x13; val_offset:49575*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49575*FLEN/8, x14, x11, x12)

inst_16548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceffff00; valaddr_reg:x13; val_offset:49578*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49578*FLEN/8, x14, x11, x12)

inst_16549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce8000ff; valaddr_reg:x13; val_offset:49581*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49581*FLEN/8, x14, x11, x12)

inst_16550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceffff80; valaddr_reg:x13; val_offset:49584*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49584*FLEN/8, x14, x11, x12)

inst_16551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce80007f; valaddr_reg:x13; val_offset:49587*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49587*FLEN/8, x14, x11, x12)

inst_16552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceffffc0; valaddr_reg:x13; val_offset:49590*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49590*FLEN/8, x14, x11, x12)

inst_16553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce80003f; valaddr_reg:x13; val_offset:49593*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49593*FLEN/8, x14, x11, x12)

inst_16554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xceffffe0; valaddr_reg:x13; val_offset:49596*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49596*FLEN/8, x14, x11, x12)

inst_16555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce80001f; valaddr_reg:x13; val_offset:49599*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49599*FLEN/8, x14, x11, x12)

inst_16556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefffff0; valaddr_reg:x13; val_offset:49602*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49602*FLEN/8, x14, x11, x12)

inst_16557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce80000f; valaddr_reg:x13; val_offset:49605*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49605*FLEN/8, x14, x11, x12)

inst_16558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefffff8; valaddr_reg:x13; val_offset:49608*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49608*FLEN/8, x14, x11, x12)

inst_16559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce800007; valaddr_reg:x13; val_offset:49611*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49611*FLEN/8, x14, x11, x12)

inst_16560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefffffc; valaddr_reg:x13; val_offset:49614*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49614*FLEN/8, x14, x11, x12)

inst_16561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce800003; valaddr_reg:x13; val_offset:49617*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49617*FLEN/8, x14, x11, x12)

inst_16562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xcefffffe; valaddr_reg:x13; val_offset:49620*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49620*FLEN/8, x14, x11, x12)

inst_16563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x9d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xce800001; valaddr_reg:x13; val_offset:49623*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49623*FLEN/8, x14, x11, x12)

inst_16564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:49626*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49626*FLEN/8, x14, x11, x12)

inst_16565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbf800007; valaddr_reg:x13; val_offset:49629*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49629*FLEN/8, x14, x11, x12)

inst_16566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:49632*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49632*FLEN/8, x14, x11, x12)

inst_16567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbf800003; valaddr_reg:x13; val_offset:49635*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49635*FLEN/8, x14, x11, x12)

inst_16568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:49638*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49638*FLEN/8, x14, x11, x12)

inst_16569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbf800001; valaddr_reg:x13; val_offset:49641*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49641*FLEN/8, x14, x11, x12)

inst_16570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:49644*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49644*FLEN/8, x14, x11, x12)

inst_16571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:49647*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49647*FLEN/8, x14, x11, x12)

inst_16572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbf999999; valaddr_reg:x13; val_offset:49650*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49650*FLEN/8, x14, x11, x12)

inst_16573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:49653*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49653*FLEN/8, x14, x11, x12)

inst_16574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:49656*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49656*FLEN/8, x14, x11, x12)

inst_16575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:49659*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49659*FLEN/8, x14, x11, x12)

inst_16576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:49662*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49662*FLEN/8, x14, x11, x12)

inst_16577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:49665*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49665*FLEN/8, x14, x11, x12)

inst_16578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:49668*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49668*FLEN/8, x14, x11, x12)

inst_16579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15fcf4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x6d3c3e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e95fcf4; op2val:0x806d3c3e;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:49671*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49671*FLEN/8, x14, x11, x12)

inst_16580:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf000000; valaddr_reg:x13; val_offset:49674*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49674*FLEN/8, x14, x11, x12)

inst_16581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7fffff; valaddr_reg:x13; val_offset:49677*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49677*FLEN/8, x14, x11, x12)

inst_16582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf400000; valaddr_reg:x13; val_offset:49680*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49680*FLEN/8, x14, x11, x12)

inst_16583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf3fffff; valaddr_reg:x13; val_offset:49683*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49683*FLEN/8, x14, x11, x12)

inst_16584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf600000; valaddr_reg:x13; val_offset:49686*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49686*FLEN/8, x14, x11, x12)

inst_16585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf1fffff; valaddr_reg:x13; val_offset:49689*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49689*FLEN/8, x14, x11, x12)

inst_16586:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf700000; valaddr_reg:x13; val_offset:49692*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49692*FLEN/8, x14, x11, x12)

inst_16587:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf0fffff; valaddr_reg:x13; val_offset:49695*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49695*FLEN/8, x14, x11, x12)

inst_16588:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf780000; valaddr_reg:x13; val_offset:49698*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49698*FLEN/8, x14, x11, x12)

inst_16589:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf07ffff; valaddr_reg:x13; val_offset:49701*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49701*FLEN/8, x14, x11, x12)

inst_16590:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7c0000; valaddr_reg:x13; val_offset:49704*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49704*FLEN/8, x14, x11, x12)

inst_16591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf03ffff; valaddr_reg:x13; val_offset:49707*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49707*FLEN/8, x14, x11, x12)

inst_16592:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7e0000; valaddr_reg:x13; val_offset:49710*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49710*FLEN/8, x14, x11, x12)

inst_16593:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf01ffff; valaddr_reg:x13; val_offset:49713*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49713*FLEN/8, x14, x11, x12)

inst_16594:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7f0000; valaddr_reg:x13; val_offset:49716*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49716*FLEN/8, x14, x11, x12)

inst_16595:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf00ffff; valaddr_reg:x13; val_offset:49719*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49719*FLEN/8, x14, x11, x12)

inst_16596:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7f8000; valaddr_reg:x13; val_offset:49722*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49722*FLEN/8, x14, x11, x12)

inst_16597:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf007fff; valaddr_reg:x13; val_offset:49725*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49725*FLEN/8, x14, x11, x12)

inst_16598:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7fc000; valaddr_reg:x13; val_offset:49728*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49728*FLEN/8, x14, x11, x12)

inst_16599:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf003fff; valaddr_reg:x13; val_offset:49731*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49731*FLEN/8, x14, x11, x12)

inst_16600:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7fe000; valaddr_reg:x13; val_offset:49734*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49734*FLEN/8, x14, x11, x12)

inst_16601:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf001fff; valaddr_reg:x13; val_offset:49737*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49737*FLEN/8, x14, x11, x12)

inst_16602:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ff000; valaddr_reg:x13; val_offset:49740*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49740*FLEN/8, x14, x11, x12)

inst_16603:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf000fff; valaddr_reg:x13; val_offset:49743*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49743*FLEN/8, x14, x11, x12)

inst_16604:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ff800; valaddr_reg:x13; val_offset:49746*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49746*FLEN/8, x14, x11, x12)

inst_16605:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf0007ff; valaddr_reg:x13; val_offset:49749*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49749*FLEN/8, x14, x11, x12)

inst_16606:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ffc00; valaddr_reg:x13; val_offset:49752*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49752*FLEN/8, x14, x11, x12)

inst_16607:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf0003ff; valaddr_reg:x13; val_offset:49755*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49755*FLEN/8, x14, x11, x12)

inst_16608:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ffe00; valaddr_reg:x13; val_offset:49758*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49758*FLEN/8, x14, x11, x12)

inst_16609:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf0001ff; valaddr_reg:x13; val_offset:49761*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49761*FLEN/8, x14, x11, x12)

inst_16610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7fff00; valaddr_reg:x13; val_offset:49764*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49764*FLEN/8, x14, x11, x12)

inst_16611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf0000ff; valaddr_reg:x13; val_offset:49767*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49767*FLEN/8, x14, x11, x12)

inst_16612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7fff80; valaddr_reg:x13; val_offset:49770*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49770*FLEN/8, x14, x11, x12)

inst_16613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf00007f; valaddr_reg:x13; val_offset:49773*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49773*FLEN/8, x14, x11, x12)

inst_16614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7fffc0; valaddr_reg:x13; val_offset:49776*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49776*FLEN/8, x14, x11, x12)

inst_16615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf00003f; valaddr_reg:x13; val_offset:49779*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49779*FLEN/8, x14, x11, x12)

inst_16616:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7fffe0; valaddr_reg:x13; val_offset:49782*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49782*FLEN/8, x14, x11, x12)

inst_16617:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf00001f; valaddr_reg:x13; val_offset:49785*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49785*FLEN/8, x14, x11, x12)

inst_16618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ffff0; valaddr_reg:x13; val_offset:49788*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49788*FLEN/8, x14, x11, x12)

inst_16619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf00000f; valaddr_reg:x13; val_offset:49791*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49791*FLEN/8, x14, x11, x12)

inst_16620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ffff8; valaddr_reg:x13; val_offset:49794*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49794*FLEN/8, x14, x11, x12)

inst_16621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf000007; valaddr_reg:x13; val_offset:49797*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49797*FLEN/8, x14, x11, x12)

inst_16622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ffffc; valaddr_reg:x13; val_offset:49800*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49800*FLEN/8, x14, x11, x12)

inst_16623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf000003; valaddr_reg:x13; val_offset:49803*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49803*FLEN/8, x14, x11, x12)

inst_16624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf7ffffe; valaddr_reg:x13; val_offset:49806*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49806*FLEN/8, x14, x11, x12)

inst_16625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x9e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xcf000001; valaddr_reg:x13; val_offset:49809*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49809*FLEN/8, x14, x11, x12)

inst_16626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:49812*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49812*FLEN/8, x14, x11, x12)

inst_16627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbf800007; valaddr_reg:x13; val_offset:49815*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49815*FLEN/8, x14, x11, x12)

inst_16628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:49818*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49818*FLEN/8, x14, x11, x12)

inst_16629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbf800003; valaddr_reg:x13; val_offset:49821*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49821*FLEN/8, x14, x11, x12)

inst_16630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:49824*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49824*FLEN/8, x14, x11, x12)

inst_16631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbf800001; valaddr_reg:x13; val_offset:49827*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49827*FLEN/8, x14, x11, x12)

inst_16632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:49830*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49830*FLEN/8, x14, x11, x12)

inst_16633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:49833*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49833*FLEN/8, x14, x11, x12)

inst_16634:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbf999999; valaddr_reg:x13; val_offset:49836*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49836*FLEN/8, x14, x11, x12)

inst_16635:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:49839*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49839*FLEN/8, x14, x11, x12)

inst_16636:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:49842*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49842*FLEN/8, x14, x11, x12)

inst_16637:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:49845*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49845*FLEN/8, x14, x11, x12)

inst_16638:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:49848*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49848*FLEN/8, x14, x11, x12)

inst_16639:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:49851*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49851*FLEN/8, x14, x11, x12)

inst_16640:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:49854*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49854*FLEN/8, x14, x11, x12)

inst_16641:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x08036e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c3ab7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f08036e; op2val:0x803c3ab7;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:49857*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49857*FLEN/8, x14, x11, x12)

inst_16642:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf800000; valaddr_reg:x13; val_offset:49860*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49860*FLEN/8, x14, x11, x12)

inst_16643:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfffffff; valaddr_reg:x13; val_offset:49863*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49863*FLEN/8, x14, x11, x12)

inst_16644:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfc00000; valaddr_reg:x13; val_offset:49866*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49866*FLEN/8, x14, x11, x12)

inst_16645:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfbfffff; valaddr_reg:x13; val_offset:49869*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49869*FLEN/8, x14, x11, x12)

inst_16646:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfe00000; valaddr_reg:x13; val_offset:49872*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49872*FLEN/8, x14, x11, x12)

inst_16647:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf9fffff; valaddr_reg:x13; val_offset:49875*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49875*FLEN/8, x14, x11, x12)

inst_16648:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcff00000; valaddr_reg:x13; val_offset:49878*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49878*FLEN/8, x14, x11, x12)

inst_16649:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf8fffff; valaddr_reg:x13; val_offset:49881*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49881*FLEN/8, x14, x11, x12)

inst_16650:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcff80000; valaddr_reg:x13; val_offset:49884*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49884*FLEN/8, x14, x11, x12)

inst_16651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf87ffff; valaddr_reg:x13; val_offset:49887*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49887*FLEN/8, x14, x11, x12)

inst_16652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffc0000; valaddr_reg:x13; val_offset:49890*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49890*FLEN/8, x14, x11, x12)

inst_16653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf83ffff; valaddr_reg:x13; val_offset:49893*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49893*FLEN/8, x14, x11, x12)

inst_16654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffe0000; valaddr_reg:x13; val_offset:49896*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49896*FLEN/8, x14, x11, x12)

inst_16655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf81ffff; valaddr_reg:x13; val_offset:49899*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49899*FLEN/8, x14, x11, x12)

inst_16656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfff0000; valaddr_reg:x13; val_offset:49902*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49902*FLEN/8, x14, x11, x12)

inst_16657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf80ffff; valaddr_reg:x13; val_offset:49905*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49905*FLEN/8, x14, x11, x12)

inst_16658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfff8000; valaddr_reg:x13; val_offset:49908*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49908*FLEN/8, x14, x11, x12)

inst_16659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf807fff; valaddr_reg:x13; val_offset:49911*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49911*FLEN/8, x14, x11, x12)

inst_16660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfffc000; valaddr_reg:x13; val_offset:49914*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49914*FLEN/8, x14, x11, x12)

inst_16661:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf803fff; valaddr_reg:x13; val_offset:49917*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49917*FLEN/8, x14, x11, x12)

inst_16662:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfffe000; valaddr_reg:x13; val_offset:49920*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49920*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_130)
inst_16663:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf801fff; valaddr_reg:x13; val_offset:49923*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49923*FLEN/8, x14, x11, x12)

inst_16664:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffff000; valaddr_reg:x13; val_offset:49926*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49926*FLEN/8, x14, x11, x12)

inst_16665:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf800fff; valaddr_reg:x13; val_offset:49929*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49929*FLEN/8, x14, x11, x12)

inst_16666:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffff800; valaddr_reg:x13; val_offset:49932*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49932*FLEN/8, x14, x11, x12)

inst_16667:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf8007ff; valaddr_reg:x13; val_offset:49935*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49935*FLEN/8, x14, x11, x12)

inst_16668:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffffc00; valaddr_reg:x13; val_offset:49938*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49938*FLEN/8, x14, x11, x12)

inst_16669:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf8003ff; valaddr_reg:x13; val_offset:49941*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49941*FLEN/8, x14, x11, x12)

inst_16670:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffffe00; valaddr_reg:x13; val_offset:49944*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49944*FLEN/8, x14, x11, x12)

inst_16671:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf8001ff; valaddr_reg:x13; val_offset:49947*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49947*FLEN/8, x14, x11, x12)

inst_16672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfffff00; valaddr_reg:x13; val_offset:49950*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49950*FLEN/8, x14, x11, x12)

inst_16673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf8000ff; valaddr_reg:x13; val_offset:49953*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49953*FLEN/8, x14, x11, x12)

inst_16674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfffff80; valaddr_reg:x13; val_offset:49956*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49956*FLEN/8, x14, x11, x12)

inst_16675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf80007f; valaddr_reg:x13; val_offset:49959*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49959*FLEN/8, x14, x11, x12)

inst_16676:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfffffc0; valaddr_reg:x13; val_offset:49962*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49962*FLEN/8, x14, x11, x12)

inst_16677:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf80003f; valaddr_reg:x13; val_offset:49965*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49965*FLEN/8, x14, x11, x12)

inst_16678:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcfffffe0; valaddr_reg:x13; val_offset:49968*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49968*FLEN/8, x14, x11, x12)

inst_16679:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf80001f; valaddr_reg:x13; val_offset:49971*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49971*FLEN/8, x14, x11, x12)

inst_16680:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffffff0; valaddr_reg:x13; val_offset:49974*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49974*FLEN/8, x14, x11, x12)

inst_16681:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf80000f; valaddr_reg:x13; val_offset:49977*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49977*FLEN/8, x14, x11, x12)

inst_16682:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffffff8; valaddr_reg:x13; val_offset:49980*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49980*FLEN/8, x14, x11, x12)

inst_16683:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf800007; valaddr_reg:x13; val_offset:49983*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49983*FLEN/8, x14, x11, x12)

inst_16684:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffffffc; valaddr_reg:x13; val_offset:49986*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49986*FLEN/8, x14, x11, x12)

inst_16685:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf800003; valaddr_reg:x13; val_offset:49989*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49989*FLEN/8, x14, x11, x12)

inst_16686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcffffffe; valaddr_reg:x13; val_offset:49992*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49992*FLEN/8, x14, x11, x12)

inst_16687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x9f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xcf800001; valaddr_reg:x13; val_offset:49995*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49995*FLEN/8, x14, x11, x12)

inst_16688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:49998*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 49998*FLEN/8, x14, x11, x12)

inst_16689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbf800007; valaddr_reg:x13; val_offset:50001*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50001*FLEN/8, x14, x11, x12)

inst_16690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:50004*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50004*FLEN/8, x14, x11, x12)

inst_16691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbf800003; valaddr_reg:x13; val_offset:50007*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50007*FLEN/8, x14, x11, x12)

inst_16692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:50010*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50010*FLEN/8, x14, x11, x12)

inst_16693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbf800001; valaddr_reg:x13; val_offset:50013*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50013*FLEN/8, x14, x11, x12)

inst_16694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:50016*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50016*FLEN/8, x14, x11, x12)

inst_16695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:50019*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50019*FLEN/8, x14, x11, x12)

inst_16696:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbf999999; valaddr_reg:x13; val_offset:50022*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50022*FLEN/8, x14, x11, x12)

inst_16697:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:50025*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50025*FLEN/8, x14, x11, x12)

inst_16698:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:50028*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50028*FLEN/8, x14, x11, x12)

inst_16699:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:50031*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50031*FLEN/8, x14, x11, x12)

inst_16700:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:50034*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50034*FLEN/8, x14, x11, x12)

inst_16701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:50037*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50037*FLEN/8, x14, x11, x12)

inst_16702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:50040*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50040*FLEN/8, x14, x11, x12)

inst_16703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x29f337 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3033d0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f29f337; op2val:0x803033d0;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:50043*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50043*FLEN/8, x14, x11, x12)

inst_16704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x1; valaddr_reg:x13; val_offset:50046*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50046*FLEN/8, x14, x11, x12)

inst_16705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x0; valaddr_reg:x13; val_offset:50049*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50049*FLEN/8, x14, x11, x12)

inst_16706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fffff; valaddr_reg:x13; val_offset:50052*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50052*FLEN/8, x14, x11, x12)

inst_16707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x400000; valaddr_reg:x13; val_offset:50055*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50055*FLEN/8, x14, x11, x12)

inst_16708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x3fffff; valaddr_reg:x13; val_offset:50058*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50058*FLEN/8, x14, x11, x12)

inst_16709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x600000; valaddr_reg:x13; val_offset:50061*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50061*FLEN/8, x14, x11, x12)

inst_16710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x1fffff; valaddr_reg:x13; val_offset:50064*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50064*FLEN/8, x14, x11, x12)

inst_16711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x700000; valaddr_reg:x13; val_offset:50067*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50067*FLEN/8, x14, x11, x12)

inst_16712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0xfffff; valaddr_reg:x13; val_offset:50070*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50070*FLEN/8, x14, x11, x12)

inst_16713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x780000; valaddr_reg:x13; val_offset:50073*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50073*FLEN/8, x14, x11, x12)

inst_16714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ffff; valaddr_reg:x13; val_offset:50076*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50076*FLEN/8, x14, x11, x12)

inst_16715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7c0000; valaddr_reg:x13; val_offset:50079*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50079*FLEN/8, x14, x11, x12)

inst_16716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x3ffff; valaddr_reg:x13; val_offset:50082*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50082*FLEN/8, x14, x11, x12)

inst_16717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7e0000; valaddr_reg:x13; val_offset:50085*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50085*FLEN/8, x14, x11, x12)

inst_16718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x1ffff; valaddr_reg:x13; val_offset:50088*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50088*FLEN/8, x14, x11, x12)

inst_16719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7f0000; valaddr_reg:x13; val_offset:50091*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50091*FLEN/8, x14, x11, x12)

inst_16720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0xffff; valaddr_reg:x13; val_offset:50094*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50094*FLEN/8, x14, x11, x12)

inst_16721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7f8000; valaddr_reg:x13; val_offset:50097*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50097*FLEN/8, x14, x11, x12)

inst_16722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fff; valaddr_reg:x13; val_offset:50100*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50100*FLEN/8, x14, x11, x12)

inst_16723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fc000; valaddr_reg:x13; val_offset:50103*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50103*FLEN/8, x14, x11, x12)

inst_16724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x3fff; valaddr_reg:x13; val_offset:50106*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50106*FLEN/8, x14, x11, x12)

inst_16725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fe000; valaddr_reg:x13; val_offset:50109*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50109*FLEN/8, x14, x11, x12)

inst_16726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x1fff; valaddr_reg:x13; val_offset:50112*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50112*FLEN/8, x14, x11, x12)

inst_16727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ff000; valaddr_reg:x13; val_offset:50115*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50115*FLEN/8, x14, x11, x12)

inst_16728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0xfff; valaddr_reg:x13; val_offset:50118*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50118*FLEN/8, x14, x11, x12)

inst_16729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ff800; valaddr_reg:x13; val_offset:50121*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50121*FLEN/8, x14, x11, x12)

inst_16730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ff; valaddr_reg:x13; val_offset:50124*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50124*FLEN/8, x14, x11, x12)

inst_16731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ffc00; valaddr_reg:x13; val_offset:50127*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50127*FLEN/8, x14, x11, x12)

inst_16732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x3ff; valaddr_reg:x13; val_offset:50130*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50130*FLEN/8, x14, x11, x12)

inst_16733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ffe00; valaddr_reg:x13; val_offset:50133*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50133*FLEN/8, x14, x11, x12)

inst_16734:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x1ff; valaddr_reg:x13; val_offset:50136*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50136*FLEN/8, x14, x11, x12)

inst_16735:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fff00; valaddr_reg:x13; val_offset:50139*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50139*FLEN/8, x14, x11, x12)

inst_16736:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0xff; valaddr_reg:x13; val_offset:50142*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50142*FLEN/8, x14, x11, x12)

inst_16737:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fff80; valaddr_reg:x13; val_offset:50145*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50145*FLEN/8, x14, x11, x12)

inst_16738:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7f; valaddr_reg:x13; val_offset:50148*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50148*FLEN/8, x14, x11, x12)

inst_16739:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fffc0; valaddr_reg:x13; val_offset:50151*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50151*FLEN/8, x14, x11, x12)

inst_16740:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x3f; valaddr_reg:x13; val_offset:50154*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50154*FLEN/8, x14, x11, x12)

inst_16741:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7fffe0; valaddr_reg:x13; val_offset:50157*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50157*FLEN/8, x14, x11, x12)

inst_16742:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x1f; valaddr_reg:x13; val_offset:50160*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50160*FLEN/8, x14, x11, x12)

inst_16743:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ffff0; valaddr_reg:x13; val_offset:50163*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50163*FLEN/8, x14, x11, x12)

inst_16744:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0xf; valaddr_reg:x13; val_offset:50166*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50166*FLEN/8, x14, x11, x12)

inst_16745:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x13; val_offset:50169*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50169*FLEN/8, x14, x11, x12)

inst_16746:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7; valaddr_reg:x13; val_offset:50172*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50172*FLEN/8, x14, x11, x12)

inst_16747:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x13; val_offset:50175*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50175*FLEN/8, x14, x11, x12)

inst_16748:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x3; valaddr_reg:x13; val_offset:50178*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50178*FLEN/8, x14, x11, x12)

inst_16749:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x13; val_offset:50181*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50181*FLEN/8, x14, x11, x12)

inst_16750:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x13; val_offset:50184*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50184*FLEN/8, x14, x11, x12)

inst_16751:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x13; val_offset:50187*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50187*FLEN/8, x14, x11, x12)

inst_16752:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x199999; valaddr_reg:x13; val_offset:50190*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50190*FLEN/8, x14, x11, x12)

inst_16753:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x666666; valaddr_reg:x13; val_offset:50193*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50193*FLEN/8, x14, x11, x12)

inst_16754:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x13; val_offset:50196*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50196*FLEN/8, x14, x11, x12)

inst_16755:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x444444; valaddr_reg:x13; val_offset:50199*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50199*FLEN/8, x14, x11, x12)

inst_16756:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x249249; valaddr_reg:x13; val_offset:50202*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50202*FLEN/8, x14, x11, x12)

inst_16757:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x13; val_offset:50205*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50205*FLEN/8, x14, x11, x12)

inst_16758:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x333333; valaddr_reg:x13; val_offset:50208*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50208*FLEN/8, x14, x11, x12)

inst_16759:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7cfd8d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7cfd8d; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x13; val_offset:50211*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50211*FLEN/8, x14, x11, x12)

inst_16760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26800001; valaddr_reg:x13; val_offset:50214*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50214*FLEN/8, x14, x11, x12)

inst_16761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26800000; valaddr_reg:x13; val_offset:50217*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50217*FLEN/8, x14, x11, x12)

inst_16762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ffffff; valaddr_reg:x13; val_offset:50220*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50220*FLEN/8, x14, x11, x12)

inst_16763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26c00000; valaddr_reg:x13; val_offset:50223*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50223*FLEN/8, x14, x11, x12)

inst_16764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26bfffff; valaddr_reg:x13; val_offset:50226*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50226*FLEN/8, x14, x11, x12)

inst_16765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26e00000; valaddr_reg:x13; val_offset:50229*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50229*FLEN/8, x14, x11, x12)

inst_16766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x269fffff; valaddr_reg:x13; val_offset:50232*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50232*FLEN/8, x14, x11, x12)

inst_16767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26f00000; valaddr_reg:x13; val_offset:50235*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50235*FLEN/8, x14, x11, x12)

inst_16768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x268fffff; valaddr_reg:x13; val_offset:50238*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50238*FLEN/8, x14, x11, x12)

inst_16769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26f80000; valaddr_reg:x13; val_offset:50241*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50241*FLEN/8, x14, x11, x12)

inst_16770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2687ffff; valaddr_reg:x13; val_offset:50244*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50244*FLEN/8, x14, x11, x12)

inst_16771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fc0000; valaddr_reg:x13; val_offset:50247*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50247*FLEN/8, x14, x11, x12)

inst_16772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2683ffff; valaddr_reg:x13; val_offset:50250*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50250*FLEN/8, x14, x11, x12)

inst_16773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fe0000; valaddr_reg:x13; val_offset:50253*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50253*FLEN/8, x14, x11, x12)

inst_16774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2681ffff; valaddr_reg:x13; val_offset:50256*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50256*FLEN/8, x14, x11, x12)

inst_16775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ff0000; valaddr_reg:x13; val_offset:50259*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50259*FLEN/8, x14, x11, x12)

inst_16776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2680ffff; valaddr_reg:x13; val_offset:50262*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50262*FLEN/8, x14, x11, x12)

inst_16777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ff8000; valaddr_reg:x13; val_offset:50265*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50265*FLEN/8, x14, x11, x12)

inst_16778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26807fff; valaddr_reg:x13; val_offset:50268*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50268*FLEN/8, x14, x11, x12)

inst_16779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ffc000; valaddr_reg:x13; val_offset:50271*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50271*FLEN/8, x14, x11, x12)

inst_16780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26803fff; valaddr_reg:x13; val_offset:50274*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50274*FLEN/8, x14, x11, x12)

inst_16781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ffe000; valaddr_reg:x13; val_offset:50277*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50277*FLEN/8, x14, x11, x12)

inst_16782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26801fff; valaddr_reg:x13; val_offset:50280*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50280*FLEN/8, x14, x11, x12)

inst_16783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fff000; valaddr_reg:x13; val_offset:50283*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50283*FLEN/8, x14, x11, x12)

inst_16784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26800fff; valaddr_reg:x13; val_offset:50286*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50286*FLEN/8, x14, x11, x12)

inst_16785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fff800; valaddr_reg:x13; val_offset:50289*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50289*FLEN/8, x14, x11, x12)

inst_16786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x268007ff; valaddr_reg:x13; val_offset:50292*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50292*FLEN/8, x14, x11, x12)

inst_16787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fffc00; valaddr_reg:x13; val_offset:50295*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50295*FLEN/8, x14, x11, x12)

inst_16788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x268003ff; valaddr_reg:x13; val_offset:50298*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50298*FLEN/8, x14, x11, x12)

inst_16789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fffe00; valaddr_reg:x13; val_offset:50301*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50301*FLEN/8, x14, x11, x12)

inst_16790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x268001ff; valaddr_reg:x13; val_offset:50304*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50304*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_131)
inst_16791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ffff00; valaddr_reg:x13; val_offset:50307*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50307*FLEN/8, x14, x11, x12)

inst_16792:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x268000ff; valaddr_reg:x13; val_offset:50310*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50310*FLEN/8, x14, x11, x12)

inst_16793:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ffff80; valaddr_reg:x13; val_offset:50313*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50313*FLEN/8, x14, x11, x12)

inst_16794:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2680007f; valaddr_reg:x13; val_offset:50316*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50316*FLEN/8, x14, x11, x12)

inst_16795:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ffffc0; valaddr_reg:x13; val_offset:50319*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50319*FLEN/8, x14, x11, x12)

inst_16796:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2680003f; valaddr_reg:x13; val_offset:50322*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50322*FLEN/8, x14, x11, x12)

inst_16797:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26ffffe0; valaddr_reg:x13; val_offset:50325*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50325*FLEN/8, x14, x11, x12)

inst_16798:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2680001f; valaddr_reg:x13; val_offset:50328*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50328*FLEN/8, x14, x11, x12)

inst_16799:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fffff0; valaddr_reg:x13; val_offset:50331*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50331*FLEN/8, x14, x11, x12)

inst_16800:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x2680000f; valaddr_reg:x13; val_offset:50334*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50334*FLEN/8, x14, x11, x12)

inst_16801:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fffff8; valaddr_reg:x13; val_offset:50337*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50337*FLEN/8, x14, x11, x12)

inst_16802:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26800007; valaddr_reg:x13; val_offset:50340*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50340*FLEN/8, x14, x11, x12)

inst_16803:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fffffc; valaddr_reg:x13; val_offset:50343*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50343*FLEN/8, x14, x11, x12)

inst_16804:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26800003; valaddr_reg:x13; val_offset:50346*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50346*FLEN/8, x14, x11, x12)

inst_16805:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x26fffffe; valaddr_reg:x13; val_offset:50349*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50349*FLEN/8, x14, x11, x12)

inst_16806:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x13; val_offset:50352*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50352*FLEN/8, x14, x11, x12)

inst_16807:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x7; valaddr_reg:x13; val_offset:50355*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50355*FLEN/8, x14, x11, x12)

inst_16808:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x13; val_offset:50358*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50358*FLEN/8, x14, x11, x12)

inst_16809:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x3; valaddr_reg:x13; val_offset:50361*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50361*FLEN/8, x14, x11, x12)

inst_16810:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x13; val_offset:50364*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50364*FLEN/8, x14, x11, x12)

inst_16811:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x1; valaddr_reg:x13; val_offset:50367*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50367*FLEN/8, x14, x11, x12)

inst_16812:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x13; val_offset:50370*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50370*FLEN/8, x14, x11, x12)

inst_16813:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x13; val_offset:50373*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50373*FLEN/8, x14, x11, x12)

inst_16814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x199999; valaddr_reg:x13; val_offset:50376*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50376*FLEN/8, x14, x11, x12)

inst_16815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x666666; valaddr_reg:x13; val_offset:50379*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50379*FLEN/8, x14, x11, x12)

inst_16816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x13; val_offset:50382*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50382*FLEN/8, x14, x11, x12)

inst_16817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x444444; valaddr_reg:x13; val_offset:50385*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50385*FLEN/8, x14, x11, x12)

inst_16818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x249249; valaddr_reg:x13; val_offset:50388*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50388*FLEN/8, x14, x11, x12)

inst_16819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x13; val_offset:50391*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50391*FLEN/8, x14, x11, x12)

inst_16820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x333333; valaddr_reg:x13; val_offset:50394*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50394*FLEN/8, x14, x11, x12)

inst_16821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4936c7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ec936c7; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x13; val_offset:50397*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50397*FLEN/8, x14, x11, x12)

inst_16822:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x1; valaddr_reg:x13; val_offset:50400*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50400*FLEN/8, x14, x11, x12)

inst_16823:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x0; valaddr_reg:x13; val_offset:50403*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50403*FLEN/8, x14, x11, x12)

inst_16824:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x7fffff; valaddr_reg:x13; val_offset:50406*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50406*FLEN/8, x14, x11, x12)

inst_16825:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x400000; valaddr_reg:x13; val_offset:50409*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50409*FLEN/8, x14, x11, x12)

inst_16826:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x3fffff; valaddr_reg:x13; val_offset:50412*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50412*FLEN/8, x14, x11, x12)

inst_16827:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x600000; valaddr_reg:x13; val_offset:50415*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50415*FLEN/8, x14, x11, x12)

inst_16828:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x1fffff; valaddr_reg:x13; val_offset:50418*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50418*FLEN/8, x14, x11, x12)

inst_16829:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x700000; valaddr_reg:x13; val_offset:50421*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50421*FLEN/8, x14, x11, x12)

inst_16830:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0xfffff; valaddr_reg:x13; val_offset:50424*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50424*FLEN/8, x14, x11, x12)

inst_16831:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x780000; valaddr_reg:x13; val_offset:50427*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50427*FLEN/8, x14, x11, x12)

inst_16832:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c23d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dac23d1; op2val:0x0;
op3val:0x7ffff; valaddr_reg:x13; val_offset:50430*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 50430*FLEN/8, x14, x11, x12)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3405774879,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3414163440,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3405774863,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3414163448,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3405774855,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3414163452,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3405774851,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3414163454,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3405774849,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133619855,32,FLEN)
NAN_BOXED(2150596749,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163456,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422552063,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3418357760,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3418357759,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3420454912,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3416260607,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3421503488,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3415212031,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422027776,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414687743,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422289920,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414425599,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422420992,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414294527,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422486528,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414228991,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422519296,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414196223,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422535680,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414179839,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422543872,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414171647,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422547968,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414167551,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422550016,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414165503,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422551040,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414164479,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422551552,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163967,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422551808,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163711,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422551936,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163583,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422552000,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163519,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422552032,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163487,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422552048,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163471,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422552056,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163463,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422552060,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163459,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3422552062,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3414163457,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2132366166,32,FLEN)
NAN_BOXED(2150985158,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552064,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940671,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3426746368,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3426746367,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3428843520,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3424649215,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3429892096,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3423600639,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430416384,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3423076351,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430678528,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422814207,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430809600,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422683135,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430875136,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422617599,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430907904,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422584831,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430924288,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422568447,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430932480,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422560255,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430936576,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422556159,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430938624,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422554111,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430939648,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422553087,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940160,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552575,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940416,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552319,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940544,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552191,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940608,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552127,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940640,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552095,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940656,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552079,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940664,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552071,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940668,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552067,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3430940670,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3422552065,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133785462,32,FLEN)
NAN_BOXED(2150551792,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940672,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329279,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3435134976,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3435134975,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3437232128,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3433037823,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3438280704,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3431989247,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3438804992,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3431464959,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439067136,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3431202815,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439198208,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3431071743,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439263744,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3431006207,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439296512,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430973439,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439312896,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430957055,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439321088,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430948863,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439325184,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430944767,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439327232,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430942719,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439328256,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430941695,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439328768,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430941183,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329024,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940927,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329152,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940799,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329216,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940735,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329248,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940703,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329264,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940687,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329272,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940679,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329276,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940675,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3439329278,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3430940673,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2130891250,32,FLEN)
NAN_BOXED(2151587534,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329280,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717887,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3443523584,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3443523583,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3445620736,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3441426431,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3446669312,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3440377855,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447193600,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439853567,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447455744,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439591423,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447586816,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439460351,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447652352,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439394815,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447685120,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439362047,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447701504,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439345663,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447709696,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439337471,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447713792,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439333375,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447715840,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439331327,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447716864,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439330303,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717376,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329791,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717632,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329535,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717760,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329407,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717824,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329343,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717856,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329311,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717872,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329295,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717880,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329287,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717884,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329283,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3447717886,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3439329281,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2132507598,32,FLEN)
NAN_BOXED(2150936557,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447717888,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106495,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3451912192,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3451912191,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3454009344,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3449815039,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3455057920,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3448766463,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3455582208,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3448242175,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3455844352,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447980031,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3455975424,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447848959,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456040960,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447783423,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456073728,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447750655,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456090112,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447734271,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456098304,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447726079,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456102400,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447721983,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456104448,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447719935,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456105472,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447718911,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456105984,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447718399,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106240,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447718143,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106368,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447718015,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106432,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447717951,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106464,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447717919,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106480,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447717903,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106488,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447717895,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106492,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447717891,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3456106494,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3447717889,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2095503192,32,FLEN)
NAN_BOXED(2181952333,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106496,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464495103,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3460300800,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3460300799,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3462397952,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3458203647,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3463446528,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3457155071,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3463970816,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456630783,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464232960,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456368639,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464364032,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456237567,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464429568,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456172031,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464462336,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456139263,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464478720,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456122879,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464486912,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456114687,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464491008,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456110591,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464493056,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456108543,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464494080,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456107519,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464494592,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456107007,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464494848,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106751,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464494976,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106623,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464495040,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106559,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464495072,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106527,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464495088,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106511,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464495096,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106503,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464495100,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106499,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3464495102,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3456106497,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2134572506,32,FLEN)
NAN_BOXED(2150354744,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495104,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883711,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3468689408,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3468689407,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3470786560,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3466592255,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3471835136,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3465543679,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472359424,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3465019391,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472621568,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464757247,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472752640,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464626175,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472818176,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464560639,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472850944,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464527871,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472867328,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464511487,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472875520,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464503295,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472879616,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464499199,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472881664,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464497151,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472882688,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464496127,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883200,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495615,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883456,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495359,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883584,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495231,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883648,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495167,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883680,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495135,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883696,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495119,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883704,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495111,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883708,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495107,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3472883710,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3464495105,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2123758836,32,FLEN)
NAN_BOXED(2154642494,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883712,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272319,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3477078016,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3477078015,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3479175168,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3474980863,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3480223744,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3473932287,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3480748032,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3473407999,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481010176,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3473145855,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481141248,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3473014783,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481206784,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472949247,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481239552,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472916479,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481255936,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472900095,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481264128,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472891903,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481268224,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472887807,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481270272,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472885759,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481271296,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472884735,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481271808,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472884223,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272064,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883967,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272192,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883839,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272256,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883775,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272288,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883743,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272304,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883727,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272312,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883719,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272316,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883715,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3481272318,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3472883713,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2131231598,32,FLEN)
NAN_BOXED(2151430839,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272320,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660927,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3485466624,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3485466623,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3487563776,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3483369471,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3488612352,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3482320895,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489136640,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481796607,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489398784,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481534463,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489529856,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481403391,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489595392,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481337855,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489628160,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481305087,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489644544,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481288703,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489652736,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481280511,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489656832,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481276415,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489658880,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481274367,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489659904,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481273343,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660416,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272831,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660672,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272575,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660800,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272447,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660864,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272383,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660896,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272351,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660912,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272335,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660920,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272327,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660924,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272323,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3489660926,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3481272321,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133455671,32,FLEN)
NAN_BOXED(2150642640,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388607,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194304,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194303,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6291456,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2097151,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7340032,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1048575,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7864320,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(524287,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8126464,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(262143,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8257536,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(131071,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8323072,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65535,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8355840,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32767,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8372224,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16383,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8380416,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8191,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8384512,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4095,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8386560,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2047,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8387584,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1023,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388096,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(511,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388352,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388480,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388544,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(63,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388576,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388592,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2122120589,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922817,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922816,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311423,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(650117120,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(650117119,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(652214272,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(648019967,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(653262848,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(646971391,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(653787136,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(646447103,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654049280,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(646184959,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654180352,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(646053887,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654245888,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645988351,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654278656,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645955583,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654295040,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645939199,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654303232,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645931007,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654307328,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645926911,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654309376,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645924863,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654310400,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645923839,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654310912,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645923327,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311168,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645923071,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311296,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922943,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311360,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922879,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311392,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922847,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311408,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922831,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311416,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922823,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311420,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(645922819,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(654311422,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2127115975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388607,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194304,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194303,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6291456,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2097151,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7340032,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1048575,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7864320,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(524287,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8126464,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(262143,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8257536,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(131071,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8323072,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65535,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8355840,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32767,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8372224,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16383,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8380416,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8191,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8384512,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4095,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8386560,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2047,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8387584,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1023,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388096,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(511,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388352,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388480,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388544,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(63,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388576,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388592,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2108433361,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388608,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777215,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582912,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582911,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14680064,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10485759,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15728640,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(9437183,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16252928,32,FLEN)
NAN_BOXED(2127541239,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8912895,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 46*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
