--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23866 paths analyzed, 3166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.531ns.
--------------------------------------------------------------------------------
Slack:                  9.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_7 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.384ns (Levels of Logic = 7)
  Clock Path Skew:      -0.112ns (0.620 - 0.732)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_7 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.CQ       Tcko                  0.476   M_rngesus_num[7]
                                                       rngesus/M_w_q_7
    SLICE_X4Y53.D1       net (fanout=8)        1.798   M_rngesus_num[7]
    SLICE_X4Y53.D        Tilo                  0.254   digitsb/M_last_q
                                                       M_alu1_b<0>2_SW0
    SLICE_X4Y53.C1       net (fanout=2)        1.202   N150
    SLICE_X4Y53.C        Tilo                  0.255   digitsb/M_last_q
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X6Y50.A4       net (fanout=1)        0.737   alu1/add/Maddsub_sum_lut[0]
    SLICE_X6Y50.COUT     Topcya                0.472   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.384ns (2.555ns logic, 7.829ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  9.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.191ns (Levels of Logic = 8)
  Clock Path Skew:      -0.109ns (0.620 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.CQ       Tcko                  0.476   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X4Y50.A3       net (fanout=10)       1.039   M_rngesus_num[11]
    SLICE_X4Y50.A        Tilo                  0.254   M_rngesus_num[12]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW0
    SLICE_X7Y50.B2       net (fanout=1)        0.934   N66
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.191ns (2.841ns logic, 7.350ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  9.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.157ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.620 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.CQ       Tcko                  0.476   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X4Y50.A3       net (fanout=10)       1.039   M_rngesus_num[11]
    SLICE_X4Y50.A        Tilo                  0.254   M_rngesus_num[12]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW0
    SLICE_X7Y50.B2       net (fanout=1)        0.934   N66
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.157ns (2.373ns logic, 7.784ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  9.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_5 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.146ns (Levels of Logic = 8)
  Clock Path Skew:      -0.111ns (0.620 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_5 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.CQ       Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_5
    SLICE_X2Y49.D1       net (fanout=8)        0.972   M_rngesus_num[5]
    SLICE_X2Y49.D        Tilo                  0.235   M_rngesus_num[7]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW2
    SLICE_X7Y50.B3       net (fanout=1)        1.021   N158
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.146ns (2.776ns logic, 7.370ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  9.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_10 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.143ns (Levels of Logic = 8)
  Clock Path Skew:      -0.104ns (0.620 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_10 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y49.CQ       Tcko                  0.525   M_rngesus_num[10]
                                                       rngesus/M_w_q_10
    SLICE_X0Y49.A4       net (fanout=8)        1.162   M_rngesus_num[10]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.143ns (2.890ns logic, 7.253ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  9.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_5 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.112ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (0.620 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_5 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.CQ       Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_5
    SLICE_X2Y49.D1       net (fanout=8)        0.972   M_rngesus_num[5]
    SLICE_X2Y49.D        Tilo                  0.235   M_rngesus_num[7]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW2
    SLICE_X7Y50.B3       net (fanout=1)        1.021   N158
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.112ns (2.308ns logic, 7.804ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  9.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_10 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.109ns (Levels of Logic = 7)
  Clock Path Skew:      -0.104ns (0.620 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_10 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y49.CQ       Tcko                  0.525   M_rngesus_num[10]
                                                       rngesus/M_w_q_10
    SLICE_X0Y49.A4       net (fanout=8)        1.162   M_rngesus_num[10]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.109ns (2.422ns logic, 7.687ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  9.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_6 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.052ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.620 - 0.732)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_6 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_rngesus_num[7]
                                                       rngesus/M_w_q_6
    SLICE_X2Y49.D3       net (fanout=8)        0.832   M_rngesus_num[6]
    SLICE_X2Y49.D        Tilo                  0.235   M_rngesus_num[7]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW2
    SLICE_X7Y50.B3       net (fanout=1)        1.021   N158
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.052ns (2.822ns logic, 7.230ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  9.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_13 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.043ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_13 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   M_rngesus_num[13]
                                                       rngesus/M_w_q_13
    SLICE_X3Y50.D2       net (fanout=11)       0.937   M_rngesus_num[13]
    SLICE_X3Y50.D        Tilo                  0.259   M_rngesus_num[5]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW3
    SLICE_X7Y50.B5       net (fanout=1)        0.883   N159
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.043ns (2.846ns logic, 7.197ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  9.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.044ns (Levels of Logic = 8)
  Clock Path Skew:      -0.109ns (0.620 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.CQ       Tcko                  0.476   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X4Y50.A3       net (fanout=10)       1.039   M_rngesus_num[11]
    SLICE_X4Y50.A        Tilo                  0.254   M_rngesus_num[12]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW0
    SLICE_X7Y50.B2       net (fanout=1)        0.934   N66
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.D3       net (fanout=17)       0.794   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.D        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<1>1
    SLICE_X6Y50.BX       net (fanout=4)        0.642   M_digitsa_value[1]
    SLICE_X6Y50.COUT     Tbxcy                 0.197   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.044ns (2.543ns logic, 7.501ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  9.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_6 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 7)
  Clock Path Skew:      -0.112ns (0.620 - 0.732)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_6 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_rngesus_num[7]
                                                       rngesus/M_w_q_6
    SLICE_X2Y49.D3       net (fanout=8)        0.832   M_rngesus_num[6]
    SLICE_X2Y49.D        Tilo                  0.235   M_rngesus_num[7]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW2
    SLICE_X7Y50.B3       net (fanout=1)        1.021   N158
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (2.354ns logic, 7.664ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  9.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_13 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.009ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_13 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   M_rngesus_num[13]
                                                       rngesus/M_w_q_13
    SLICE_X3Y50.D2       net (fanout=11)       0.937   M_rngesus_num[13]
    SLICE_X3Y50.D        Tilo                  0.259   M_rngesus_num[5]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW3
    SLICE_X7Y50.B5       net (fanout=1)        0.883   N159
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.009ns (2.378ns logic, 7.631ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  9.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_5 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.999ns (Levels of Logic = 8)
  Clock Path Skew:      -0.111ns (0.620 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_5 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.CQ       Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_5
    SLICE_X2Y49.D1       net (fanout=8)        0.972   M_rngesus_num[5]
    SLICE_X2Y49.D        Tilo                  0.235   M_rngesus_num[7]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW2
    SLICE_X7Y50.B3       net (fanout=1)        1.021   N158
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.D3       net (fanout=17)       0.794   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.D        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<1>1
    SLICE_X6Y50.BX       net (fanout=4)        0.642   M_digitsa_value[1]
    SLICE_X6Y50.COUT     Tbxcy                 0.197   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.999ns (2.478ns logic, 7.521ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  9.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_10 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.996ns (Levels of Logic = 8)
  Clock Path Skew:      -0.104ns (0.620 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_10 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y49.CQ       Tcko                  0.525   M_rngesus_num[10]
                                                       rngesus/M_w_q_10
    SLICE_X0Y49.A4       net (fanout=8)        1.162   M_rngesus_num[10]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.D3       net (fanout=17)       0.794   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.D        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<1>1
    SLICE_X6Y50.BX       net (fanout=4)        0.642   M_digitsa_value[1]
    SLICE_X6Y50.COUT     Tbxcy                 0.197   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.996ns (2.592ns logic, 7.404ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  9.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_0 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.965ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_0 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y49.CQ       Tcko                  0.525   M_rngesus_num[0]
                                                       rngesus/M_w_q_0
    SLICE_X0Y49.A1       net (fanout=7)        0.984   M_rngesus_num[0]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.965ns (2.890ns logic, 7.075ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  9.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.960ns (Levels of Logic = 8)
  Clock Path Skew:      -0.109ns (0.620 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.CQ       Tcko                  0.476   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X4Y50.A3       net (fanout=10)       1.039   M_rngesus_num[11]
    SLICE_X4Y50.A        Tilo                  0.254   M_rngesus_num[12]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW0
    SLICE_X7Y50.B2       net (fanout=1)        0.934   N66
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.C2       net (fanout=17)       0.800   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.C        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<3>1
    SLICE_X6Y50.DX       net (fanout=4)        0.628   M_digitsa_value[3]
    SLICE_X6Y50.COUT     Tdxcy                 0.121   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.960ns (2.467ns logic, 7.493ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  9.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_17 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.955ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_17 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.BQ       Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_17
    SLICE_X4Y53.D4       net (fanout=37)       1.415   M_rngesus_num[17]
    SLICE_X4Y53.D        Tilo                  0.254   digitsb/M_last_q
                                                       M_alu1_b<0>2_SW0
    SLICE_X4Y53.C1       net (fanout=2)        1.202   N150
    SLICE_X4Y53.C        Tilo                  0.255   digitsb/M_last_q
                                                       alu1/add/Maddsub_sum_lut<0>
    SLICE_X6Y50.A4       net (fanout=1)        0.737   alu1/add/Maddsub_sum_lut[0]
    SLICE_X6Y50.COUT     Topcya                0.472   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_lut[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.955ns (2.509ns logic, 7.446ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  9.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_0 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.931ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_0 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y49.CQ       Tcko                  0.525   M_rngesus_num[0]
                                                       rngesus/M_w_q_0
    SLICE_X0Y49.A1       net (fanout=7)        0.984   M_rngesus_num[0]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.931ns (2.422ns logic, 7.509ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  9.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_5 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 8)
  Clock Path Skew:      -0.111ns (0.620 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_5 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.CQ       Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_5
    SLICE_X2Y49.D1       net (fanout=8)        0.972   M_rngesus_num[5]
    SLICE_X2Y49.D        Tilo                  0.235   M_rngesus_num[7]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW2
    SLICE_X7Y50.B3       net (fanout=1)        1.021   N158
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.C2       net (fanout=17)       0.800   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.C        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<3>1
    SLICE_X6Y50.DX       net (fanout=4)        0.628   M_digitsa_value[3]
    SLICE_X6Y50.COUT     Tdxcy                 0.121   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (2.402ns logic, 7.513ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  9.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_9 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_9 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.AQ       Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_9
    SLICE_X0Y49.A3       net (fanout=7)        1.021   M_rngesus_num[9]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (2.795ns logic, 7.112ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  9.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_6 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.905ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.620 - 0.732)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_6 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   M_rngesus_num[7]
                                                       rngesus/M_w_q_6
    SLICE_X2Y49.D3       net (fanout=8)        0.832   M_rngesus_num[6]
    SLICE_X2Y49.D        Tilo                  0.235   M_rngesus_num[7]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW2
    SLICE_X7Y50.B3       net (fanout=1)        1.021   N158
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.D3       net (fanout=17)       0.794   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.D        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<1>1
    SLICE_X6Y50.BX       net (fanout=4)        0.642   M_digitsa_value[1]
    SLICE_X6Y50.COUT     Tbxcy                 0.197   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.905ns (2.524ns logic, 7.381ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  9.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_10 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.912ns (Levels of Logic = 8)
  Clock Path Skew:      -0.104ns (0.620 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_10 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y49.CQ       Tcko                  0.525   M_rngesus_num[10]
                                                       rngesus/M_w_q_10
    SLICE_X0Y49.A4       net (fanout=8)        1.162   M_rngesus_num[10]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.C2       net (fanout=17)       0.800   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.C        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<3>1
    SLICE_X6Y50.DX       net (fanout=4)        0.628   M_digitsa_value[3]
    SLICE_X6Y50.COUT     Tdxcy                 0.121   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.912ns (2.516ns logic, 7.396ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  9.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_13 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.896ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_13 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   M_rngesus_num[13]
                                                       rngesus/M_w_q_13
    SLICE_X3Y50.D2       net (fanout=11)       0.937   M_rngesus_num[13]
    SLICE_X3Y50.D        Tilo                  0.259   M_rngesus_num[5]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW3
    SLICE_X7Y50.B5       net (fanout=1)        0.883   N159
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y52.D3       net (fanout=17)       0.794   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y52.D        Tilo                  0.259   digitsa/M_last_q_5
                                                       M_alu1_a<1>1
    SLICE_X6Y50.BX       net (fanout=4)        0.642   M_digitsa_value[1]
    SLICE_X6Y50.COUT     Tbxcy                 0.197   alu1/add/Maddsub_sum_cy[3]
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.896ns (2.548ns logic, 7.348ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  9.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_9 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.620 - 0.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_9 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.AQ       Tcko                  0.430   M_rngesus_num[17]
                                                       rngesus/M_w_q_9
    SLICE_X0Y49.A3       net (fanout=7)        1.021   M_rngesus_num[9]
    SLICE_X0Y49.A        Tilo                  0.254   M_rngesus_num[0]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o2
    SLICE_X7Y50.B6       net (fanout=1)        0.714   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (2.327ns logic, 7.546ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  9.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.874ns (Levels of Logic = 8)
  Clock Path Skew:      -0.109ns (0.620 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.CQ       Tcko                  0.476   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X4Y50.B3       net (fanout=10)       1.100   M_rngesus_num[11]
    SLICE_X4Y50.B        Tilo                  0.254   M_rngesus_num[12]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW1
    SLICE_X7Y50.B4       net (fanout=1)        0.556   N67
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (2.841ns logic, 7.033ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  9.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_5 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.868ns (Levels of Logic = 8)
  Clock Path Skew:      -0.111ns (0.620 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_5 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.CQ       Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_5
    SLICE_X3Y50.D6       net (fanout=8)        0.808   M_rngesus_num[5]
    SLICE_X3Y50.D        Tilo                  0.259   M_rngesus_num[5]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW3
    SLICE_X7Y50.B5       net (fanout=1)        0.883   N159
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (2.800ns logic, 7.068ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  9.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_3 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.856ns (Levels of Logic = 8)
  Clock Path Skew:      -0.111ns (0.620 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_3 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.BQ       Tcko                  0.476   M_rngesus_num[1]
                                                       rngesus/M_w_q_3
    SLICE_X4Y50.A5       net (fanout=7)        0.704   M_rngesus_num[3]
    SLICE_X4Y50.A        Tilo                  0.254   M_rngesus_num[12]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW0
    SLICE_X7Y50.B2       net (fanout=1)        0.934   N66
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.856ns (2.841ns logic, 7.015ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  10.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_7 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.853ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.620 - 0.732)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_7 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.CQ       Tcko                  0.476   M_rngesus_num[7]
                                                       rngesus/M_w_q_7
    SLICE_X3Y50.D1       net (fanout=8)        0.747   M_rngesus_num[7]
    SLICE_X3Y50.D        Tilo                  0.259   M_rngesus_num[5]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW3
    SLICE_X7Y50.B5       net (fanout=1)        0.883   N159
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X7Y50.D2       net (fanout=17)       0.557   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X7Y50.D        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_alu1_a<0>1
    SLICE_X6Y50.A2       net (fanout=4)        0.728   M_digitsa_value[0]
    SLICE_X6Y50.COUT     Topcya                0.495   alu1/add/Maddsub_sum_cy[3]
                                                       M_digitsa_value[0]_rt
                                                       alu1/add/Maddsub_sum_cy<3>
    SLICE_X6Y51.CIN      net (fanout=1)        0.003   alu1/add/Maddsub_sum_cy[3]
    SLICE_X6Y51.CMUX     Tcinc                 0.289   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.853ns (2.846ns logic, 7.007ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  10.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.840ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.620 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.CQ       Tcko                  0.476   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X4Y50.B3       net (fanout=10)       1.100   M_rngesus_num[11]
    SLICE_X4Y50.B        Tilo                  0.254   M_rngesus_num[12]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW1
    SLICE_X7Y50.B4       net (fanout=1)        0.556   N67
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.840ns (2.373ns logic, 7.467ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  10.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_5 (FF)
  Destination:          M_states_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.834ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (0.620 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_5 to M_states_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.CQ       Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_5
    SLICE_X3Y50.D6       net (fanout=8)        0.808   M_rngesus_num[5]
    SLICE_X3Y50.D        Tilo                  0.259   M_rngesus_num[5]
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o1_SW3
    SLICE_X7Y50.B5       net (fanout=1)        0.883   N159
    SLICE_X7Y50.B        Tilo                  0.259   digitsa/M_last_q_6
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o21
    SLICE_X6Y52.C1       net (fanout=17)       0.941   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_17_o
    SLICE_X6Y52.C        Tilo                  0.235   digitsa/M_last_q_2
                                                       M_alu1_a<5>1
    SLICE_X6Y51.BX       net (fanout=5)        0.781   M_digitsa_value[5]
    SLICE_X6Y51.CMUX     Taxc                  0.340   M_add_totalSum[7]
                                                       alu1/add/Maddsub_sum_xor<7>
    SLICE_X8Y38.A1       net (fanout=2)        1.821   M_add_totalSum[6]
    SLICE_X8Y38.A        Tilo                  0.254   digitst/M_last_q_5
                                                       alu1/Mmux_alu211
    SLICE_X8Y38.CX       net (fanout=1)        1.082   M_alu1_alu[6]
    SLICE_X8Y38.CMUX     Tcxc                  0.182   digitst/M_last_q_5
                                                       BUS_0008_M_alu1_alu[7]_equal_37_o83_SW2
    SLICE_X9Y38.A1       net (fanout=1)        1.186   N164
    SLICE_X9Y38.CLK      Tas                   0.373   M_states_q_FSM_FFd6
                                                       M_states_q_FSM_FFd5-In
                                                       M_states_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.834ns (2.332ns logic, 7.502ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: enterbutton/butt/M_sync_out/CLK
  Logical resource: resetbutton/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: enterbutton/butt/M_sync_out/CLK
  Logical resource: enterbutton/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button4/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button0/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button5/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button1/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button6/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button2/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button7/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button3/butt/M_sync_out/CLK
  Logical resource: button3/butt/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: msega/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: msega/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: msega/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: msega/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: msega/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: msega/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: msega/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: msega/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: msega/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: msega/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: msega/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: msega/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: msega/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: msega/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: msega/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: msega/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: msega/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: msega/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enterbutton/butt/M_ctr_q[3]/CLK
  Logical resource: enterbutton/butt/M_ctr_q_0/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.531|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23866 paths, 0 nets, and 2793 connections

Design statistics:
   Minimum period:  10.531ns{1}   (Maximum frequency:  94.958MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 19:46:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



