library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity full_adder is
  Port ( 
         a : in std_logic;
         b : in std_logic;
         c_in : in std_logic;
         sum : out std_logic;
         carry_out : out std_logic
        );
end full_adder;

architecture Behavioral of full_adder is

begin

sum <= a XOR b XOR c_in;
carry_out <= (a AND b) OR (c_in AND A) OR (c_in AND b);

end Behavioral;
