============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 17:41:12 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
RUN-1001 : Project manager successfully analyzed 32 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 26250840113152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 3890/19 useful/useless nets, 2899/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 3711/8 useful/useless nets, 3168/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 3695/16 useful/useless nets, 3156/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 3547/15 useful/useless nets, 3008/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 3857/2 useful/useless nets, 3319/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 13915, tnet num: 3857, tinst num: 3318, tnode num: 18188, tedge num: 21920.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.521355s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (90.4%)

RUN-1004 : used memory is 158 MB, reserved memory is 124 MB, peak memory is 182 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_l/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_l/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2803 instances
RUN-0007 : 1059 luts, 1255 seqs, 260 mslices, 141 lslices, 71 pads, 8 brams, 0 dsps
RUN-1001 : There are total 3341 nets
RUN-1001 : 2172 nets have 2 pins
RUN-1001 : 900 nets have [3 - 5] pins
RUN-1001 : 162 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |     618     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     19      
RUN-1001 :   Yes  |  No   |  Yes  |     431     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  22   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 44
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2801 instances, 1059 luts, 1255 seqs, 401 slices, 88 macros(401 instances: 260 mslices 141 lslices)
PHY-0007 : Cell area utilization is 9%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 12793, tnet num: 3339, tinst num: 2801, tnode num: 16967, tedge num: 20806.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471571s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 693316
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 2801.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 536276, overlap = 22.5
PHY-3002 : Step(2): len = 384313, overlap = 20.25
PHY-3002 : Step(3): len = 307106, overlap = 15.75
PHY-3002 : Step(4): len = 235328, overlap = 18
PHY-3002 : Step(5): len = 202038, overlap = 18
PHY-3002 : Step(6): len = 166237, overlap = 20.25
PHY-3002 : Step(7): len = 146320, overlap = 18
PHY-3002 : Step(8): len = 132470, overlap = 15.9375
PHY-3002 : Step(9): len = 122667, overlap = 11.9375
PHY-3002 : Step(10): len = 109759, overlap = 14.25
PHY-3002 : Step(11): len = 105976, overlap = 16.375
PHY-3002 : Step(12): len = 100786, overlap = 18.6875
PHY-3002 : Step(13): len = 94483, overlap = 16.6875
PHY-3002 : Step(14): len = 91809.9, overlap = 15.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000450408
PHY-3002 : Step(15): len = 95955, overlap = 11.1562
PHY-3002 : Step(16): len = 97531.5, overlap = 6.65625
PHY-3002 : Step(17): len = 96712.6, overlap = 11.2188
PHY-3002 : Step(18): len = 95341.7, overlap = 11.2188
PHY-3002 : Step(19): len = 94924.8, overlap = 11.2812
PHY-3002 : Step(20): len = 94586.1, overlap = 9.03125
PHY-3002 : Step(21): len = 93373, overlap = 4.40625
PHY-3002 : Step(22): len = 92892, overlap = 13.4062
PHY-3002 : Step(23): len = 91720.2, overlap = 13.3125
PHY-3002 : Step(24): len = 90657.4, overlap = 9.40625
PHY-3002 : Step(25): len = 90362.1, overlap = 9.15625
PHY-3002 : Step(26): len = 89643.7, overlap = 14.2188
PHY-3002 : Step(27): len = 89115.3, overlap = 14.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000900816
PHY-3002 : Step(28): len = 89271.6, overlap = 9.65625
PHY-3002 : Step(29): len = 89179.8, overlap = 9.84375
PHY-3002 : Step(30): len = 89063.8, overlap = 9.84375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00180163
PHY-3002 : Step(31): len = 88868.7, overlap = 9.75
PHY-3002 : Step(32): len = 88719.8, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015005s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (104.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.055482s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(33): len = 87133.5, overlap = 22.25
PHY-3002 : Step(34): len = 88139.1, overlap = 23.1562
PHY-3002 : Step(35): len = 84034.9, overlap = 23.3125
PHY-3002 : Step(36): len = 82781.9, overlap = 23.1875
PHY-3002 : Step(37): len = 79830.2, overlap = 23.5312
PHY-3002 : Step(38): len = 79961.8, overlap = 26.8125
PHY-3002 : Step(39): len = 73255.8, overlap = 27.1875
PHY-3002 : Step(40): len = 73195.8, overlap = 27.3438
PHY-3002 : Step(41): len = 73793.4, overlap = 26.125
PHY-3002 : Step(42): len = 71594.1, overlap = 31.125
PHY-3002 : Step(43): len = 71545.5, overlap = 31.3438
PHY-3002 : Step(44): len = 69076.1, overlap = 36.0312
PHY-3002 : Step(45): len = 68972.8, overlap = 36.0312
PHY-3002 : Step(46): len = 67263.6, overlap = 38.3438
PHY-3002 : Step(47): len = 67307.5, overlap = 38.6562
PHY-3002 : Step(48): len = 67323.9, overlap = 41.0625
PHY-3002 : Step(49): len = 67282.5, overlap = 42.8438
PHY-3002 : Step(50): len = 64687.5, overlap = 39.7812
PHY-3002 : Step(51): len = 63610.2, overlap = 39.7812
PHY-3002 : Step(52): len = 62162.4, overlap = 39.9375
PHY-3002 : Step(53): len = 61929, overlap = 39.4062
PHY-3002 : Step(54): len = 61886.1, overlap = 41.2188
PHY-3002 : Step(55): len = 62680.3, overlap = 40.5938
PHY-3002 : Step(56): len = 62657.3, overlap = 40.5938
PHY-3002 : Step(57): len = 62608.8, overlap = 36.1562
PHY-3002 : Step(58): len = 60823.1, overlap = 34.2812
PHY-3002 : Step(59): len = 59650.2, overlap = 35.8125
PHY-3002 : Step(60): len = 59509.2, overlap = 34.6562
PHY-3002 : Step(61): len = 58235, overlap = 35.3438
PHY-3002 : Step(62): len = 58077.4, overlap = 33.9375
PHY-3002 : Step(63): len = 57764.1, overlap = 33.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00338017
PHY-3002 : Step(64): len = 57721, overlap = 30.3438
PHY-3002 : Step(65): len = 57711.6, overlap = 29.7812
PHY-3002 : Step(66): len = 57671.5, overlap = 29.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.058164s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (53.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55613e-05
PHY-3002 : Step(67): len = 57940.2, overlap = 124.438
PHY-3002 : Step(68): len = 57940.2, overlap = 124.438
PHY-3002 : Step(69): len = 57881.7, overlap = 116.781
PHY-3002 : Step(70): len = 57903.8, overlap = 116.375
PHY-3002 : Step(71): len = 58041.3, overlap = 116.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.11226e-05
PHY-3002 : Step(72): len = 59052.3, overlap = 112.438
PHY-3002 : Step(73): len = 59226.4, overlap = 111.969
PHY-3002 : Step(74): len = 62169.5, overlap = 86
PHY-3002 : Step(75): len = 61598.9, overlap = 86
PHY-3002 : Step(76): len = 61376.7, overlap = 87.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.22453e-05
PHY-3002 : Step(77): len = 61064.6, overlap = 88.0938
PHY-3002 : Step(78): len = 61022.1, overlap = 86.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124491
PHY-3002 : Step(79): len = 61950.3, overlap = 81.5938
PHY-3002 : Step(80): len = 61950.3, overlap = 81.5938
PHY-3002 : Step(81): len = 61735.5, overlap = 80.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000248981
PHY-3002 : Step(82): len = 63305.3, overlap = 71.9062
PHY-3002 : Step(83): len = 63589.8, overlap = 72.2188
PHY-3002 : Step(84): len = 63617.3, overlap = 69.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000497962
PHY-3002 : Step(85): len = 62641.5, overlap = 73.5
PHY-3002 : Step(86): len = 62292.4, overlap = 74.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000995924
PHY-3002 : Step(87): len = 62827.3, overlap = 71.3438
PHY-3002 : Step(88): len = 62967.7, overlap = 70.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00199185
PHY-3002 : Step(89): len = 63059, overlap = 70.5938
PHY-3002 : Step(90): len = 63059, overlap = 70.5938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0039837
PHY-3002 : Step(91): len = 63189.2, overlap = 68.0625
PHY-3002 : Step(92): len = 63189.2, overlap = 68.0625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0079674
PHY-3002 : Step(93): len = 63333.2, overlap = 67.7188
PHY-3002 : Step(94): len = 63333.2, overlap = 67.7188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 12793, tnet num: 3339, tinst num: 2801, tnode num: 16967, tedge num: 20806.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 196.59 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3341.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70592, over cnt = 287(0%), over = 974, worst = 17
PHY-1001 : End global iterations;  0.136092s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (91.8%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 21.30, top10 = 16.04, top15 = 12.78.
PHY-1001 : End incremental global routing;  0.208426s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (75.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.074063s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (147.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.329686s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (94.8%)

OPT-1001 : Current memory(MB): used = 226, reserve = 191, peak = 226.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2095/3341.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70592, over cnt = 287(0%), over = 974, worst = 17
PHY-1002 : len = 78424, over cnt = 172(0%), over = 304, worst = 11
PHY-1002 : len = 80784, over cnt = 70(0%), over = 108, worst = 6
PHY-1002 : len = 82096, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 82216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116429s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.8%)

PHY-1001 : Congestion index: top1 = 30.52, top5 = 21.33, top10 = 16.67, top15 = 13.75.
OPT-1001 : End congestion update;  0.179923s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.053134s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.233198s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (46.9%)

OPT-1001 : Current memory(MB): used = 229, reserve = 193, peak = 229.
OPT-1001 : End physical optimization;  1.042623s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (82.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1059 LUT to BLE ...
SYN-4008 : Packed 1059 LUT and 603 SEQ to BLE.
SYN-4003 : Packing 652 remaining SEQ's ...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 240 single LUT's are left
SYN-4006 : 367 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 1426/2075 primitive instances ...
PHY-3001 : End packing;  0.098641s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.0%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 1238 instances
RUN-1001 : 575 mslices, 575 lslices, 71 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2838 nets
RUN-1001 : 1746 nets have 2 pins
RUN-1001 : 820 nets have [3 - 5] pins
RUN-1001 : 175 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 1236 instances, 1150 slices, 88 macros(401 instances: 260 mslices 141 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 66023.4, Over = 84
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10471, tnet num: 2836, tinst num: 1236, tnode num: 13424, tedge num: 17991.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.514163s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (79.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86583e-05
PHY-3002 : Step(95): len = 65283.6, overlap = 83
PHY-3002 : Step(96): len = 65100.1, overlap = 82.25
PHY-3002 : Step(97): len = 64845.6, overlap = 77.5
PHY-3002 : Step(98): len = 64318.5, overlap = 78.5
PHY-3002 : Step(99): len = 64048.5, overlap = 74.75
PHY-3002 : Step(100): len = 63762.4, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.73166e-05
PHY-3002 : Step(101): len = 64303.5, overlap = 75
PHY-3002 : Step(102): len = 64303.5, overlap = 75
PHY-3002 : Step(103): len = 64406.3, overlap = 72.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114633
PHY-3002 : Step(104): len = 66172.5, overlap = 71.25
PHY-3002 : Step(105): len = 66536.2, overlap = 68.5
PHY-3002 : Step(106): len = 66833.8, overlap = 68.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.407643s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (34.5%)

PHY-3001 : Trial Legalized: Len = 92184.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054740s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (57.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00378736
PHY-3002 : Step(107): len = 86864.7, overlap = 5
PHY-3002 : Step(108): len = 83300.2, overlap = 12
PHY-3002 : Step(109): len = 80234.1, overlap = 15.75
PHY-3002 : Step(110): len = 78315.2, overlap = 21
PHY-3002 : Step(111): len = 74515.2, overlap = 25.5
PHY-3002 : Step(112): len = 73437.2, overlap = 28
PHY-3002 : Step(113): len = 72402.8, overlap = 28.75
PHY-3002 : Step(114): len = 72055.9, overlap = 31.25
PHY-3002 : Step(115): len = 71740.2, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00757472
PHY-3002 : Step(116): len = 71548.8, overlap = 30.25
PHY-3002 : Step(117): len = 71421.9, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0151494
PHY-3002 : Step(118): len = 71426.9, overlap = 31.25
PHY-3002 : Step(119): len = 71400.2, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 81160.3, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.012061s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 52 instances has been re-located, deltaX = 31, deltaY = 25, maxDist = 2.
PHY-3001 : Final: Len = 82462.3, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10471, tnet num: 2836, tinst num: 1237, tnode num: 13424, tedge num: 17991.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 119/2838.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 95224, over cnt = 247(0%), over = 411, worst = 7
PHY-1002 : len = 96952, over cnt = 152(0%), over = 212, worst = 5
PHY-1002 : len = 98152, over cnt = 91(0%), over = 127, worst = 4
PHY-1002 : len = 99880, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 99944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.236555s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (13.2%)

PHY-1001 : Congestion index: top1 = 27.59, top5 = 21.81, top10 = 18.32, top15 = 15.65.
PHY-1001 : End incremental global routing;  0.314057s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.071346s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.438264s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.9%)

OPT-1001 : Current memory(MB): used = 234, reserve = 199, peak = 234.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2379/2838.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 99944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011245s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.9%)

PHY-1001 : Congestion index: top1 = 27.59, top5 = 21.81, top10 = 18.32, top15 = 15.65.
OPT-1001 : End congestion update;  0.081593s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.070120s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.4%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.151909s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.9%)

OPT-1001 : Current memory(MB): used = 236, reserve = 201, peak = 236.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.065501s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (119.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2379/2838.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 99944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007756s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.5%)

PHY-1001 : Congestion index: top1 = 27.59, top5 = 21.81, top10 = 18.32, top15 = 15.65.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.068015s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.306669s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (90.9%)

RUN-1003 : finish command "place" in  8.644672s wall, 5.875000s user + 1.640625s system = 7.515625s CPU (86.9%)

RUN-1004 : used memory is 212 MB, reserved memory is 178 MB, peak memory is 236 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1239 instances
RUN-1001 : 575 mslices, 575 lslices, 71 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2838 nets
RUN-1001 : 1746 nets have 2 pins
RUN-1001 : 820 nets have [3 - 5] pins
RUN-1001 : 175 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10471, tnet num: 2836, tinst num: 1237, tnode num: 13424, tedge num: 17991.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 575 mslices, 575 lslices, 71 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 94440, over cnt = 254(0%), over = 417, worst = 7
PHY-1002 : len = 96288, over cnt = 149(0%), over = 207, worst = 5
PHY-1002 : len = 97760, over cnt = 73(0%), over = 100, worst = 4
PHY-1002 : len = 99296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.221558s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.2%)

PHY-1001 : Congestion index: top1 = 27.46, top5 = 21.77, top10 = 18.28, top15 = 15.62.
PHY-1001 : End global routing;  0.307163s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 255, reserve = 220, peak = 269.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_l/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 522, reserve = 491, peak = 522.
PHY-1001 : End build detailed router design. 3.376004s wall, 3.156250s user + 0.046875s system = 3.203125s CPU (94.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 44912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.548588s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (96.9%)

PHY-1001 : Current memory(MB): used = 555, reserve = 526, peak = 555.
PHY-1001 : End phase 1; 2.553686s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 258224, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 555, reserve = 526, peak = 555.
PHY-1001 : End initial routed; 3.244475s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (72.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2511(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.580840s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 559, reserve = 530, peak = 559.
PHY-1001 : End phase 2; 3.825451s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (76.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 258224, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 258064, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.050442s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (62.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 258144, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.042617s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 258160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023193s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2511(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.567464s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (96.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.242220s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (96.8%)

PHY-1001 : Current memory(MB): used = 576, reserve = 546, peak = 576.
PHY-1001 : End phase 3; 1.058820s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (90.0%)

PHY-1003 : Routed, final wirelength = 258160
PHY-1001 : Current memory(MB): used = 576, reserve = 547, peak = 576.
PHY-1001 : End export database. 0.011730s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.2%)

PHY-1001 : End detail routing;  11.048749s wall, 9.734375s user + 0.062500s system = 9.796875s CPU (88.7%)

RUN-1003 : finish command "route" in  12.081428s wall, 10.578125s user + 0.093750s system = 10.671875s CPU (88.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 521 MB, peak memory is 576 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1862   out of  19600    9.50%
#reg                     1270   out of  19600    6.48%
#le                      2229
  #lut only               959   out of   2229   43.02%
  #reg only               367   out of   2229   16.46%
  #lut&reg                903   out of   2229   40.51%
#dsp                        0   out of     29    0.00%
#bram                       6   out of     64    9.38%
  #bram9k                   6
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/debayer_l/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      206
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      169
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      153
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                73
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    65
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                53
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      37
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      25
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |2229   |1461    |401     |1274    |8       |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |590    |349     |100     |348     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |226    |164     |40      |91      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |45     |45      |0       |12      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |165    |119     |40      |63      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |0       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |364    |185     |60      |257     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |134    |71      |18      |105     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |6      |4       |0       |6       |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |33     |20      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |23      |0       |36      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |151    |61      |18      |121     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |18      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |33     |18      |0       |33      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |697    |471     |149     |338     |4       |0       |
|    debayer_l                       |isp_demosaic_l                             |198    |105     |34      |132     |4       |0       |
|      linebuffer                    |shift_register                             |59     |35      |16      |19      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |11     |11      |0       |3       |2       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |349    |277     |54      |178     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |349    |277     |54      |178     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |107    |86      |18      |46      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |97     |79      |18      |43      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |102    |84      |18      |46      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |13     |9       |0       |13      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |6      |3       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |13     |8       |0       |13      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |11     |8       |0       |11      |0       |0       |
|    u_video_driver                  |video_driver                               |150    |89      |61      |28      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |350    |258     |49      |216     |0       |0       |
|    u_sd_init                       |sd_init                                    |201    |150     |32      |111     |0       |0       |
|    u_sd_read                       |sd_read                                    |149    |108     |17      |105     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |221    |183     |32      |147     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |367    |196     |71      |221     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |367    |196     |71      |221     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |130    |34      |0       |129     |0       |0       |
|        reg_inst                    |register                                   |128    |32      |0       |127     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |237    |162     |71      |92      |0       |0       |
|        bus_inst                    |bus_top                                    |22     |12      |6       |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |16     |6       |6       |4       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |122    |89      |33      |54      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1733  
    #2          2       462   
    #3          3       246   
    #4          4       112   
    #5        5-10      191   
    #6        11-50      68   
    #7       51-100      1    
    #8       101-500     2    
  Average     2.43            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10471, tnet num: 2836, tinst num: 1237, tnode num: 13424, tedge num: 17991.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_l/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: c720ae8bd701bf4c63a15b5da3ebad0954e01a54b9d1f30bf491f968279277a2 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1237
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2838, pip num: 22590
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1760 valid insts, and 67260 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101100110101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  2.870142s wall, 13.890625s user + 0.218750s system = 14.109375s CPU (491.6%)

RUN-1004 : used memory is 565 MB, reserved memory is 534 MB, peak memory is 733 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_174112.log"
