<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4062" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4062{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4062{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4062{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4062{left:95px;bottom:526px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t5_4062{left:95px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t6_4062{left:95px;bottom:485px;}
#t7_4062{left:121px;bottom:485px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#t8_4062{left:95px;bottom:461px;}
#t9_4062{left:121px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ta_4062{left:95px;bottom:436px;}
#tb_4062{left:121px;bottom:436px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#tc_4062{left:95px;bottom:412px;}
#td_4062{left:121px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.29px;}
#te_4062{left:69px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tf_4062{left:69px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_4062{left:69px;bottom:344px;}
#th_4062{left:95px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_4062{left:95px;bottom:331px;letter-spacing:-0.14px;}
#tj_4062{left:95px;bottom:306px;}
#tk_4062{left:121px;bottom:306px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#tl_4062{left:95px;bottom:282px;}
#tm_4062{left:121px;bottom:282px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tn_4062{left:95px;bottom:258px;}
#to_4062{left:121px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tp_4062{left:95px;bottom:235px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tq_4062{left:69px;bottom:208px;}
#tr_4062{left:95px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_4062{left:95px;bottom:195px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tt_4062{left:95px;bottom:178px;letter-spacing:-0.34px;word-spacing:0.41px;}
#tu_4062{left:95px;bottom:155px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tv_4062{left:95px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tw_4062{left:95px;bottom:114px;}
#tx_4062{left:121px;bottom:114px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#ty_4062{left:69px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.16px;}
#tz_4062{left:154px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.16px;}
#t10_4062{left:80px;bottom:1054px;letter-spacing:-0.08px;}
#t11_4062{left:80px;bottom:1039px;letter-spacing:-0.11px;}
#t12_4062{left:168px;bottom:1054px;letter-spacing:-0.13px;}
#t13_4062{left:80px;bottom:1010px;}
#t14_4062{left:168px;bottom:1010px;letter-spacing:-0.11px;}
#t15_4062{left:80px;bottom:981px;}
#t16_4062{left:168px;bottom:981px;letter-spacing:-0.11px;}
#t17_4062{left:80px;bottom:952px;}
#t18_4062{left:168px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#t19_4062{left:168px;bottom:935px;letter-spacing:-0.11px;}
#t1a_4062{left:168px;bottom:914px;letter-spacing:-0.11px;}
#t1b_4062{left:168px;bottom:897px;letter-spacing:-0.11px;}
#t1c_4062{left:80px;bottom:868px;letter-spacing:-0.11px;}
#t1d_4062{left:168px;bottom:868px;letter-spacing:-0.12px;}
#t1e_4062{left:80px;bottom:839px;}
#t1f_4062{left:168px;bottom:839px;letter-spacing:-0.11px;}
#t1g_4062{left:168px;bottom:822px;letter-spacing:-0.11px;}
#t1h_4062{left:80px;bottom:793px;}
#t1i_4062{left:168px;bottom:793px;letter-spacing:-0.11px;}
#t1j_4062{left:80px;bottom:764px;letter-spacing:-0.12px;}
#t1k_4062{left:168px;bottom:764px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1l_4062{left:168px;bottom:747px;letter-spacing:-0.11px;}
#t1m_4062{left:168px;bottom:730px;letter-spacing:-0.1px;}
#t1n_4062{left:80px;bottom:701px;letter-spacing:-0.13px;}
#t1o_4062{left:168px;bottom:701px;letter-spacing:-0.11px;}
#t1p_4062{left:80px;bottom:672px;letter-spacing:-0.11px;}
#t1q_4062{left:168px;bottom:672px;letter-spacing:-0.12px;}
#t1r_4062{left:635px;bottom:679px;}
#t1s_4062{left:80px;bottom:643px;letter-spacing:-0.14px;}
#t1t_4062{left:168px;bottom:643px;letter-spacing:-0.12px;}
#t1u_4062{left:80px;bottom:614px;letter-spacing:-0.15px;}
#t1v_4062{left:168px;bottom:614px;letter-spacing:-0.1px;}
#t1w_4062{left:72px;bottom:584px;letter-spacing:-0.14px;}
#t1x_4062{left:71px;bottom:565px;letter-spacing:-0.11px;}

.s1_4062{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4062{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4062{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4062{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4062{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4062{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4062{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4062{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4062{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4062" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4062Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4062" style="-webkit-user-select: none;"><object width="935" height="1210" data="4062/4062.svg" type="image/svg+xml" id="pdf4062" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4062" class="t s1_4062">29-6 </span><span id="t2_4062" class="t s1_4062">Vol. 3C </span>
<span id="t3_4062" class="t s2_4062">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4062" class="t s3_4062">An EPT page-directory comprises 512 64-bit entries (PDEs). An EPT PDE is selected using the physical address </span>
<span id="t5_4062" class="t s3_4062">defined as follows: </span>
<span id="t6_4062" class="t s3_4062">— </span><span id="t7_4062" class="t s3_4062">Bits 63:52 are all 0. </span>
<span id="t8_4062" class="t s3_4062">— </span><span id="t9_4062" class="t s3_4062">Bits 51:12 are from the EPT PDPTE. </span>
<span id="ta_4062" class="t s3_4062">— </span><span id="tb_4062" class="t s3_4062">Bits 11:3 are bits 29:21 of the guest-physical address. </span>
<span id="tc_4062" class="t s3_4062">— </span><span id="td_4062" class="t s3_4062">Bits 2:0 are all 0. </span>
<span id="te_4062" class="t s3_4062">Because an EPT PDE is identified using bits 47:21 of the guest-physical address, it controls access to a 2-MByte </span>
<span id="tf_4062" class="t s3_4062">region of the guest-physical-address space. Use of the EPT PDE depends on the value of bit 7 in that entry: </span>
<span id="tg_4062" class="t s4_4062">• </span><span id="th_4062" class="t s3_4062">If bit 7 of the EPT PDE is 1, the EPT PDE maps a 2-MByte page. The final physical address is computed as </span>
<span id="ti_4062" class="t s3_4062">follows: </span>
<span id="tj_4062" class="t s3_4062">— </span><span id="tk_4062" class="t s3_4062">Bits 63:52 are all 0. </span>
<span id="tl_4062" class="t s3_4062">— </span><span id="tm_4062" class="t s3_4062">Bits 51:21 are from the EPT PDE. </span>
<span id="tn_4062" class="t s3_4062">— </span><span id="to_4062" class="t s3_4062">Bits 20:0 are from the original guest-physical address. </span>
<span id="tp_4062" class="t s3_4062">The format of an EPT PDE that maps a 2-MByte page is given in Table 29-4. </span>
<span id="tq_4062" class="t s4_4062">• </span><span id="tr_4062" class="t s3_4062">If bit 7 of the EPT PDE is 0, a 4-KByte naturally aligned EPT page table is located at the physical address </span>
<span id="ts_4062" class="t s3_4062">specified in bits 51:12 of the EPT PDE. The format of an EPT PDE that references an EPT page table is given in </span>
<span id="tt_4062" class="t s3_4062">Table 29-5. </span>
<span id="tu_4062" class="t s3_4062">An EPT page table comprises 512 64-bit entries (PTEs). An EPT PTE is selected using a physical address defined </span>
<span id="tv_4062" class="t s3_4062">as follows: </span>
<span id="tw_4062" class="t s3_4062">— </span><span id="tx_4062" class="t s3_4062">Bits 63:52 are all 0. </span>
<span id="ty_4062" class="t s5_4062">Table 29-3. </span><span id="tz_4062" class="t s5_4062">Format of an EPT Page-Directory-Pointer-Table Entry (PDPTE) that References an EPT Page Directory </span>
<span id="t10_4062" class="t s6_4062">Bit </span>
<span id="t11_4062" class="t s6_4062">Position(s) </span>
<span id="t12_4062" class="t s6_4062">Contents </span>
<span id="t13_4062" class="t s7_4062">0 </span><span id="t14_4062" class="t s7_4062">Read access; indicates whether reads are allowed from the 1-GByte region controlled by this entry </span>
<span id="t15_4062" class="t s7_4062">1 </span><span id="t16_4062" class="t s7_4062">Write access; indicates whether writes are allowed to the 1-GByte region controlled by this entry </span>
<span id="t17_4062" class="t s7_4062">2 </span><span id="t18_4062" class="t s7_4062">If the “mode-based execute control for EPT” VM-execution control is 0, execute access; indicates whether instruction </span>
<span id="t19_4062" class="t s7_4062">fetches are allowed from the 1-GByte region controlled by this entry </span>
<span id="t1a_4062" class="t s7_4062">If that control is 1, execute access for supervisor-mode linear addresses; indicates whether instruction fetches are </span>
<span id="t1b_4062" class="t s7_4062">allowed from supervisor-mode linear addresses in the 1-GByte region controlled by this entry </span>
<span id="t1c_4062" class="t s7_4062">7:3 </span><span id="t1d_4062" class="t s7_4062">Reserved (must be 0) </span>
<span id="t1e_4062" class="t s7_4062">8 </span><span id="t1f_4062" class="t s7_4062">If bit 6 of EPTP is 1, accessed flag for EPT; indicates whether software has accessed the 1-GByte region controlled </span>
<span id="t1g_4062" class="t s7_4062">by this entry (see Section 29.3.5). Ignored if bit 6 of EPTP is 0 </span>
<span id="t1h_4062" class="t s7_4062">9 </span><span id="t1i_4062" class="t s7_4062">Ignored </span>
<span id="t1j_4062" class="t s7_4062">10 </span><span id="t1k_4062" class="t s7_4062">Execute access for user-mode linear addresses. If the “mode-based execute control for EPT” VM-execution control is </span>
<span id="t1l_4062" class="t s7_4062">1, indicates whether instruction fetches are allowed from user-mode linear addresses in the 1-GByte region </span>
<span id="t1m_4062" class="t s7_4062">controlled by this entry. If that control is 0, this bit is ignored. </span>
<span id="t1n_4062" class="t s7_4062">11 </span><span id="t1o_4062" class="t s7_4062">Ignored </span>
<span id="t1p_4062" class="t s7_4062">(N–1):12 </span><span id="t1q_4062" class="t s7_4062">Physical address of 4-KByte aligned EPT page directory referenced by this entry </span>
<span id="t1r_4062" class="t s8_4062">1 </span>
<span id="t1s_4062" class="t s7_4062">51:N </span><span id="t1t_4062" class="t s7_4062">Reserved (must be 0) </span>
<span id="t1u_4062" class="t s7_4062">63:52 </span><span id="t1v_4062" class="t s7_4062">Ignored </span>
<span id="t1w_4062" class="t s9_4062">NOTES: </span>
<span id="t1x_4062" class="t s7_4062">1. N is the physical-address width supported by the logical processor. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
