<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_41{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_41{left:110px;bottom:1082px;letter-spacing:-0.15px;word-spacing:1.17px;}
#t4_41{left:110px;bottom:1062px;letter-spacing:-0.18px;word-spacing:1.67px;}
#t5_41{left:110px;bottom:1041px;letter-spacing:-0.16px;word-spacing:2.12px;}
#t6_41{left:110px;bottom:1020px;letter-spacing:-0.13px;}
#t7_41{left:182px;bottom:1020px;letter-spacing:-0.19px;word-spacing:2.78px;}
#t8_41{left:110px;bottom:999px;letter-spacing:-0.21px;word-spacing:1.49px;}
#t9_41{left:110px;bottom:979px;letter-spacing:-0.15px;word-spacing:1.41px;}
#ta_41{left:110px;bottom:943px;letter-spacing:-0.16px;word-spacing:2.52px;}
#tb_41{left:110px;bottom:922px;letter-spacing:-0.16px;word-spacing:0.93px;}
#tc_41{left:110px;bottom:901px;letter-spacing:-0.13px;word-spacing:2.39px;}
#td_41{left:110px;bottom:881px;letter-spacing:-0.13px;word-spacing:1.37px;}
#te_41{left:110px;bottom:845px;letter-spacing:-0.13px;word-spacing:2.12px;}
#tf_41{left:110px;bottom:824px;letter-spacing:-0.16px;word-spacing:2.83px;}
#tg_41{left:110px;bottom:803px;letter-spacing:-0.15px;word-spacing:3.05px;}
#th_41{left:741px;bottom:803px;letter-spacing:-0.5px;word-spacing:3.68px;}
#ti_41{left:110px;bottom:783px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tj_41{left:110px;bottom:762px;letter-spacing:-0.15px;word-spacing:1.41px;}
#tk_41{left:110px;bottom:726px;letter-spacing:-0.16px;word-spacing:2.13px;}
#tl_41{left:110px;bottom:705px;letter-spacing:-0.17px;word-spacing:1.67px;}
#tm_41{left:110px;bottom:685px;letter-spacing:-0.18px;word-spacing:2.5px;}
#tn_41{left:110px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.49px;}
#to_41{left:110px;bottom:643px;letter-spacing:-0.12px;word-spacing:1.74px;}
#tp_41{left:110px;bottom:623px;letter-spacing:-0.18px;word-spacing:1.45px;}
#tq_41{left:110px;bottom:587px;letter-spacing:-0.15px;word-spacing:2.33px;}
#tr_41{left:110px;bottom:566px;letter-spacing:-0.14px;word-spacing:1.75px;}
#ts_41{left:110px;bottom:545px;letter-spacing:-0.15px;word-spacing:1.14px;}
#tt_41{left:110px;bottom:525px;letter-spacing:-0.18px;word-spacing:1.45px;}
#tu_41{left:110px;bottom:489px;letter-spacing:-0.16px;word-spacing:2.75px;}
#tv_41{left:810px;bottom:489px;letter-spacing:-0.15px;}
#tw_41{left:110px;bottom:468px;letter-spacing:-0.15px;word-spacing:-0.07px;}
#tx_41{left:110px;bottom:447px;letter-spacing:-0.2px;word-spacing:4.24px;}
#ty_41{left:782px;bottom:447px;letter-spacing:-0.17px;}
#tz_41{left:110px;bottom:427px;letter-spacing:-0.2px;word-spacing:1.49px;}
#t10_41{left:110px;bottom:391px;letter-spacing:-0.17px;word-spacing:2.07px;}
#t11_41{left:110px;bottom:370px;letter-spacing:-0.15px;word-spacing:1.51px;}
#t12_41{left:110px;bottom:349px;letter-spacing:-0.17px;word-spacing:3px;}
#t13_41{left:110px;bottom:329px;letter-spacing:-0.2px;word-spacing:2.87px;}
#t14_41{left:110px;bottom:308px;letter-spacing:-0.21px;word-spacing:2.06px;}
#t15_41{left:110px;bottom:287px;letter-spacing:-0.22px;word-spacing:1.56px;}
#t16_41{left:152px;bottom:243px;letter-spacing:0.04px;word-spacing:0.58px;}
#t17_41{left:152px;bottom:224px;letter-spacing:0.06px;word-spacing:1.71px;}
#t18_41{left:110px;bottom:188px;letter-spacing:-0.14px;word-spacing:2.42px;}
#t19_41{left:689px;bottom:188px;letter-spacing:-0.18px;}
#t1a_41{left:731px;bottom:188px;letter-spacing:-0.09px;word-spacing:2.28px;}
#t1b_41{left:110px;bottom:167px;letter-spacing:-0.17px;word-spacing:0.21px;}
#t1c_41{left:110px;bottom:146px;letter-spacing:-0.45px;word-spacing:2px;}

.s1_41{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_41{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_41{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_41{font-size:17px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t s1_41">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_41" class="t s2_41">27 </span>
<span id="t3_41" class="t s2_41">During a context save, the responsible privileged code need only write out the corresponding state </span>
<span id="t4_41" class="t s2_41">if its status is Dirty, and can then reset the extension’s status to Clean. During a context restore, </span>
<span id="t5_41" class="t s2_41">the context need only be loaded from memory if the status is Clean (it should never be Dirty at </span>
<span id="t6_41" class="t s2_41">restore). </span><span id="t7_41" class="t s2_41">If the status is Initial, the context must be set to an initial constant value on context </span>
<span id="t8_41" class="t s2_41">restore to avoid a security hole, but this can be done without accessing memory. For example, the </span>
<span id="t9_41" class="t s2_41" data-mappings='[[0,"fl"]]'>ﬂoating-point registers can all be initialized to the immediate value 0. </span>
<span id="ta_41" class="t s2_41" data-mappings='[[14,"fi"],[86,"fi"]]'>The FS and XS ﬁelds are read by the privileged code before saving the context. The FS ﬁeld is </span>
<span id="tb_41" class="t s2_41" data-mappings='[[75,"fi"]]'>set directly by privileged code when resuming a user context, while the XS ﬁeld is set indirectly by </span>
<span id="tc_41" class="t s2_41" data-mappings='[[72,"fi"]]'>writing to the status register of the individual extensions. The status ﬁelds will also be updated </span>
<span id="td_41" class="t s2_41">during execution of instructions, regardless of privilege mode. </span>
<span id="te_41" class="t s2_41">Extensions to the user-mode ISA often include additional user-mode state, and this state can be </span>
<span id="tf_41" class="t s2_41">considerably larger than the base integer registers. The extensions might only be used for some </span>
<span id="tg_41" class="t s2_41">applications, or might only be needed for short phases within a single application. </span><span id="th_41" class="t s2_41">To improve </span>
<span id="ti_41" class="t s2_41" data-mappings='[[43,"fi"]]'>performance, the user-mode extension can deﬁne additional instructions to allow user-mode software </span>
<span id="tj_41" class="t s2_41" data-mappings='[[56,"ff"]]'>to return the unit to an initial state or even to turn oﬀ the unit. </span>
<span id="tk_41" class="t s2_41" data-mappings='[[50,"fi"],[85,"fi"]]'>For example, a coprocessor might require to be conﬁgured before use and can be “unconﬁgured” </span>
<span id="tl_41" class="t s2_41" data-mappings='[[20,"fi"]]'>after use. The unconﬁgured state would be represented as the Initial state for context save. If the </span>
<span id="tm_41" class="t s2_41" data-mappings='[[50,"fi"],[72,"fi"]]'>same application remains running between the unconﬁgure and the next conﬁgure (which would </span>
<span id="tn_41" class="t s2_41" data-mappings='[[86,"fi"]]'>set status to Dirty), there is no need to actually reinitialize the state at the unconﬁgure instruction, </span>
<span id="to_41" class="t s2_41">as all state is local to the user process, i.e., the Initial state may only cause the coprocessor state </span>
<span id="tp_41" class="t s2_41" data-mappings='[[76,"fi"]]'>to be initialized to a constant value at context restore, not at every unconﬁgure. </span>
<span id="tq_41" class="t s2_41" data-mappings='[[75,"ff"]]'>Executing a user-mode instruction to disable a unit and place it into the Oﬀ state will cause an </span>
<span id="tr_41" class="t s2_41">illegal instruction exception to be raised if any subsequent instruction tries to use the unit before </span>
<span id="ts_41" class="t s2_41">it is turned back on. A user-mode instruction to turn a unit on must also ensure the unit’s state is </span>
<span id="tt_41" class="t s2_41">properly initialized, as the unit might have been used by another context meantime. </span>
<span id="tu_41" class="t s2_41" data-mappings='[[35,"ff"],[63,"fl"]]'>Changing the setting of FS has no eﬀect on the contents of the ﬂoating-point register state. </span><span id="tv_41" class="t s2_41">In </span>
<span id="tw_41" class="t s2_41" data-mappings='[[24,"ff"]]'>particular, setting FS=Oﬀ does not destroy the state, nor does setting FS=Initial clear the contents. </span>
<span id="tx_41" class="t s2_41" data-mappings='[[37,"ff"]]'>Similarly, the setting of VS has no eﬀect on the contents of the vector register state. </span><span id="ty_41" class="t s2_41">Other </span>
<span id="tz_41" class="t s2_41" data-mappings='[[59,"ff"]]'>extensions, however, might not preserve state when set to Oﬀ. </span>
<span id="t10_41" class="t s2_41" data-mappings='[[57,"fl"]]'>Implementations may choose to track the dirtiness of the ﬂoating-point register state imprecisely </span>
<span id="t11_41" class="t s2_41" data-mappings='[[65,"fi"]]'>by reporting the state to be dirty even when it has not been modiﬁed. On some implementations, </span>
<span id="t12_41" class="t s2_41" data-mappings='[[41,"fl"]]'>some instructions that do not mutate the ﬂoating-point state may cause the state to transition </span>
<span id="t13_41" class="t s2_41">from Initial or Clean to Dirty. On other implementations, dirtiness might not be tracked at all, </span>
<span id="t14_41" class="t s2_41" data-mappings='[[39,"ff"]]'>in which case the valid FS states are Oﬀ and Dirty, and an attempt to set FS to Initial or Clean </span>
<span id="t15_41" class="t s2_41">causes it to be set to Dirty. </span>
<span id="t16_41" class="t s3_41" data-mappings='[[7,"fi"]]'>This deﬁnition of FS does not disallow setting FS to Dirty as a result of errant speculation. Some </span>
<span id="t17_41" class="t s3_41">platforms may choose to disallow speculatively writing FS to close a potential side channel. </span>
<span id="t18_41" class="t s2_41" data-mappings='[[52,"fl"]]'>If an instruction explicitly or implicitly writes a ﬂoating-point register or the </span><span id="t19_41" class="t s4_41">fcsr </span><span id="t1a_41" class="t s2_41">but does not </span>
<span id="t1b_41" class="t s2_41" data-mappings='[[71,"fi"]]'>alter its contents, and FS=Initial or FS=Clean, it is implementation-deﬁned whether FS transitions </span>
<span id="t1c_41" class="t s2_41">to Dirty. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
