// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_metaLoader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eventEng2txEng_event_V_dout,
        eventEng2txEng_event_V_empty_n,
        eventEng2txEng_event_V_read,
        txSar2txEng_upd_rsp_V_dout,
        txSar2txEng_upd_rsp_V_empty_n,
        txSar2txEng_upd_rsp_V_read,
        rxSar2txEng_rsp_V_dout,
        rxSar2txEng_rsp_V_empty_n,
        rxSar2txEng_rsp_V_read,
        txEngFifoReadCount_V_V_din,
        txEngFifoReadCount_V_V_full_n,
        txEngFifoReadCount_V_V_write,
        txEng2txSar_upd_req_V_din,
        txEng2txSar_upd_req_V_full_n,
        txEng2txSar_upd_req_V_write,
        txEng2rxSar_req_V_V_din,
        txEng2rxSar_req_V_V_full_n,
        txEng2rxSar_req_V_V_write,
        txEng_ipMetaFifo_V_V_din,
        txEng_ipMetaFifo_V_V_full_n,
        txEng_ipMetaFifo_V_V_write,
        txEng_isLookUpFifo_V_din,
        txEng_isLookUpFifo_V_full_n,
        txEng_isLookUpFifo_V_write,
        txEng2sLookup_rev_req_V_V_din,
        txEng2sLookup_rev_req_V_V_full_n,
        txEng2sLookup_rev_req_V_V_write,
        txEng_tcpMetaFifo_V_din,
        txEng_tcpMetaFifo_V_full_n,
        txEng_tcpMetaFifo_V_write,
        txEng_tupleShortCutFifo_V_din,
        txEng_tupleShortCutFifo_V_full_n,
        txEng_tupleShortCutFifo_V_write,
        txEng2timer_setRetransmitTimer_din,
        txEng2timer_setRetransmitTimer_full_n,
        txEng2timer_setRetransmitTimer_write,
        txMetaloader2memAccessBreakdow_din,
        txMetaloader2memAccessBreakdow_full_n,
        txMetaloader2memAccessBreakdow_write,
        txEng2timer_setProbeTimer_V_V_din,
        txEng2timer_setProbeTimer_V_V_full_n,
        txEng2timer_setProbeTimer_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv16_5B4 = 16'b10110110100;
parameter    ap_const_lv11_5B4 = 11'b10110110100;
parameter    ap_const_lv16_4 = 16'b100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_5B4 = 32'b10110110100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_75 = 32'b1110101;
parameter    ap_const_lv32_76 = 32'b1110110;
parameter    ap_const_lv32_85 = 32'b10000101;
parameter    ap_const_lv32_86 = 32'b10000110;
parameter    ap_const_lv32_95 = 32'b10010101;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv16_16D0 = 16'b1011011010000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv15_B68 = 15'b101101101000;
parameter    ap_const_lv37_0 = 37'b0000000000000000000000000000000000000;
parameter    ap_const_lv36_300000000 = 36'b1100000000000000000000000000000000;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv20_90000 = 20'b10010000000000000000;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv36_50004FFFF = 36'b10100000000000001001111111111111111;
parameter    ap_const_lv68_40004FFFF00000000 = 68'b1000000000000000100111111111111111100000000000000000000000000000000;
parameter    ap_const_lv20_10000 = 20'b10000000000000000;
parameter    ap_const_lv5_11 = 5'b10001;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [149:0] eventEng2txEng_event_V_dout;
input   eventEng2txEng_event_V_empty_n;
output   eventEng2txEng_event_V_read;
input  [97:0] txSar2txEng_upd_rsp_V_dout;
input   txSar2txEng_upd_rsp_V_empty_n;
output   txSar2txEng_upd_rsp_V_read;
input  [47:0] rxSar2txEng_rsp_V_dout;
input   rxSar2txEng_rsp_V_empty_n;
output   rxSar2txEng_rsp_V_read;
output  [0:0] txEngFifoReadCount_V_V_din;
input   txEngFifoReadCount_V_V_full_n;
output   txEngFifoReadCount_V_V_write;
output  [52:0] txEng2txSar_upd_req_V_din;
input   txEng2txSar_upd_req_V_full_n;
output   txEng2txSar_upd_req_V_write;
output  [15:0] txEng2rxSar_req_V_V_din;
input   txEng2rxSar_req_V_V_full_n;
output   txEng2rxSar_req_V_V_write;
output  [15:0] txEng_ipMetaFifo_V_V_din;
input   txEng_ipMetaFifo_V_V_full_n;
output   txEng_ipMetaFifo_V_V_write;
output  [0:0] txEng_isLookUpFifo_V_din;
input   txEng_isLookUpFifo_V_full_n;
output   txEng_isLookUpFifo_V_write;
output  [15:0] txEng2sLookup_rev_req_V_V_din;
input   txEng2sLookup_rev_req_V_V_full_n;
output   txEng2sLookup_rev_req_V_V_write;
output  [99:0] txEng_tcpMetaFifo_V_din;
input   txEng_tcpMetaFifo_V_full_n;
output   txEng_tcpMetaFifo_V_write;
output  [95:0] txEng_tupleShortCutFifo_V_din;
input   txEng_tupleShortCutFifo_V_full_n;
output   txEng_tupleShortCutFifo_V_write;
output  [18:0] txEng2timer_setRetransmitTimer_din;
input   txEng2timer_setRetransmitTimer_full_n;
output   txEng2timer_setRetransmitTimer_write;
output  [71:0] txMetaloader2memAccessBreakdow_din;
input   txMetaloader2memAccessBreakdow_full_n;
output   txMetaloader2memAccessBreakdow_write;
output  [15:0] txEng2timer_setProbeTimer_V_V_din;
input   txEng2timer_setProbeTimer_V_V_full_n;
output   txEng2timer_setProbeTimer_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eventEng2txEng_event_V_read;
reg txSar2txEng_upd_rsp_V_read;
reg rxSar2txEng_rsp_V_read;
reg txEngFifoReadCount_V_V_write;
reg[52:0] txEng2txSar_upd_req_V_din;
reg txEng2txSar_upd_req_V_write;
reg txEng2rxSar_req_V_V_write;
reg[15:0] txEng_ipMetaFifo_V_V_din;
reg txEng_ipMetaFifo_V_V_write;
reg[0:0] txEng_isLookUpFifo_V_din;
reg txEng_isLookUpFifo_V_write;
reg txEng2sLookup_rev_req_V_V_write;
reg[99:0] txEng_tcpMetaFifo_V_din;
reg txEng_tcpMetaFifo_V_write;
reg txEng_tupleShortCutFifo_V_write;
reg[18:0] txEng2timer_setRetransmitTimer_din;
reg txEng2timer_setRetransmitTimer_write;
reg[71:0] txMetaloader2memAccessBreakdow_din;
reg txMetaloader2memAccessBreakdow_write;
reg txEng2timer_setProbeTimer_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_478_p3;
wire   [0:0] tmp_41_fu_1464_p2;
wire   [0:0] grp_nbreadreq_fu_492_p3;
wire   [0:0] grp_nbreadreq_fu_506_p3;
wire   [0:0] grp_fu_1377_p2;
reg    ap_sig_bdd_148;
reg   [0:0] ml_FsmState_V_load_reg_2519;
reg   [0:0] tmp_reg_2537;
reg    ap_sig_bdd_162;
reg   [0:0] ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_reg_2537_pp0_it1;
reg   [2:0] resetEvent_type_1_reg_2541;
reg   [2:0] ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1;
reg   [0:0] tmp_s_reg_2588;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_2588_pp0_it1;
reg   [0:0] tmp_i_reg_2592;
reg   [0:0] ap_reg_ppstg_tmp_i_reg_2592_pp0_it1;
reg   [2:0] resetEvent_type_reg_2596;
reg   [2:0] ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1;
reg   [0:0] tmp_41_reg_2533;
reg   [0:0] ap_reg_ppstg_tmp_41_reg_2533_pp0_it1;
reg   [0:0] tmp_42_reg_2626;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_2626_pp0_it1;
reg   [0:0] tmp_34_reg_2630;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_2630_pp0_it1;
reg   [0:0] ml_sarLoaded_load_reg_2523;
reg   [0:0] ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1;
reg   [0:0] tmp_55_reg_2778;
reg   [0:0] brmerge2_reg_2634;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_2634_pp0_it1;
reg   [0:0] tmp_69_reg_2782;
reg   [0:0] tmp_33_reg_2648;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2648_pp0_it1;
reg   [0:0] tmp_39_reg_2652;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_2652_pp0_it1;
reg   [0:0] tmp_38_reg_2666;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_2666_pp0_it1;
reg   [0:0] tmp_32_reg_2670;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2670_pp0_it1;
reg   [0:0] tmp_37_reg_2674;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_2674_pp0_it1;
reg   [0:0] tmp_31_reg_2688;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_2688_pp0_it1;
reg   [0:0] demorgan_reg_2713;
reg   [0:0] ap_reg_ppstg_demorgan_reg_2713_pp0_it1;
reg   [0:0] brmerge1_reg_2692;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_2692_pp0_it1;
reg   [0:0] tmp_72_reg_2796;
reg   [0:0] tmp_30_reg_2725;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2725_pp0_it1;
reg   [0:0] tmp_46_reg_2743;
reg   [0:0] ap_reg_ppstg_tmp_46_reg_2743_pp0_it1;
reg   [0:0] tmp_53_reg_2747;
reg   [0:0] ap_reg_ppstg_tmp_53_reg_2747_pp0_it1;
reg   [0:0] tmp_67_reg_2755;
reg   [0:0] ap_reg_ppstg_tmp_67_reg_2755_pp0_it1;
reg   [0:0] brmerge_reg_2729;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2729_pp0_it1;
reg   [0:0] tmp_52_reg_2759;
reg   [0:0] ap_reg_ppstg_tmp_52_reg_2759_pp0_it1;
reg   [0:0] tmp_73_reg_2805;
reg    ap_sig_bdd_535;
reg   [0:0] ml_FsmState_V = 1'b0;
reg   [15:0] ml_curEvent_sessionID_V = 16'b0000000000000000;
reg   [2:0] ml_curEvent_rt_count_V = 3'b000;
reg   [0:0] ml_sarLoaded = 1'b0;
reg   [31:0] ml_randomValue_V = 32'b1010110001000110000000110101111;
reg   [1:0] ml_segmentCount_V = 2'b00;
reg   [2:0] ml_curEvent_type = 3'b000;
reg   [15:0] ml_curEvent_address_V = 16'b0000000000000000;
reg   [15:0] ml_curEvent_length_V = 16'b0000000000000000;
reg   [31:0] ml_curEvent_tuple_srcIp_V = 32'b00000000000000000000000000000000;
reg   [31:0] ml_curEvent_tuple_dstIp_V = 32'b00000000000000000000000000000000;
reg   [15:0] ml_curEvent_tuple_srcPort_V = 16'b0000000000000000;
reg   [15:0] ml_curEvent_tuple_dstPort_V = 16'b0000000000000000;
reg   [31:0] rxSar_recvd_V = 32'b00000000000000000000000000000000;
reg   [15:0] rxSar_appd_V = 16'b0000000000000000;
reg   [31:0] txSar_ackd_V = 32'b00000000000000000000000000000000;
reg   [31:0] txSar_not_ackd_V = 32'b00000000000000000000000000000000;
reg   [15:0] txSar_min_window_V = 16'b0000000000000000;
reg   [15:0] txSar_app_V = 16'b0000000000000000;
reg   [0:0] txSar_finReady = 1'b0;
reg   [0:0] txSar_finSent = 1'b0;
reg   [31:0] p_Val2_9_reg_629;
reg   [31:0] ap_reg_ppstg_p_Val2_9_reg_629_pp0_it1;
reg   [31:0] tmp_seqNumb_V_2_reg_670;
reg   [31:0] ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it1;
reg   [31:0] p_Val2_8_reg_694;
reg   [31:0] ap_reg_ppstg_p_Val2_8_reg_694_pp0_it1;
reg   [31:0] p_Val2_7_reg_775;
reg   [31:0] ap_reg_ppstg_p_Val2_7_reg_775_pp0_it1;
reg   [31:0] tmp_not_ackd_V_6_reg_832;
reg   [31:0] ap_reg_ppstg_tmp_not_ackd_V_6_reg_832_pp0_it1;
reg   [31:0] tmp_ackNumb_V_2_reg_1153;
reg   [31:0] p_Val2_10_reg_1187;
reg   [31:0] tmp_ackNumb_V_3_reg_1198;
reg   [15:0] tmp_V_4_reg_1221;
reg   [31:0] tmp_ackNumb_V_4_reg_1234;
reg   [10:0] tmp_V_3_reg_1257;
reg   [31:0] reg_1429;
reg   [31:0] ap_reg_ppstg_reg_1429_pp0_it1;
wire   [15:0] grp_fu_1382_p4;
reg   [31:0] t_V_reg_2527;
reg   [31:0] ap_reg_ppstg_t_V_reg_2527_pp0_it1;
wire   [2:0] resetEvent_type_1_fu_1470_p1;
reg   [15:0] tmp_V_reg_2545;
reg   [15:0] ap_reg_ppstg_tmp_V_reg_2545_pp0_it1;
reg   [15:0] this_assign_16_load_2_new_reg_2558;
reg   [15:0] tmp_length_V_load_new_reg_2563;
reg   [31:0] tmp_tuple_srcIp_V_load_new_reg_2568;
reg   [31:0] tmp_tuple_dstIp_V_load_new_reg_2573;
reg   [15:0] tmp_tuple_srcPort_V_load_new_reg_2578;
reg   [15:0] tmp_tuple_dstPort_V_load_new_reg_2583;
wire   [0:0] grp_fu_1285_p2;
wire   [31:0] tmp_172_fu_1656_p1;
wire   [31:0] tmp_ackNumb_V_1_fu_1671_p1;
reg   [31:0] tmp_ackNumb_V_1_reg_2656;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_1_reg_2656_pp0_it1;
wire   [31:0] tmp_157_fu_1681_p1;
wire   [31:0] tmp_ackNumb_V_fu_1727_p1;
reg   [31:0] tmp_ackNumb_V_reg_2678;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_reg_2678_pp0_it1;
wire   [15:0] windowSize_V_5_fu_1752_p2;
reg   [15:0] windowSize_V_5_reg_2683;
reg   [15:0] ap_reg_ppstg_windowSize_V_5_reg_2683_pp0_it1;
wire   [31:0] tmp_167_fu_1758_p1;
wire   [15:0] tmp_184_fu_1777_p1;
reg   [15:0] tmp_184_reg_2701;
reg   [15:0] ap_reg_ppstg_tmp_184_reg_2701_pp0_it1;
wire   [15:0] currLength_V_1_fu_1795_p2;
reg   [15:0] currLength_V_1_reg_2706;
wire   [0:0] demorgan_fu_1807_p2;
wire   [0:0] tmp_62_fu_1813_p2;
wire   [0:0] tmp_66_fu_1826_p2;
wire   [31:0] tmp_163_fu_1844_p1;
wire   [15:0] tmp_177_fu_1859_p1;
reg   [15:0] tmp_177_reg_2738;
reg   [15:0] ap_reg_ppstg_tmp_177_reg_2738_pp0_it1;
wire   [0:0] tmp_46_fu_1908_p2;
wire   [0:0] tmp_53_fu_1914_p2;
wire   [0:0] or_cond_fu_1926_p2;
reg   [0:0] txSar_finReady_loc_phi_fu_812_p6;
wire   [0:0] tmp_67_fu_1932_p2;
wire   [0:0] tmp_52_fu_1949_p2;
wire   [31:0] tmp_not_ackd_V_4_fu_1972_p3;
reg   [31:0] tmp_not_ackd_V_4_reg_2763;
reg   [31:0] ap_reg_ppstg_tmp_not_ackd_V_4_reg_2763_pp0_it1;
wire   [10:0] meta_length_V_load_s_fu_1981_p3;
wire   [15:0] windowSize_V_6_fu_2041_p2;
reg   [15:0] windowSize_V_6_reg_2773;
wire   [0:0] tmp_55_fu_2058_p2;
wire   [0:0] tmp_69_fu_2068_p2;
wire   [15:0] windowSize_V_4_fu_2084_p2;
reg   [15:0] windowSize_V_4_reg_2786;
wire   [14:0] slowstart_threshold_V_fu_2104_p3;
reg   [14:0] slowstart_threshold_V_reg_2791;
wire   [0:0] tmp_72_fu_2112_p2;
wire   [15:0] windowSize_V_fu_2128_p2;
reg   [15:0] windowSize_V_reg_2800;
wire   [0:0] tmp_73_fu_2134_p2;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0;
reg   [0:0] txSar_ackd_V_flag_9_phi_fu_605_p6;
wire   [31:0] tmp_173_fu_1666_p1;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0;
reg   [31:0] txSar_ackd_V_new_9_phi_fu_619_p6;
wire   [31:0] ap_reg_phiprechg_p_Val2_9_reg_629pp0_it0;
reg   [31:0] p_Val2_9_phi_fu_632_p6;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_641pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_s_phi_fu_644_p4;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0;
reg   [0:0] txSar_ackd_V_flag_6_phi_fu_653_p4;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_8_reg_661pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_8_phi_fu_664_p4;
wire   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
reg   [31:0] tmp_seqNumb_V_2_phi_fu_673_p4;
wire   [31:0] tmp_153_fu_1704_p1;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0;
reg   [0:0] txSar_ackd_V_flag_2_phi_fu_683_p6;
wire   [31:0] ap_reg_phiprechg_p_Val2_8_reg_694pp0_it0;
reg   [31:0] p_Val2_8_phi_fu_697_p6;
wire   [31:0] tmp_168_fu_1768_p1;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0;
reg   [31:0] txSar_not_ackd_V_loc_1_phi_fu_709_p6;
wire   [0:0] ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0;
reg   [0:0] txSar_finSent_loc_phi_fu_720_p6;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0;
reg   [0:0] txSar_ackd_V_flag_3_phi_fu_732_p4;
wire   [31:0] tmp_65_fu_1819_p2;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0;
reg   [31:0] txSar_ackd_V_new_3_phi_fu_743_p4;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0;
reg   [0:0] txSar_ackd_V_flag_phi_fu_753_p6;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0;
reg   [31:0] txSar_ackd_V_loc_phi_fu_767_p6;
wire   [31:0] tmp_164_fu_1854_p1;
wire   [31:0] ap_reg_phiprechg_p_Val2_7_reg_775pp0_it0;
reg   [31:0] p_Val2_7_phi_fu_778_p6;
wire   [15:0] ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0;
reg   [15:0] txSar_min_window_V_loc_phi_fu_790_p6;
wire   [15:0] ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0;
reg   [15:0] txSar_app_V_loc_phi_fu_801_p6;
wire   [0:0] ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0;
wire   [0:0] ap_reg_phiprechg_txSar_not_ackd_V_flag_1_reg_821pp0_it0;
reg   [0:0] txSar_not_ackd_V_flag_1_phi_fu_824_p4;
wire   [31:0] tmp_71_fu_1942_p2;
wire   [31:0] ap_reg_phiprechg_tmp_not_ackd_V_6_reg_832pp0_it0;
reg   [31:0] tmp_not_ackd_V_6_phi_fu_835_p4;
wire   [10:0] tmp_178_fu_1869_p1;
wire   [10:0] ap_reg_phiprechg_meta_length_V_load_1_reg_843pp0_it0;
reg   [10:0] meta_length_V_load_1_phi_fu_846_p4;
wire   [0:0] txSar_not_ackd_V_flag_2_fu_1965_p2;
wire   [0:0] ap_reg_phiprechg_txSar_not_ackd_V_flag_3_reg_854pp0_it0;
reg   [0:0] txSar_not_ackd_V_flag_3_phi_fu_857_p8;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_3_reg_870pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_3_phi_fu_873_p8;
wire   [31:0] grp_fu_1410_p2;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_884pp0_it0;
reg   [0:0] txSar_ackd_V_flag_s_phi_fu_887_p42;
wire   [31:0] tmp_160_fu_1651_p1;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_s_reg_953pp0_it0;
reg   [31:0] txSar_ackd_V_new_s_phi_fu_956_p42;
wire   [31:0] tmp_149_fu_1737_p1;
wire   [0:0] ap_reg_phiprechg_txSar_not_ackd_V_flag_7_reg_1018pp0_it0;
reg   [0:0] txSar_not_ackd_V_flag_7_phi_fu_1021_p42;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_1_reg_1087pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_1_phi_fu_1090_p42;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it1;
wire   [15:0] ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it0;
reg   [15:0] ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it1;
wire   [31:0] ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it0;
reg   [31:0] ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it1;
reg   [31:0] p_Val2_10_phi_fu_1190_p4;
wire   [31:0] tmp_56_fu_2047_p2;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it1;
wire   [15:0] ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it0;
reg   [15:0] ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it1;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it1;
wire   [10:0] ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it0;
reg   [10:0] ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it1;
wire   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it1;
reg   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it2;
wire   [52:0] tmp_7_fu_2151_p3;
wire   [52:0] tmp_6_fu_2159_p3;
wire   [52:0] tmp_5_fu_2167_p3;
wire   [52:0] tmp_4_fu_2175_p3;
wire   [52:0] tmp_3_fu_2183_p3;
wire   [52:0] tmp_2_fu_2191_p3;
wire   [52:0] tmp_1_fu_2199_p3;
wire   [52:0] tmp_361175_fu_2270_p4;
wire   [52:0] tmp_351155_fu_2287_p4;
wire   [52:0] tmp_301078_fu_2319_p4;
wire   [52:0] tmp_25_fu_2349_p4;
wire   [52:0] tmp_17_fu_2396_p4;
wire   [52:0] tmp_10_fu_2452_p4;
wire   [52:0] tmp_11_fu_2463_p4;
wire   [15:0] tmp_V_2_fu_2473_p1;
wire   [99:0] tmp_421296_fu_2215_p5;
wire   [99:0] tmp_391218_fu_2228_p5;
wire   [99:0] tmp_371195_fu_2298_p5;
wire   [99:0] tmp_311098_fu_2330_p4;
wire   [99:0] tmp_26_fu_2360_p3;
wire   [99:0] tmp_23_fu_2378_p5;
wire   [99:0] tmp_19_fu_2425_p6;
wire   [99:0] tmp_13_fu_2496_p6;
wire   [18:0] tmp_381212_fu_2310_p3;
wire   [18:0] tmp_321115_fu_2340_p3;
wire   [18:0] tmp_27_fu_2369_p3;
wire   [18:0] tmp_20_fu_2439_p3;
wire   [18:0] tmp_14_fu_2510_p3;
wire   [71:0] tmp_18_fu_2411_p6;
wire   [71:0] tmp_12_fu_2482_p6;
wire   [2:0] resetEvent_rt_count_V_fu_1510_p4;
wire   [31:0] tmp_51_fu_1579_p2;
wire   [31:0] p_2_fu_1692_p2;
wire   [31:0] p_6_fu_1715_p2;
wire   [1:0] tmp_68_fu_1832_p2;
wire   [0:0] grp_fu_1377_p1;
wire   [31:0] tmp_171_fu_1686_p2;
wire   [31:0] tmp_147_fu_1709_p2;
wire   [15:0] tmp_152_fu_1742_p1;
wire   [15:0] tmp_43_fu_1746_p2;
wire   [15:0] tmp_183_fu_1773_p1;
wire   [15:0] tmp_48_fu_1781_p2;
wire   [15:0] p_1_v_fu_1787_p3;
wire   [0:0] tmp_49_fu_1801_p2;
wire   [15:0] currLength_V_fu_1863_p2;
wire   [15:0] tmp_179_fu_1874_p1;
wire   [15:0] usedLength_V_fu_1878_p2;
wire   [0:0] tmp_45_fu_1884_p2;
wire   [15:0] usableWindow_V_fu_1890_p2;
wire   [15:0] usableWindow_V_1_fu_1896_p3;
wire   [0:0] grp_fu_1418_p2;
wire   [0:0] tmp_64_fu_1920_p2;
wire   [31:0] tmp_70_fu_1938_p1;
wire   [31:0] tmp_58_fu_1955_p1;
wire   [31:0] tmp_59_fu_1959_p2;
wire   [10:0] tmp_180_fu_1904_p1;
wire   [15:0] tmp_186_fu_2031_p1;
wire   [15:0] tmp_50_fu_2035_p2;
wire   [15:0] tmp_187_fu_2054_p1;
wire   [15:0] tmp_188_fu_2064_p1;
wire   [15:0] tmp_182_fu_2074_p1;
wire   [15:0] tmp_47_fu_2078_p2;
wire   [0:0] tmp_54_fu_2090_p2;
wire   [14:0] slowstart_threshold_V_cast_fu_2095_p4;
wire   [15:0] tmp_176_fu_2118_p1;
wire   [15:0] tmp_44_fu_2122_p2;
wire   [31:0] tmp_not_ackd_V_2_fu_2281_p2;
wire   [31:0] grp_fu_1424_p2;
wire   [31:0] tmp_not_ackd_V_3_fu_2393_p1;
wire   [6:0] tmp_185_fu_2389_p1;
wire   [22:0] tmp_bbt_V_1_fu_2407_p1;
wire   [6:0] tmp_181_fu_2448_p1;
wire   [22:0] tmp_bbt_V_fu_2478_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_1220;
reg    ap_sig_bdd_542;
reg    ap_sig_bdd_783;
reg    ap_sig_bdd_990;
reg    ap_sig_bdd_940;
reg    ap_sig_bdd_947;
reg    ap_sig_bdd_1027;
reg    ap_sig_bdd_1033;
reg    ap_sig_bdd_38;
reg    ap_sig_bdd_50;
reg    ap_sig_bdd_951;
reg    ap_sig_bdd_1229;
reg    ap_sig_bdd_1205;
reg    ap_sig_bdd_88;
reg    ap_sig_bdd_95;
reg    ap_sig_bdd_114;
reg    ap_sig_bdd_122;
reg    ap_sig_bdd_130;
reg    ap_sig_bdd_2073;
reg    ap_sig_bdd_2072;
reg    ap_sig_bdd_102;
reg    ap_sig_bdd_310;
reg    ap_sig_bdd_336;
reg    ap_sig_bdd_351;
reg    ap_sig_bdd_408;
reg    ap_sig_bdd_470;
reg    ap_sig_bdd_1255;
reg    ap_sig_bdd_185;
reg    ap_sig_bdd_196;
reg    ap_sig_bdd_204;
reg    ap_sig_bdd_207;
reg    ap_sig_bdd_211;
reg    ap_sig_bdd_215;
reg    ap_sig_bdd_219;
reg    ap_sig_bdd_294;
reg    ap_sig_bdd_299;
reg    ap_sig_bdd_333;
reg    ap_sig_bdd_344;
reg    ap_sig_bdd_397;
reg    ap_sig_bdd_452;
reg    ap_sig_bdd_463;
reg    ap_sig_bdd_240;
reg    ap_sig_bdd_261;
reg    ap_sig_bdd_373;
reg    ap_sig_bdd_68;
reg    ap_sig_bdd_799;
reg    ap_sig_bdd_765;
reg    ap_sig_bdd_1178;
reg    ap_sig_bdd_1187;
reg    ap_sig_bdd_1183;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_1220) begin
            ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it1 <= p_Val2_9_phi_fu_632_p6;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it1 <= ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2))))) begin
        ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it1 <= meta_length_V_load_1_phi_fu_846_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_52_fu_1949_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_53_fu_1914_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_53_fu_1914_p2)))))) begin
        ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it1 <= ap_const_lv11_5B4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2))))) begin
        ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it1 <= meta_length_V_load_s_fu_1981_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it1 <= ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_990) begin
            ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it1 <= currLength_V_1_fu_1795_p2;
        end else if (ap_sig_bdd_783) begin
            ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it1 <= ap_const_lv16_5B4;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it1 <= ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it1 <= tmp_172_fu_1656_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it1 <= tmp_167_fu_1758_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it1 <= tmp_163_fu_1844_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_947) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it1 <= tmp_157_fu_1681_p1;
        end else if (ap_sig_bdd_940) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it1 <= ml_randomValue_V;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it1 <= ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it1 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it1 <= txSar_app_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it1 <= ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_62_fu_1813_p2) & (ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_62_fu_1813_p2) & (ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_62_fu_1813_p2) & ~(ap_const_lv1_0 == tmp_66_fu_1826_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_62_fu_1813_p2) & ~(ap_const_lv1_0 == tmp_66_fu_1826_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & (ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & (ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & (ap_const_lv1_0 == or_cond_fu_1926_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & (ap_const_lv1_0 == or_cond_fu_1926_p2)))))) begin
        ml_FsmState_V <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_FsmState_V <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_62_fu_1813_p2) & ~(ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_62_fu_1813_p2) & ~(ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & ~(ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6) & ~(ap_const_lv1_0 == or_cond_fu_1926_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & ~(ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6) & ~(ap_const_lv1_0 == or_cond_fu_1926_p2)))))) begin
        ml_curEvent_type <= ap_const_lv3_5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_type <= resetEvent_type_1_fu_1470_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_951) begin
            ml_randomValue_V <= p_6_fu_1715_p2;
        end else if (ap_sig_bdd_940) begin
            ml_randomValue_V <= p_2_fu_1692_p2;
        end else if (ap_sig_bdd_50) begin
            ml_randomValue_V <= tmp_51_fu_1579_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1)))))) begin
        ml_sarLoaded <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_sarLoaded <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_783) begin
            ml_segmentCount_V <= tmp_68_fu_1832_p2;
        end else if ((ml_FsmState_V == ap_const_lv1_0)) begin
            ml_segmentCount_V <= ap_const_lv2_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1205) begin
        if (ap_sig_bdd_1229) begin
            p_Val2_10_reg_1187 <= tmp_56_fu_2047_p2;
        end else if ((ap_true == ap_true)) begin
            p_Val2_10_reg_1187 <= ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_7_reg_775 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_7_reg_775 <= txSar_not_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_7_reg_775 <= ap_reg_phiprechg_p_Val2_7_reg_775pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_8_reg_694 <= tmp_168_fu_1768_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_8_reg_694 <= txSar_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_8_reg_694 <= ap_reg_phiprechg_p_Val2_8_reg_694pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_9_reg_629 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_9_reg_629 <= txSar_not_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_9_reg_629 <= ap_reg_phiprechg_p_Val2_9_reg_629pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_130) begin
            rxSar_recvd_V <= tmp_163_fu_1844_p1;
        end else if (ap_sig_bdd_122) begin
            rxSar_recvd_V <= tmp_167_fu_1758_p1;
        end else if (ap_sig_bdd_114) begin
            rxSar_recvd_V <= tmp_ackNumb_V_fu_1727_p1;
        end else if (ap_sig_bdd_95) begin
            rxSar_recvd_V <= tmp_ackNumb_V_1_fu_1671_p1;
        end else if (ap_sig_bdd_88) begin
            rxSar_recvd_V <= tmp_172_fu_1656_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_1033) begin
            tmp_not_ackd_V_6_reg_832 <= p_Val2_7_phi_fu_778_p6;
        end else if (ap_sig_bdd_1027) begin
            tmp_not_ackd_V_6_reg_832 <= tmp_71_fu_1942_p2;
        end else if ((ap_true == ap_true)) begin
            tmp_not_ackd_V_6_reg_832 <= ap_reg_phiprechg_tmp_not_ackd_V_6_reg_832pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_542) begin
        if (ap_sig_bdd_102) begin
            tmp_seqNumb_V_2_reg_670 <= tmp_153_fu_1704_p1;
        end else if (ap_sig_bdd_951) begin
            tmp_seqNumb_V_2_reg_670 <= ml_randomValue_V;
        end else if ((ap_true == ap_true)) begin
            tmp_seqNumb_V_2_reg_670 <= ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it2 <= ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it1;
        tmp_V_3_reg_1257 <= ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it1;
        tmp_V_4_reg_1221 <= ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it1;
        tmp_ackNumb_V_2_reg_1153 <= ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it1;
        tmp_ackNumb_V_3_reg_1198 <= ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it1;
        tmp_ackNumb_V_4_reg_1234 <= ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 <= brmerge1_reg_2692;
        ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 <= brmerge2_reg_2634;
        ap_reg_ppstg_brmerge_reg_2729_pp0_it1 <= brmerge_reg_2729;
        ap_reg_ppstg_demorgan_reg_2713_pp0_it1 <= demorgan_reg_2713;
        ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 <= ml_FsmState_V_load_reg_2519;
        ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 <= ml_sarLoaded_load_reg_2523;
        ap_reg_ppstg_p_Val2_7_reg_775_pp0_it1 <= p_Val2_7_reg_775;
        ap_reg_ppstg_p_Val2_8_reg_694_pp0_it1 <= p_Val2_8_reg_694;
        ap_reg_ppstg_p_Val2_9_reg_629_pp0_it1 <= p_Val2_9_reg_629;
        ap_reg_ppstg_reg_1429_pp0_it1 <= reg_1429;
        ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1 <= resetEvent_type_1_reg_2541;
        ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 <= resetEvent_type_reg_2596;
        ap_reg_ppstg_t_V_reg_2527_pp0_it1 <= t_V_reg_2527;
        ap_reg_ppstg_tmp_177_reg_2738_pp0_it1 <= tmp_177_reg_2738;
        ap_reg_ppstg_tmp_184_reg_2701_pp0_it1 <= tmp_184_reg_2701;
        ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 <= tmp_30_reg_2725;
        ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 <= tmp_31_reg_2688;
        ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 <= tmp_32_reg_2670;
        ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 <= tmp_33_reg_2648;
        ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 <= tmp_34_reg_2630;
        ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 <= tmp_37_reg_2674;
        ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 <= tmp_38_reg_2666;
        ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 <= tmp_39_reg_2652;
        ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 <= tmp_41_reg_2533;
        ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 <= tmp_42_reg_2626;
        ap_reg_ppstg_tmp_46_reg_2743_pp0_it1 <= tmp_46_reg_2743;
        ap_reg_ppstg_tmp_52_reg_2759_pp0_it1 <= tmp_52_reg_2759;
        ap_reg_ppstg_tmp_53_reg_2747_pp0_it1 <= tmp_53_reg_2747;
        ap_reg_ppstg_tmp_67_reg_2755_pp0_it1 <= tmp_67_reg_2755;
        ap_reg_ppstg_tmp_V_reg_2545_pp0_it1 <= tmp_V_reg_2545;
        ap_reg_ppstg_tmp_ackNumb_V_1_reg_2656_pp0_it1 <= tmp_ackNumb_V_1_reg_2656;
        ap_reg_ppstg_tmp_ackNumb_V_reg_2678_pp0_it1 <= tmp_ackNumb_V_reg_2678;
        ap_reg_ppstg_tmp_i_reg_2592_pp0_it1 <= tmp_i_reg_2592;
        ap_reg_ppstg_tmp_not_ackd_V_4_reg_2763_pp0_it1 <= tmp_not_ackd_V_4_reg_2763;
        ap_reg_ppstg_tmp_not_ackd_V_6_reg_832_pp0_it1 <= tmp_not_ackd_V_6_reg_832;
        ap_reg_ppstg_tmp_reg_2537_pp0_it1 <= tmp_reg_2537;
        ap_reg_ppstg_tmp_s_reg_2588_pp0_it1 <= tmp_s_reg_2588;
        ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it1 <= tmp_seqNumb_V_2_reg_670;
        ap_reg_ppstg_windowSize_V_5_reg_2683_pp0_it1 <= windowSize_V_5_reg_2683;
        ml_FsmState_V_load_reg_2519 <= ml_FsmState_V;
        ml_sarLoaded_load_reg_2523 <= ml_sarLoaded;
        t_V_reg_2527 <= ml_randomValue_V;
        tmp_41_reg_2533 <= tmp_41_fu_1464_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        brmerge1_reg_2692 <= grp_fu_1377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        brmerge2_reg_2634 <= grp_fu_1377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        brmerge_reg_2729 <= grp_fu_1377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        currLength_V_1_reg_2706 <= currLength_V_1_fu_1795_p2;
        demorgan_reg_2713 <= demorgan_fu_1807_p2;
        tmp_184_reg_2701 <= tmp_184_fu_1777_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & ~(ap_const_lv1_0 == tmp_reg_2537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_address_V <= this_assign_16_load_2_new_reg_2558;
        ml_curEvent_length_V <= tmp_length_V_load_new_reg_2563;
        ml_curEvent_tuple_dstIp_V <= tmp_tuple_dstIp_V_load_new_reg_2573;
        ml_curEvent_tuple_dstPort_V <= tmp_tuple_dstPort_V_load_new_reg_2583;
        ml_curEvent_tuple_srcIp_V <= tmp_tuple_srcIp_V_load_new_reg_2568;
        ml_curEvent_tuple_srcPort_V <= tmp_tuple_srcPort_V_load_new_reg_2578;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_rt_count_V <= {{eventEng2txEng_event_V_dout[ap_const_lv32_35 : ap_const_lv32_33]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_sessionID_V <= ap_reg_ppstg_tmp_V_reg_2545_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        reg_1429 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        resetEvent_type_1_reg_2541 <= resetEvent_type_1_fu_1470_p1;
        this_assign_16_load_2_new_reg_2558 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_22 : ap_const_lv32_13]}};
        tmp_V_reg_2545 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_12 : ap_const_lv32_3]}};
        tmp_length_V_load_new_reg_2563 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_32 : ap_const_lv32_23]}};
        tmp_tuple_dstIp_V_load_new_reg_2573 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_75 : ap_const_lv32_56]}};
        tmp_tuple_dstPort_V_load_new_reg_2583 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_95 : ap_const_lv32_86]}};
        tmp_tuple_srcIp_V_load_new_reg_2568 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_55 : ap_const_lv32_36]}};
        tmp_tuple_srcPort_V_load_new_reg_2578 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_85 : ap_const_lv32_76]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        resetEvent_type_reg_2596 <= ml_curEvent_type;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxSar_appd_V <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2523) & (ap_const_lv3_1 == resetEvent_type_reg_2596) & (ap_const_lv1_0 == tmp_31_reg_2688) & (ap_const_lv1_0 == demorgan_reg_2713)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_1 == resetEvent_type_reg_2596) & ~(ap_const_lv1_0 == tmp_31_reg_2688) & ~(ap_const_lv1_0 == brmerge1_reg_2692) & (ap_const_lv1_0 == demorgan_reg_2713))))) begin
        slowstart_threshold_V_reg_2791 <= slowstart_threshold_V_fu_2104_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        tmp_177_reg_2738 <= tmp_177_fu_1859_p1;
        tmp_46_reg_2743 <= tmp_46_fu_1908_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_30_reg_2725 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_31_reg_2688 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_2))))) begin
        tmp_32_reg_2670 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_33_reg_2648 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_34_reg_2630 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))))) begin
        tmp_37_reg_2674 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_38_reg_2666 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_39_reg_2652 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_42_reg_2626 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2))))) begin
        tmp_52_reg_2759 <= tmp_52_fu_1949_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2))))) begin
        tmp_53_reg_2747 <= tmp_53_fu_1914_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & (ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2523) & ~(ap_const_lv1_0 == tmp_41_reg_2533)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & ~(ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == brmerge2_reg_2634) & ~(ap_const_lv1_0 == tmp_41_reg_2533))))) begin
        tmp_55_reg_2778 <= tmp_55_fu_2058_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2))))) begin
        tmp_67_reg_2755 <= tmp_67_fu_1932_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & (ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2523)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & ~(ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == brmerge2_reg_2634))))) begin
        tmp_69_reg_2782 <= tmp_69_fu_2068_p2;
        windowSize_V_6_reg_2773 <= windowSize_V_6_fu_2041_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2523) & (ap_const_lv3_1 == resetEvent_type_reg_2596) & (ap_const_lv1_0 == tmp_31_reg_2688)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_1 == resetEvent_type_reg_2596) & ~(ap_const_lv1_0 == tmp_31_reg_2688) & ~(ap_const_lv1_0 == brmerge1_reg_2692))))) begin
        tmp_72_reg_2796 <= tmp_72_fu_2112_p2;
        windowSize_V_4_reg_2786 <= windowSize_V_4_fu_2084_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2523) & (ap_const_lv3_0 == resetEvent_type_reg_2596) & (ap_const_lv1_0 == tmp_30_reg_2725)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_0 == resetEvent_type_reg_2596) & ~(ap_const_lv1_0 == tmp_30_reg_2725) & ~(ap_const_lv1_0 == brmerge_reg_2729))))) begin
        tmp_73_reg_2805 <= tmp_73_fu_2134_p2;
        windowSize_V_reg_2800 <= windowSize_V_fu_2128_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_ackNumb_V_1_reg_2656 <= tmp_ackNumb_V_1_fu_1671_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_ackNumb_V_reg_2678 <= tmp_ackNumb_V_fu_1727_p1;
        windowSize_V_5_reg_2683 <= windowSize_V_5_fu_1752_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv3_6 == resetEvent_type_1_fu_1470_p1))) begin
        tmp_i_reg_2592 <= grp_fu_1285_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2))))) begin
        tmp_not_ackd_V_4_reg_2763 <= tmp_not_ackd_V_4_fu_1972_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_reg_2537 <= tmp_nbreadreq_fu_478_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv3_3 == resetEvent_type_1_fu_1470_p1))) begin
        tmp_s_reg_2588 <= grp_fu_1285_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == txSar_ackd_V_flag_s_phi_fu_887_p42))) begin
        txSar_ackd_V <= txSar_ackd_V_new_s_phi_fu_956_p42;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txSar_app_V <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
        txSar_finReady <= txSar2txEng_upd_rsp_V_dout[ap_const_lv32_60];
        txSar_finSent <= txSar2txEng_upd_rsp_V_dout[ap_const_lv32_61];
        txSar_min_window_V <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == txSar_not_ackd_V_flag_7_phi_fu_1021_p42))) begin
        txSar_not_ackd_V <= txSar_not_ackd_V_new_1_phi_fu_1090_p42;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// eventEng2txEng_event_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_nbreadreq_fu_478_p3 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535 or ml_FsmState_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        eventEng2txEng_event_V_read = ap_const_logic_1;
    end else begin
        eventEng2txEng_event_V_read = ap_const_logic_0;
    end
end

/// meta_length_V_load_1_phi_fu_846_p4 assign process. ///
always @ (tmp_178_fu_1869_p1 or ap_reg_phiprechg_meta_length_V_load_1_reg_843pp0_it0 or ap_sig_bdd_1027 or ap_sig_bdd_1033 or ap_sig_bdd_38)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_1033) begin
            meta_length_V_load_1_phi_fu_846_p4 = ap_const_lv11_0;
        end else if (ap_sig_bdd_1027) begin
            meta_length_V_load_1_phi_fu_846_p4 = tmp_178_fu_1869_p1;
        end else begin
            meta_length_V_load_1_phi_fu_846_p4 = ap_reg_phiprechg_meta_length_V_load_1_reg_843pp0_it0;
        end
    end else begin
        meta_length_V_load_1_phi_fu_846_p4 = ap_reg_phiprechg_meta_length_V_load_1_reg_843pp0_it0;
    end
end

/// p_Val2_10_phi_fu_1190_p4 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it1 or ml_FsmState_V_load_reg_2519 or resetEvent_type_reg_2596 or tmp_41_reg_2533 or tmp_34_reg_2630 or ml_sarLoaded_load_reg_2523 or brmerge2_reg_2634 or ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it1 or tmp_56_fu_2047_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & (ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2523) & (ap_const_lv1_0 == tmp_41_reg_2533)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & ~(ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == brmerge2_reg_2634) & (ap_const_lv1_0 == tmp_41_reg_2533))))) begin
        p_Val2_10_phi_fu_1190_p4 = tmp_56_fu_2047_p2;
    end else begin
        p_Val2_10_phi_fu_1190_p4 = ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it1;
    end
end

/// p_Val2_7_phi_fu_778_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_p_Val2_7_reg_775pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        p_Val2_7_phi_fu_778_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_7_phi_fu_778_p6 = txSar_not_ackd_V;
    end else begin
        p_Val2_7_phi_fu_778_p6 = ap_reg_phiprechg_p_Val2_7_reg_775pp0_it0;
    end
end

/// p_Val2_8_phi_fu_697_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V or ap_reg_phiprechg_p_Val2_8_reg_694pp0_it0 or tmp_168_fu_1768_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        p_Val2_8_phi_fu_697_p6 = tmp_168_fu_1768_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_8_phi_fu_697_p6 = txSar_ackd_V;
    end else begin
        p_Val2_8_phi_fu_697_p6 = ap_reg_phiprechg_p_Val2_8_reg_694pp0_it0;
    end
end

/// p_Val2_9_phi_fu_632_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_p_Val2_9_reg_629pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2))) begin
        p_Val2_9_phi_fu_632_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_9_phi_fu_632_p6 = txSar_not_ackd_V;
    end else begin
        p_Val2_9_phi_fu_632_p6 = ap_reg_phiprechg_p_Val2_9_reg_629pp0_it0;
    end
end

/// rxSar2txEng_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxSar2txEng_rsp_V_read = ap_const_logic_1;
    end else begin
        rxSar2txEng_rsp_V_read = ap_const_logic_0;
    end
end

/// tmp_not_ackd_V_6_phi_fu_835_p4 assign process. ///
always @ (p_Val2_7_phi_fu_778_p6 or tmp_71_fu_1942_p2 or ap_reg_phiprechg_tmp_not_ackd_V_6_reg_832pp0_it0 or ap_sig_bdd_1027 or ap_sig_bdd_1033 or ap_sig_bdd_38)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_1033) begin
            tmp_not_ackd_V_6_phi_fu_835_p4 = p_Val2_7_phi_fu_778_p6;
        end else if (ap_sig_bdd_1027) begin
            tmp_not_ackd_V_6_phi_fu_835_p4 = tmp_71_fu_1942_p2;
        end else begin
            tmp_not_ackd_V_6_phi_fu_835_p4 = ap_reg_phiprechg_tmp_not_ackd_V_6_reg_832pp0_it0;
        end
    end else begin
        tmp_not_ackd_V_6_phi_fu_835_p4 = ap_reg_phiprechg_tmp_not_ackd_V_6_reg_832pp0_it0;
    end
end

/// tmp_seqNumb_V_2_phi_fu_673_p4 assign process. ///
always @ (tmp_41_fu_1464_p2 or ml_randomValue_V or ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0 or tmp_153_fu_1704_p1 or ap_sig_bdd_2073 or ap_sig_bdd_2072)
begin
    if (ap_sig_bdd_2072) begin
        if (ap_sig_bdd_2073) begin
            tmp_seqNumb_V_2_phi_fu_673_p4 = tmp_153_fu_1704_p1;
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) begin
            tmp_seqNumb_V_2_phi_fu_673_p4 = ml_randomValue_V;
        end else begin
            tmp_seqNumb_V_2_phi_fu_673_p4 = ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
        end
    end else begin
        tmp_seqNumb_V_2_phi_fu_673_p4 = ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
    end
end

/// txEng2rxSar_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1 or ap_sig_bdd_535)
begin
    if ((((((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2rxSar_req_V_V_write = ap_const_logic_1;
    end else begin
        txEng2rxSar_req_V_V_write = ap_const_logic_0;
    end
end

/// txEng2sLookup_rev_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2sLookup_rev_req_V_V_write = ap_const_logic_1;
    end else begin
        txEng2sLookup_rev_req_V_V_write = ap_const_logic_0;
    end
end

/// txEng2timer_setProbeTimer_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_tmp_46_reg_2743_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2747_pp0_it1 or ap_reg_ppstg_tmp_67_reg_2755_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or ap_reg_ppstg_tmp_52_reg_2759_pp0_it1 or ap_sig_bdd_535)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2755_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2755_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2timer_setProbeTimer_V_V_write = ap_const_logic_1;
    end else begin
        txEng2timer_setProbeTimer_V_V_write = ap_const_logic_0;
    end
end

/// txEng2timer_setRetransmitTimer_din assign process. ///
always @ (tmp_381212_fu_2310_p3 or tmp_321115_fu_2340_p3 or tmp_27_fu_2369_p3 or tmp_20_fu_2439_p3 or tmp_14_fu_2510_p3 or ap_sig_bdd_310 or ap_sig_bdd_336 or ap_sig_bdd_351 or ap_sig_bdd_408 or ap_sig_bdd_470 or ap_sig_bdd_1255)
begin
    if (ap_sig_bdd_1255) begin
        if (ap_sig_bdd_470) begin
            txEng2timer_setRetransmitTimer_din = tmp_14_fu_2510_p3;
        end else if (ap_sig_bdd_408) begin
            txEng2timer_setRetransmitTimer_din = tmp_20_fu_2439_p3;
        end else if (ap_sig_bdd_351) begin
            txEng2timer_setRetransmitTimer_din = tmp_27_fu_2369_p3;
        end else if (ap_sig_bdd_336) begin
            txEng2timer_setRetransmitTimer_din = tmp_321115_fu_2340_p3;
        end else if (ap_sig_bdd_310) begin
            txEng2timer_setRetransmitTimer_din = tmp_381212_fu_2310_p3;
        end else begin
            txEng2timer_setRetransmitTimer_din = 'bx;
        end
    end else begin
        txEng2timer_setRetransmitTimer_din = 'bx;
    end
end

/// txEng2timer_setRetransmitTimer_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2timer_setRetransmitTimer_write = ap_const_logic_1;
    end else begin
        txEng2timer_setRetransmitTimer_write = ap_const_logic_0;
    end
end

/// txEng2txSar_upd_req_V_din assign process. ///
always @ (tmp_7_fu_2151_p3 or tmp_6_fu_2159_p3 or tmp_5_fu_2167_p3 or tmp_4_fu_2175_p3 or tmp_3_fu_2183_p3 or tmp_2_fu_2191_p3 or tmp_1_fu_2199_p3 or tmp_361175_fu_2270_p4 or tmp_351155_fu_2287_p4 or tmp_301078_fu_2319_p4 or tmp_25_fu_2349_p4 or tmp_17_fu_2396_p4 or tmp_10_fu_2452_p4 or tmp_11_fu_2463_p4 or ap_sig_bdd_1255 or ap_sig_bdd_185 or ap_sig_bdd_196 or ap_sig_bdd_204 or ap_sig_bdd_207 or ap_sig_bdd_211 or ap_sig_bdd_215 or ap_sig_bdd_219 or ap_sig_bdd_294 or ap_sig_bdd_299 or ap_sig_bdd_333 or ap_sig_bdd_344 or ap_sig_bdd_397 or ap_sig_bdd_452 or ap_sig_bdd_463)
begin
    if (ap_sig_bdd_1255) begin
        if (ap_sig_bdd_463) begin
            txEng2txSar_upd_req_V_din = tmp_11_fu_2463_p4;
        end else if (ap_sig_bdd_452) begin
            txEng2txSar_upd_req_V_din = tmp_10_fu_2452_p4;
        end else if (ap_sig_bdd_397) begin
            txEng2txSar_upd_req_V_din = tmp_17_fu_2396_p4;
        end else if (ap_sig_bdd_344) begin
            txEng2txSar_upd_req_V_din = tmp_25_fu_2349_p4;
        end else if (ap_sig_bdd_333) begin
            txEng2txSar_upd_req_V_din = tmp_301078_fu_2319_p4;
        end else if (ap_sig_bdd_299) begin
            txEng2txSar_upd_req_V_din = tmp_351155_fu_2287_p4;
        end else if (ap_sig_bdd_294) begin
            txEng2txSar_upd_req_V_din = tmp_361175_fu_2270_p4;
        end else if (ap_sig_bdd_219) begin
            txEng2txSar_upd_req_V_din = tmp_1_fu_2199_p3;
        end else if (ap_sig_bdd_215) begin
            txEng2txSar_upd_req_V_din = tmp_2_fu_2191_p3;
        end else if (ap_sig_bdd_211) begin
            txEng2txSar_upd_req_V_din = tmp_3_fu_2183_p3;
        end else if (ap_sig_bdd_207) begin
            txEng2txSar_upd_req_V_din = tmp_4_fu_2175_p3;
        end else if (ap_sig_bdd_204) begin
            txEng2txSar_upd_req_V_din = tmp_5_fu_2167_p3;
        end else if (ap_sig_bdd_196) begin
            txEng2txSar_upd_req_V_din = tmp_6_fu_2159_p3;
        end else if (ap_sig_bdd_185) begin
            txEng2txSar_upd_req_V_din = tmp_7_fu_2151_p3;
        end else begin
            txEng2txSar_upd_req_V_din = 'bx;
        end
    end else begin
        txEng2txSar_upd_req_V_din = 'bx;
    end
end

/// txEng2txSar_upd_req_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1 or ap_reg_ppstg_tmp_s_reg_2588_pp0_it1 or ap_reg_ppstg_tmp_i_reg_2592_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or tmp_55_reg_2778 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_demorgan_reg_2713_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_tmp_46_reg_2743_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2747_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or ap_reg_ppstg_tmp_52_reg_2759_pp0_it1 or ap_sig_bdd_535)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_2588_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2592_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv1_0 == tmp_55_reg_2778)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == tmp_55_reg_2778) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_55_reg_2778)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_55_reg_2778))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2713_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2713_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2txSar_upd_req_V_write = ap_const_logic_1;
    end else begin
        txEng2txSar_upd_req_V_write = ap_const_logic_0;
    end
end

/// txEngFifoReadCount_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ml_FsmState_V_load_reg_2519 or tmp_reg_2537 or ap_sig_bdd_162 or ap_sig_bdd_535)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & ~(ap_const_lv1_0 == tmp_reg_2537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEngFifoReadCount_V_V_write = ap_const_logic_1;
    end else begin
        txEngFifoReadCount_V_V_write = ap_const_logic_0;
    end
end

/// txEng_ipMetaFifo_V_V_din assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535 or tmp_V_4_reg_1221 or tmp_V_2_fu_2473_p1)
begin
    if ((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_ipMetaFifo_V_V_din = tmp_V_2_fu_2473_p1;
    end else if ((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_ipMetaFifo_V_V_din = tmp_V_4_reg_1221;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_ipMetaFifo_V_V_din = ap_const_lv16_4;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_ipMetaFifo_V_V_din = ap_const_lv16_0;
    end else begin
        txEng_ipMetaFifo_V_V_din = 'bx;
    end
end

/// txEng_ipMetaFifo_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_ipMetaFifo_V_V_write = ap_const_logic_1;
    end else begin
        txEng_ipMetaFifo_V_V_write = ap_const_logic_0;
    end
end

/// txEng_isLookUpFifo_V_din assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_isLookUpFifo_V_din = ap_const_lv1_0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_isLookUpFifo_V_din = ap_const_lv1_1;
    end else begin
        txEng_isLookUpFifo_V_din = 'bx;
    end
end

/// txEng_isLookUpFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_isLookUpFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_isLookUpFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_tcpMetaFifo_V_din assign process. ///
always @ (tmp_421296_fu_2215_p5 or tmp_391218_fu_2228_p5 or tmp_371195_fu_2298_p5 or tmp_311098_fu_2330_p4 or tmp_26_fu_2360_p3 or tmp_23_fu_2378_p5 or tmp_19_fu_2425_p6 or tmp_13_fu_2496_p6 or ap_sig_bdd_310 or ap_sig_bdd_336 or ap_sig_bdd_351 or ap_sig_bdd_408 or ap_sig_bdd_470 or ap_sig_bdd_1255 or ap_sig_bdd_240 or ap_sig_bdd_261 or ap_sig_bdd_373)
begin
    if (ap_sig_bdd_1255) begin
        if (ap_sig_bdd_470) begin
            txEng_tcpMetaFifo_V_din = tmp_13_fu_2496_p6;
        end else if (ap_sig_bdd_408) begin
            txEng_tcpMetaFifo_V_din = tmp_19_fu_2425_p6;
        end else if (ap_sig_bdd_373) begin
            txEng_tcpMetaFifo_V_din = tmp_23_fu_2378_p5;
        end else if (ap_sig_bdd_351) begin
            txEng_tcpMetaFifo_V_din = tmp_26_fu_2360_p3;
        end else if (ap_sig_bdd_336) begin
            txEng_tcpMetaFifo_V_din = tmp_311098_fu_2330_p4;
        end else if (ap_sig_bdd_310) begin
            txEng_tcpMetaFifo_V_din = tmp_371195_fu_2298_p5;
        end else if (ap_sig_bdd_261) begin
            txEng_tcpMetaFifo_V_din = tmp_391218_fu_2228_p5;
        end else if (ap_sig_bdd_240) begin
            txEng_tcpMetaFifo_V_din = tmp_421296_fu_2215_p5;
        end else begin
            txEng_tcpMetaFifo_V_din = 'bx;
        end
    end else begin
        txEng_tcpMetaFifo_V_din = 'bx;
    end
end

/// txEng_tcpMetaFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_tcpMetaFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_tcpMetaFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_tupleShortCutFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_sig_bdd_535)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_tupleShortCutFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_tupleShortCutFifo_V_write = ap_const_logic_0;
    end
end

/// txMetaloader2memAccessBreakdow_din assign process. ///
always @ (tmp_18_fu_2411_p6 or tmp_12_fu_2482_p6 or ap_sig_bdd_408 or ap_sig_bdd_470 or ap_sig_bdd_1255)
begin
    if (ap_sig_bdd_1255) begin
        if (ap_sig_bdd_470) begin
            txMetaloader2memAccessBreakdow_din = tmp_12_fu_2482_p6;
        end else if (ap_sig_bdd_408) begin
            txMetaloader2memAccessBreakdow_din = tmp_18_fu_2411_p6;
        end else begin
            txMetaloader2memAccessBreakdow_din = 'bx;
        end
    end else begin
        txMetaloader2memAccessBreakdow_din = 'bx;
    end
end

/// txMetaloader2memAccessBreakdow_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805 or ap_sig_bdd_535)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txMetaloader2memAccessBreakdow_write = ap_const_logic_1;
    end else begin
        txMetaloader2memAccessBreakdow_write = ap_const_logic_0;
    end
end

/// txSar2txEng_upd_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txSar2txEng_upd_rsp_V_read = ap_const_logic_1;
    end else begin
        txSar2txEng_upd_rsp_V_read = ap_const_logic_0;
    end
end

/// txSar_ackd_V_flag_2_phi_fu_683_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_ackd_V_flag_2_phi_fu_683_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_2_phi_fu_683_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_2_phi_fu_683_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0;
    end
end

/// txSar_ackd_V_flag_3_phi_fu_732_p4 assign process. ///
always @ (txSar_ackd_V_flag_2_phi_fu_683_p6 or ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0 or ap_sig_bdd_783 or ap_sig_bdd_990 or ap_sig_bdd_38)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_990) begin
            txSar_ackd_V_flag_3_phi_fu_732_p4 = txSar_ackd_V_flag_2_phi_fu_683_p6;
        end else if (ap_sig_bdd_783) begin
            txSar_ackd_V_flag_3_phi_fu_732_p4 = ap_const_lv1_1;
        end else begin
            txSar_ackd_V_flag_3_phi_fu_732_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0;
        end
    end else begin
        txSar_ackd_V_flag_3_phi_fu_732_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0;
    end
end

/// txSar_ackd_V_flag_6_phi_fu_653_p4 assign process. ///
always @ (tmp_41_fu_1464_p2 or ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0 or ap_sig_bdd_2073 or ap_sig_bdd_2072)
begin
    if (ap_sig_bdd_2072) begin
        if (ap_sig_bdd_2073) begin
            txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_const_lv1_1;
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) begin
            txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_const_lv1_0;
        end else begin
            txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0;
        end
    end else begin
        txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0;
    end
end

/// txSar_ackd_V_flag_9_phi_fu_605_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2))) begin
        txSar_ackd_V_flag_9_phi_fu_605_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_9_phi_fu_605_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_9_phi_fu_605_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0;
    end
end

/// txSar_ackd_V_flag_phi_fu_753_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_ackd_V_flag_phi_fu_753_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_phi_fu_753_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_phi_fu_753_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0;
    end
end

/// txSar_ackd_V_flag_s_phi_fu_887_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V_flag_9_phi_fu_605_p6 or txSar_ackd_V_flag_6_phi_fu_653_p4 or txSar_ackd_V_flag_3_phi_fu_732_p4 or txSar_ackd_V_flag_phi_fu_753_p6 or ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_884pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2))))) begin
        txSar_ackd_V_flag_s_phi_fu_887_p42 = txSar_ackd_V_flag_9_phi_fu_605_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3))))) begin
        txSar_ackd_V_flag_s_phi_fu_887_p42 = txSar_ackd_V_flag_6_phi_fu_653_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_ackd_V_flag_s_phi_fu_887_p42 = txSar_ackd_V_flag_3_phi_fu_732_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        txSar_ackd_V_flag_s_phi_fu_887_p42 = txSar_ackd_V_flag_phi_fu_753_p6;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)))) begin
        txSar_ackd_V_flag_s_phi_fu_887_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ml_curEvent_type == ap_const_lv3_6) & ~(ml_curEvent_type == ap_const_lv3_5) & ~(ml_curEvent_type == ap_const_lv3_4) & ~(ml_curEvent_type == ap_const_lv3_3) & ~(ml_curEvent_type == ap_const_lv3_7) & ~(ml_curEvent_type == ap_const_lv3_2) & ~(ml_curEvent_type == ap_const_lv3_1) & ~(ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1377_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_ackd_V_flag_s_phi_fu_887_p42 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_s_phi_fu_887_p42 = ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_884pp0_it0;
    end
end

/// txSar_ackd_V_loc_phi_fu_767_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V or ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0 or tmp_164_fu_1854_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_ackd_V_loc_phi_fu_767_p6 = tmp_164_fu_1854_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_loc_phi_fu_767_p6 = txSar_ackd_V;
    end else begin
        txSar_ackd_V_loc_phi_fu_767_p6 = ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0;
    end
end

/// txSar_ackd_V_new_3_phi_fu_743_p4 assign process. ///
always @ (p_Val2_8_phi_fu_697_p6 or tmp_65_fu_1819_p2 or ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0 or ap_sig_bdd_783 or ap_sig_bdd_990 or ap_sig_bdd_38)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_990) begin
            txSar_ackd_V_new_3_phi_fu_743_p4 = p_Val2_8_phi_fu_697_p6;
        end else if (ap_sig_bdd_783) begin
            txSar_ackd_V_new_3_phi_fu_743_p4 = tmp_65_fu_1819_p2;
        end else begin
            txSar_ackd_V_new_3_phi_fu_743_p4 = ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0;
        end
    end else begin
        txSar_ackd_V_new_3_phi_fu_743_p4 = ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0;
    end
end

/// txSar_ackd_V_new_9_phi_fu_619_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_173_fu_1666_p1 or ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2))) begin
        txSar_ackd_V_new_9_phi_fu_619_p6 = tmp_173_fu_1666_p1;
    end else begin
        txSar_ackd_V_new_9_phi_fu_619_p6 = ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0;
    end
end

/// txSar_ackd_V_new_s_phi_fu_956_p42 assign process. ///
always @ (tmp_157_fu_1681_p1 or txSar_ackd_V_new_9_phi_fu_619_p6 or tmp_seqNumb_V_2_phi_fu_673_p4 or txSar_ackd_V_new_3_phi_fu_743_p4 or txSar_ackd_V_loc_phi_fu_767_p6 or tmp_160_fu_1651_p1 or ap_reg_phiprechg_txSar_ackd_V_new_s_reg_953pp0_it0 or tmp_149_fu_1737_p1 or ap_sig_bdd_38 or ap_sig_bdd_95 or ap_sig_bdd_114 or ap_sig_bdd_68 or ap_sig_bdd_799 or ap_sig_bdd_765 or ap_sig_bdd_1178 or ap_sig_bdd_1187)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_1187) begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = txSar_ackd_V_new_9_phi_fu_619_p6;
        end else if (ap_sig_bdd_95) begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = tmp_157_fu_1681_p1;
        end else if (ap_sig_bdd_1178) begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = tmp_seqNumb_V_2_phi_fu_673_p4;
        end else if (ap_sig_bdd_114) begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = tmp_149_fu_1737_p1;
        end else if (ap_sig_bdd_765) begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = txSar_ackd_V_new_3_phi_fu_743_p4;
        end else if (ap_sig_bdd_799) begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = txSar_ackd_V_loc_phi_fu_767_p6;
        end else if (ap_sig_bdd_68) begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = tmp_160_fu_1651_p1;
        end else begin
            txSar_ackd_V_new_s_phi_fu_956_p42 = ap_reg_phiprechg_txSar_ackd_V_new_s_reg_953pp0_it0;
        end
    end else begin
        txSar_ackd_V_new_s_phi_fu_956_p42 = ap_reg_phiprechg_txSar_ackd_V_new_s_reg_953pp0_it0;
    end
end

/// txSar_app_V_loc_phi_fu_801_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_app_V or ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_app_V_loc_phi_fu_801_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_app_V_loc_phi_fu_801_p6 = txSar_app_V;
    end else begin
        txSar_app_V_loc_phi_fu_801_p6 = ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0;
    end
end

/// txSar_finReady_loc_phi_fu_812_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_finReady or ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_finReady_loc_phi_fu_812_p6 = txSar2txEng_upd_rsp_V_dout[ap_const_lv32_60];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_finReady_loc_phi_fu_812_p6 = txSar_finReady;
    end else begin
        txSar_finReady_loc_phi_fu_812_p6 = ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0;
    end
end

/// txSar_finSent_loc_phi_fu_720_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_finSent or ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_finSent_loc_phi_fu_720_p6 = txSar2txEng_upd_rsp_V_dout[ap_const_lv32_61];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_finSent_loc_phi_fu_720_p6 = txSar_finSent;
    end else begin
        txSar_finSent_loc_phi_fu_720_p6 = ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0;
    end
end

/// txSar_min_window_V_loc_phi_fu_790_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_min_window_V or ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_min_window_V_loc_phi_fu_790_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_min_window_V_loc_phi_fu_790_p6 = txSar_min_window_V;
    end else begin
        txSar_min_window_V_loc_phi_fu_790_p6 = ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0;
    end
end

/// txSar_not_ackd_V_flag_1_phi_fu_824_p4 assign process. ///
always @ (txSar_ackd_V_flag_phi_fu_753_p6 or ap_reg_phiprechg_txSar_not_ackd_V_flag_1_reg_821pp0_it0 or ap_sig_bdd_1027 or ap_sig_bdd_1033 or ap_sig_bdd_38)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_1033) begin
            txSar_not_ackd_V_flag_1_phi_fu_824_p4 = txSar_ackd_V_flag_phi_fu_753_p6;
        end else if (ap_sig_bdd_1027) begin
            txSar_not_ackd_V_flag_1_phi_fu_824_p4 = ap_const_lv1_1;
        end else begin
            txSar_not_ackd_V_flag_1_phi_fu_824_p4 = ap_reg_phiprechg_txSar_not_ackd_V_flag_1_reg_821pp0_it0;
        end
    end else begin
        txSar_not_ackd_V_flag_1_phi_fu_824_p4 = ap_reg_phiprechg_txSar_not_ackd_V_flag_1_reg_821pp0_it0;
    end
end

/// txSar_not_ackd_V_flag_3_phi_fu_857_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_46_fu_1908_p2 or tmp_53_fu_1914_p2 or tmp_52_fu_1949_p2 or txSar_not_ackd_V_flag_1_phi_fu_824_p4 or txSar_not_ackd_V_flag_2_fu_1965_p2 or ap_reg_phiprechg_txSar_not_ackd_V_flag_3_reg_854pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2))))) begin
        txSar_not_ackd_V_flag_3_phi_fu_857_p8 = txSar_not_ackd_V_flag_1_phi_fu_824_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_52_fu_1949_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_53_fu_1914_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_53_fu_1914_p2)))))) begin
        txSar_not_ackd_V_flag_3_phi_fu_857_p8 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2))))) begin
        txSar_not_ackd_V_flag_3_phi_fu_857_p8 = txSar_not_ackd_V_flag_2_fu_1965_p2;
    end else begin
        txSar_not_ackd_V_flag_3_phi_fu_857_p8 = ap_reg_phiprechg_txSar_not_ackd_V_flag_3_reg_854pp0_it0;
    end
end

/// txSar_not_ackd_V_flag_7_phi_fu_1021_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V_flag_9_phi_fu_605_p6 or txSar_ackd_V_flag_2_phi_fu_683_p6 or txSar_not_ackd_V_flag_3_phi_fu_857_p8 or ap_reg_phiprechg_txSar_not_ackd_V_flag_7_reg_1018pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2))))) begin
        txSar_not_ackd_V_flag_7_phi_fu_1021_p42 = txSar_ackd_V_flag_9_phi_fu_605_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_not_ackd_V_flag_7_phi_fu_1021_p42 = txSar_ackd_V_flag_2_phi_fu_683_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        txSar_not_ackd_V_flag_7_phi_fu_1021_p42 = txSar_not_ackd_V_flag_3_phi_fu_857_p8;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)))) begin
        txSar_not_ackd_V_flag_7_phi_fu_1021_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ml_curEvent_type == ap_const_lv3_6) & ~(ml_curEvent_type == ap_const_lv3_5) & ~(ml_curEvent_type == ap_const_lv3_4) & ~(ml_curEvent_type == ap_const_lv3_3) & ~(ml_curEvent_type == ap_const_lv3_7) & ~(ml_curEvent_type == ap_const_lv3_2) & ~(ml_curEvent_type == ap_const_lv3_1) & ~(ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1377_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_not_ackd_V_flag_7_phi_fu_1021_p42 = ap_const_lv1_0;
    end else begin
        txSar_not_ackd_V_flag_7_phi_fu_1021_p42 = ap_reg_phiprechg_txSar_not_ackd_V_flag_7_reg_1018pp0_it0;
    end
end

/// txSar_not_ackd_V_loc_1_phi_fu_709_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_not_ackd_V_loc_1_phi_fu_709_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_not_ackd_V_loc_1_phi_fu_709_p6 = txSar_not_ackd_V;
    end else begin
        txSar_not_ackd_V_loc_1_phi_fu_709_p6 = ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0;
    end
end

/// txSar_not_ackd_V_new_1_phi_fu_1090_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or p_Val2_9_phi_fu_632_p6 or txSar_not_ackd_V_new_s_phi_fu_644_p4 or txSar_not_ackd_V_new_8_phi_fu_664_p4 or txSar_not_ackd_V_loc_1_phi_fu_709_p6 or txSar_not_ackd_V_new_3_phi_fu_873_p8 or ap_reg_phiprechg_txSar_not_ackd_V_new_1_reg_1087pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2))))) begin
        txSar_not_ackd_V_new_1_phi_fu_1090_p42 = p_Val2_9_phi_fu_632_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4))) begin
        txSar_not_ackd_V_new_1_phi_fu_1090_p42 = txSar_not_ackd_V_new_s_phi_fu_644_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3))))) begin
        txSar_not_ackd_V_new_1_phi_fu_1090_p42 = txSar_not_ackd_V_new_8_phi_fu_664_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_not_ackd_V_new_1_phi_fu_1090_p42 = txSar_not_ackd_V_loc_1_phi_fu_709_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        txSar_not_ackd_V_new_1_phi_fu_1090_p42 = txSar_not_ackd_V_new_3_phi_fu_873_p8;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_not_ackd_V_new_1_phi_fu_1090_p42 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else begin
        txSar_not_ackd_V_new_1_phi_fu_1090_p42 = ap_reg_phiprechg_txSar_not_ackd_V_new_1_reg_1087pp0_it0;
    end
end

/// txSar_not_ackd_V_new_3_phi_fu_873_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_46_fu_1908_p2 or tmp_53_fu_1914_p2 or tmp_52_fu_1949_p2 or tmp_not_ackd_V_4_fu_1972_p3 or tmp_not_ackd_V_6_phi_fu_835_p4 or ap_reg_phiprechg_txSar_not_ackd_V_new_3_reg_870pp0_it0 or grp_fu_1410_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2))))) begin
        txSar_not_ackd_V_new_3_phi_fu_873_p8 = tmp_not_ackd_V_6_phi_fu_835_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_52_fu_1949_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_53_fu_1914_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & (ap_const_lv1_0 == tmp_53_fu_1914_p2)))))) begin
        txSar_not_ackd_V_new_3_phi_fu_873_p8 = grp_fu_1410_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1949_p2))))) begin
        txSar_not_ackd_V_new_3_phi_fu_873_p8 = tmp_not_ackd_V_4_fu_1972_p3;
    end else begin
        txSar_not_ackd_V_new_3_phi_fu_873_p8 = ap_reg_phiprechg_txSar_not_ackd_V_new_3_reg_870pp0_it0;
    end
end

/// txSar_not_ackd_V_new_8_phi_fu_664_p4 assign process. ///
always @ (txSar2txEng_upd_rsp_V_dout or tmp_41_fu_1464_p2 or ml_randomValue_V or ap_reg_phiprechg_txSar_not_ackd_V_new_8_reg_661pp0_it0 or ap_sig_bdd_2073 or ap_sig_bdd_2072)
begin
    if (ap_sig_bdd_2072) begin
        if (ap_sig_bdd_2073) begin
            txSar_not_ackd_V_new_8_phi_fu_664_p4 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) begin
            txSar_not_ackd_V_new_8_phi_fu_664_p4 = ml_randomValue_V;
        end else begin
            txSar_not_ackd_V_new_8_phi_fu_664_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_8_reg_661pp0_it0;
        end
    end else begin
        txSar_not_ackd_V_new_8_phi_fu_664_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_8_reg_661pp0_it0;
    end
end

/// txSar_not_ackd_V_new_s_phi_fu_644_p4 assign process. ///
always @ (txSar2txEng_upd_rsp_V_dout or tmp_41_fu_1464_p2 or ml_randomValue_V or ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_641pp0_it0 or ap_sig_bdd_1183)
begin
    if (ap_sig_bdd_1183) begin
        if ((ap_const_lv1_0 == tmp_41_fu_1464_p2)) begin
            txSar_not_ackd_V_new_s_phi_fu_644_p4 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) begin
            txSar_not_ackd_V_new_s_phi_fu_644_p4 = ml_randomValue_V;
        end else begin
            txSar_not_ackd_V_new_s_phi_fu_644_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_641pp0_it0;
        end
    end else begin
        txSar_not_ackd_V_new_s_phi_fu_644_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_641pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_meta_length_V_load_1_reg_843pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_10_reg_1187pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_7_reg_775pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_8_reg_694pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_9_reg_629pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_not_ackd_V_6_reg_832pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_884pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_s_reg_953pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_flag_1_reg_821pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_flag_3_reg_854pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_flag_7_reg_1018pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_1_reg_1087pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_3_reg_870pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_8_reg_661pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_641pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_102 assign process. ///
always @ (tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_102 = (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3));
end

/// ap_sig_bdd_1027 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_46_fu_1908_p2 or tmp_53_fu_1914_p2 or tmp_67_fu_1932_p2)
begin
    ap_sig_bdd_1027 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & ~(ap_const_lv1_0 == tmp_67_fu_1932_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & ~(ap_const_lv1_0 == tmp_67_fu_1932_p2)));
end

/// ap_sig_bdd_1033 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_46_fu_1908_p2 or tmp_53_fu_1914_p2 or tmp_67_fu_1932_p2)
begin
    ap_sig_bdd_1033 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & (ap_const_lv1_0 == tmp_67_fu_1932_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_46_fu_1908_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1914_p2) & (ap_const_lv1_0 == tmp_67_fu_1932_p2)));
end

/// ap_sig_bdd_114 assign process. ///
always @ (grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_114 = ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)));
end

/// ap_sig_bdd_1178 assign process. ///
always @ (tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1178 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)));
end

/// ap_sig_bdd_1183 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1183 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_1187 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_1187 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2)));
end

/// ap_sig_bdd_1205 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535)
begin
    ap_sig_bdd_1205 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_122 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_122 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1));
end

/// ap_sig_bdd_1220 assign process. ///
always @ (tmp_41_fu_1464_p2 or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_1220 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2)));
end

/// ap_sig_bdd_1229 assign process. ///
always @ (ml_FsmState_V_load_reg_2519 or resetEvent_type_reg_2596 or tmp_41_reg_2533 or tmp_34_reg_2630 or ml_sarLoaded_load_reg_2523 or brmerge2_reg_2634)
begin
    ap_sig_bdd_1229 = ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & (ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2523) & (ap_const_lv1_0 == tmp_41_reg_2533)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & (ap_const_lv3_5 == resetEvent_type_reg_2596) & ~(ap_const_lv1_0 == tmp_34_reg_2630) & ~(ap_const_lv1_0 == brmerge2_reg_2634) & (ap_const_lv1_0 == tmp_41_reg_2533)));
end

/// ap_sig_bdd_1255 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535)
begin
    ap_sig_bdd_1255 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_130 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_130 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0));
end

/// ap_sig_bdd_148 assign process. ///
always @ (ap_start or ap_done_reg or eventEng2txEng_event_V_empty_n or tmp_nbreadreq_fu_478_p3 or txSar2txEng_upd_rsp_V_empty_n or tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or rxSar2txEng_rsp_V_empty_n or grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_148 = (((eventEng2txEng_event_V_empty_n == ap_const_logic_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1)) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_162 assign process. ///
always @ (txEngFifoReadCount_V_V_full_n or ml_FsmState_V_load_reg_2519 or tmp_reg_2537)
begin
    ap_sig_bdd_162 = ((txEngFifoReadCount_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2519) & ~(ap_const_lv1_0 == tmp_reg_2537));
end

/// ap_sig_bdd_185 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1 or ap_reg_ppstg_tmp_s_reg_2588_pp0_it1)
begin
    ap_sig_bdd_185 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_2588_pp0_it1));
end

/// ap_sig_bdd_196 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)
begin
    ap_sig_bdd_196 = (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_204 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1 or ap_reg_ppstg_tmp_i_reg_2592_pp0_it1)
begin
    ap_sig_bdd_204 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2592_pp0_it1));
end

/// ap_sig_bdd_207 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)
begin
    ap_sig_bdd_207 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1));
end

/// ap_sig_bdd_2072 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_2072 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3));
end

/// ap_sig_bdd_2073 assign process. ///
always @ (tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3)
begin
    ap_sig_bdd_2073 = ((ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3));
end

/// ap_sig_bdd_211 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)
begin
    ap_sig_bdd_211 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1));
end

/// ap_sig_bdd_215 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)
begin
    ap_sig_bdd_215 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1));
end

/// ap_sig_bdd_219 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)
begin
    ap_sig_bdd_219 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1));
end

/// ap_sig_bdd_240 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1)
begin
    ap_sig_bdd_240 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1));
end

/// ap_sig_bdd_261 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1)
begin
    ap_sig_bdd_261 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1));
end

/// ap_sig_bdd_294 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or tmp_55_reg_2778 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1)
begin
    ap_sig_bdd_294 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv1_0 == tmp_55_reg_2778)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == tmp_55_reg_2778) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1)));
end

/// ap_sig_bdd_299 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or tmp_55_reg_2778 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1)
begin
    ap_sig_bdd_299 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_55_reg_2778)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_55_reg_2778)));
end

/// ap_sig_bdd_310 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782)
begin
    ap_sig_bdd_310 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)));
end

/// ap_sig_bdd_333 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)
begin
    ap_sig_bdd_333 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1));
end

/// ap_sig_bdd_336 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)
begin
    ap_sig_bdd_336 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1));
end

/// ap_sig_bdd_344 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1)
begin
    ap_sig_bdd_344 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1));
end

/// ap_sig_bdd_351 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1)
begin
    ap_sig_bdd_351 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1)));
end

/// ap_sig_bdd_373 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)
begin
    ap_sig_bdd_373 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)));
end

/// ap_sig_bdd_38 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0)
begin
    ap_sig_bdd_38 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0));
end

/// ap_sig_bdd_397 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_demorgan_reg_2713_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1)
begin
    ap_sig_bdd_397 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2713_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2713_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1)));
end

/// ap_sig_bdd_408 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or tmp_72_reg_2796)
begin
    ap_sig_bdd_408 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)));
end

/// ap_sig_bdd_452 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_tmp_46_reg_2743_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2747_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1)
begin
    ap_sig_bdd_452 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1)));
end

/// ap_sig_bdd_463 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_tmp_46_reg_2743_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)
begin
    ap_sig_bdd_463 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)));
end

/// ap_sig_bdd_470 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or tmp_73_reg_2805)
begin
    ap_sig_bdd_470 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)));
end

/// ap_sig_bdd_50 assign process. ///
always @ (tmp_nbreadreq_fu_478_p3 or ml_FsmState_V)
begin
    ap_sig_bdd_50 = ((ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3));
end

/// ap_sig_bdd_535 assign process. ///
always @ (txEng2txSar_upd_req_V_full_n or ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1 or ap_reg_ppstg_tmp_reg_2537_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1 or ap_reg_ppstg_tmp_s_reg_2588_pp0_it1 or txEng2rxSar_req_V_V_full_n or ap_reg_ppstg_tmp_i_reg_2592_pp0_it1 or txEng_ipMetaFifo_V_V_full_n or ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2626_pp0_it1 or txEng_isLookUpFifo_V_full_n or txEng2sLookup_rev_req_V_V_full_n or txEng_tcpMetaFifo_V_full_n or txEng_tupleShortCutFifo_V_full_n or ap_reg_ppstg_tmp_34_reg_2630_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1 or tmp_55_reg_2778 or ap_reg_ppstg_brmerge2_reg_2634_pp0_it1 or tmp_69_reg_2782 or txEng2timer_setRetransmitTimer_full_n or ap_reg_ppstg_tmp_33_reg_2648_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2652_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2670_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2674_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2688_pp0_it1 or ap_reg_ppstg_demorgan_reg_2713_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2692_pp0_it1 or txMetaloader2memAccessBreakdow_full_n or tmp_72_reg_2796 or txEng2timer_setProbeTimer_V_V_full_n or ap_reg_ppstg_tmp_30_reg_2725_pp0_it1 or ap_reg_ppstg_tmp_46_reg_2743_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2747_pp0_it1 or ap_reg_ppstg_tmp_67_reg_2755_pp0_it1 or ap_reg_ppstg_brmerge_reg_2729_pp0_it1 or ap_reg_ppstg_tmp_52_reg_2759_pp0_it1 or tmp_73_reg_2805)
begin
    ap_sig_bdd_535 = (((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_2588_pp0_it1)) | ((txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i_reg_2592_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2537_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2541_pp0_it1)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2626_pp0_it1) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (txEng_tupleShortCutFifo_V_full_n == ap_const_logic_0)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv1_0 == tmp_55_reg_2778)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == tmp_55_reg_2778) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_55_reg_2778)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_55_reg_2778)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2634_pp0_it1) & ~(ap_const_lv1_0 == tmp_69_reg_2782))) & (txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2648_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2652_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2533_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2666_pp0_it1)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2670_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2674_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2713_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2713_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1)))) | ((txMetaloader2memAccessBreakdow_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2688_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2692_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_2796)))) | ((txEng2timer_setProbeTimer_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2755_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2755_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2747_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1)))) | ((txEng2timer_setProbeTimer_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_2743_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_52_reg_2759_pp0_it1)))) | ((txMetaloader2memAccessBreakdow_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2523_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2519_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2596_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2725_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2729_pp0_it1) & (ap_const_lv1_0 == tmp_73_reg_2805)))));
end

/// ap_sig_bdd_542 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_535)
begin
    ap_sig_bdd_542 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_535 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_68 assign process. ///
always @ (tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_68 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3));
end

/// ap_sig_bdd_765 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_765 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1)));
end

/// ap_sig_bdd_783 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_62_fu_1813_p2)
begin
    ap_sig_bdd_783 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_62_fu_1813_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_62_fu_1813_p2)));
end

/// ap_sig_bdd_799 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_799 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_0)));
end

/// ap_sig_bdd_88 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_88 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1377_p2));
end

/// ap_sig_bdd_940 assign process. ///
always @ (tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_940 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2));
end

/// ap_sig_bdd_947 assign process. ///
always @ (tmp_41_fu_1464_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_947 = (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1464_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_95 assign process. ///
always @ (grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_95 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_951 assign process. ///
always @ (tmp_41_fu_1464_p2 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_951 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1464_p2));
end

/// ap_sig_bdd_990 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1377_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_62_fu_1813_p2)
begin
    ap_sig_bdd_990 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_62_fu_1813_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1377_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_62_fu_1813_p2)));
end
assign currLength_V_1_fu_1795_p2 = (p_1_v_fu_1787_p3 - tmp_184_fu_1777_p1);
assign currLength_V_fu_1863_p2 = (txSar_app_V_loc_phi_fu_801_p6 - tmp_177_fu_1859_p1);
assign demorgan_fu_1807_p2 = (ml_sarLoaded | tmp_49_fu_1801_p2);
assign grp_fu_1285_p2 = (resetEvent_rt_count_V_fu_1510_p4 == ap_const_lv3_0? 1'b1: 1'b0);
assign grp_fu_1377_p1 = txSar2txEng_upd_rsp_V_empty_n;
assign grp_fu_1377_p2 = (ml_sarLoaded | grp_fu_1377_p1);
assign grp_fu_1382_p4 = {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
assign grp_fu_1410_p2 = (p_Val2_7_phi_fu_778_p6 + ap_const_lv32_5B4);
assign grp_fu_1418_p2 = (txSar_ackd_V_loc_phi_fu_767_p6 == p_Val2_7_phi_fu_778_p6? 1'b1: 1'b0);
assign grp_fu_1424_p2 = (ap_const_lv32_1 + ap_reg_ppstg_t_V_reg_2527_pp0_it1);
assign grp_nbreadreq_fu_492_p3 = txSar2txEng_upd_rsp_V_empty_n;
assign grp_nbreadreq_fu_506_p3 = rxSar2txEng_rsp_V_empty_n;
assign meta_length_V_load_s_fu_1981_p3 = ((grp_fu_1418_p2[0:0]===1'b1)? tmp_180_fu_1904_p1: ap_const_lv11_0);
assign or_cond_fu_1926_p2 = (grp_fu_1418_p2 | tmp_64_fu_1920_p2);
assign p_1_v_fu_1787_p3 = ((txSar_finSent_loc_phi_fu_720_p6[0:0]===1'b1)? tmp_48_fu_1781_p2: tmp_183_fu_1773_p1);
assign p_2_fu_1692_p2 = (ml_randomValue_V ^ tmp_171_fu_1686_p2);
assign p_6_fu_1715_p2 = (ml_randomValue_V ^ tmp_147_fu_1709_p2);
assign resetEvent_rt_count_V_fu_1510_p4 = {{eventEng2txEng_event_V_dout[ap_const_lv32_35 : ap_const_lv32_33]}};
assign resetEvent_type_1_fu_1470_p1 = eventEng2txEng_event_V_dout[2:0];
assign slowstart_threshold_V_cast_fu_2095_p4 = {{currLength_V_1_reg_2706[ap_const_lv32_F : ap_const_lv32_1]}};
assign slowstart_threshold_V_fu_2104_p3 = ((tmp_54_fu_2090_p2[0:0]===1'b1)? slowstart_threshold_V_cast_fu_2095_p4: ap_const_lv15_B68);
assign tmp_10_fu_2452_p4 = {{{{ap_const_lv5_1}, {ap_reg_ppstg_tmp_not_ackd_V_6_reg_832_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_11_fu_2463_p4 = {{{{ap_const_lv5_1}, {ap_reg_ppstg_tmp_not_ackd_V_4_reg_2763_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_12_fu_2482_p6 = {{{{{{{{ap_const_lv17_1}, {tmp_181_fu_2448_p1}}}, {ap_reg_ppstg_tmp_177_reg_2738_pp0_it1}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_fu_2478_p1}};
assign tmp_13_fu_2496_p6 = {{{{{{{{ap_const_lv4_1}, {tmp_V_2_fu_2473_p1}}}, {windowSize_V_reg_2800}}}, {tmp_ackNumb_V_4_reg_1234}}}, {ap_reg_ppstg_p_Val2_7_reg_775_pp0_it1}};
assign tmp_147_fu_1709_p2 = ml_randomValue_V << ap_const_lv32_3;
assign tmp_149_fu_1737_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_14_fu_2510_p3 = {{ap_const_lv3_1}, {ml_curEvent_sessionID_V}};
assign tmp_152_fu_1742_p1 = rxSar2txEng_rsp_V_dout[15:0];
assign tmp_153_fu_1704_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_157_fu_1681_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_160_fu_1651_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_163_fu_1844_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_164_fu_1854_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_167_fu_1758_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_168_fu_1768_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_171_fu_1686_p2 = ml_randomValue_V << ap_const_lv32_3;
assign tmp_172_fu_1656_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_173_fu_1666_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_176_fu_2118_p1 = ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1234pp0_it1[15:0];
assign tmp_177_fu_1859_p1 = p_Val2_7_phi_fu_778_p6[15:0];
assign tmp_178_fu_1869_p1 = currLength_V_fu_1863_p2[10:0];
assign tmp_179_fu_1874_p1 = txSar_ackd_V_loc_phi_fu_767_p6[15:0];
assign tmp_17_fu_2396_p4 = {{{{ap_const_lv5_11}, {tmp_not_ackd_V_3_fu_2393_p1}}}, {ml_curEvent_sessionID_V}};
assign tmp_180_fu_1904_p1 = usableWindow_V_1_fu_1896_p3[10:0];
assign tmp_181_fu_2448_p1 = ml_curEvent_sessionID_V[6:0];
assign tmp_182_fu_2074_p1 = ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1198pp0_it1[15:0];
assign tmp_183_fu_1773_p1 = txSar_not_ackd_V_loc_1_phi_fu_709_p6[15:0];
assign tmp_184_fu_1777_p1 = p_Val2_8_phi_fu_697_p6[15:0];
assign tmp_185_fu_2389_p1 = ml_curEvent_sessionID_V[6:0];
assign tmp_186_fu_2031_p1 = ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1153pp0_it1[15:0];
assign tmp_187_fu_2054_p1 = p_Val2_9_reg_629[15:0];
assign tmp_188_fu_2064_p1 = p_Val2_10_phi_fu_1190_p4[15:0];
assign tmp_18_fu_2411_p6 = {{{{{{{{ap_const_lv17_1}, {tmp_185_fu_2389_p1}}}, {ap_reg_ppstg_tmp_184_reg_2701_pp0_it1}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_1_fu_2407_p1}};
assign tmp_19_fu_2425_p6 = {{{{{{{{ap_const_lv4_1}, {tmp_V_4_reg_1221}}}, {windowSize_V_4_reg_2786}}}, {tmp_ackNumb_V_3_reg_1198}}}, {ap_reg_ppstg_p_Val2_8_reg_694_pp0_it1}};
assign tmp_1_fu_2199_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2545_pp0_it1}};
assign tmp_20_fu_2439_p3 = {{ap_const_lv3_1}, {ml_curEvent_sessionID_V}};
assign tmp_23_fu_2378_p5 = {{{{{{ap_const_lv20_10000}, {ap_reg_ppstg_windowSize_V_5_reg_2683_pp0_it1}}}, {ap_reg_ppstg_tmp_ackNumb_V_reg_2678_pp0_it1}}}, {ap_reg_ppstg_reg_1429_pp0_it1}};
assign tmp_25_fu_2349_p4 = {{{{ap_const_lv5_3}, {grp_fu_1424_p2}}}, {ml_curEvent_sessionID_V}};
assign tmp_26_fu_2360_p3 = {{ap_const_lv68_40004FFFF00000000}, {ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it1}};
assign tmp_27_fu_2369_p3 = {{ap_const_lv3_3}, {ml_curEvent_sessionID_V}};
assign tmp_2_fu_2191_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2545_pp0_it1}};
assign tmp_301078_fu_2319_p4 = {{{{ap_const_lv5_3}, {grp_fu_1424_p2}}}, {ml_curEvent_sessionID_V}};
assign tmp_311098_fu_2330_p4 = {{{{ap_const_lv36_50004FFFF}, {ap_reg_ppstg_tmp_ackNumb_V_1_reg_2656_pp0_it1}}}, {ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1275pp0_it2}};
assign tmp_321115_fu_2340_p3 = {{ap_const_lv3_4}, {ml_curEvent_sessionID_V}};
assign tmp_351155_fu_2287_p4 = {{{{ap_const_lv5_D}, {tmp_not_ackd_V_2_fu_2281_p2}}}, {ml_curEvent_sessionID_V}};
assign tmp_361175_fu_2270_p4 = {{{{ap_const_lv5_5}, {ap_reg_ppstg_p_Val2_9_reg_629_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_371195_fu_2298_p5 = {{{{{{ap_const_lv20_90000}, {windowSize_V_6_reg_2773}}}, {tmp_ackNumb_V_2_reg_1153}}}, {p_Val2_10_reg_1187}};
assign tmp_381212_fu_2310_p3 = {{ap_const_lv3_1}, {ml_curEvent_sessionID_V}};
assign tmp_391218_fu_2228_p5 = {{{{{{ap_const_lv36_300000000}, {ml_curEvent_address_V}}}, {ml_curEvent_length_V}}}, {ap_const_lv32_0}};
assign tmp_3_fu_2183_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2545_pp0_it1}};
assign tmp_41_fu_1464_p2 = (ml_curEvent_rt_count_V == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_421296_fu_2215_p5 = {{{{{{ap_const_lv36_300000000}, {ml_curEvent_address_V}}}, {ml_curEvent_length_V}}}, {ap_reg_ppstg_reg_1429_pp0_it1}};
assign tmp_43_fu_1746_p2 = (tmp_152_fu_1742_p1 ^ ap_const_lv16_FFFF);
assign tmp_44_fu_2122_p2 = (tmp_176_fu_2118_p1 ^ ap_const_lv16_FFFF);
assign tmp_45_fu_1884_p2 = (txSar_min_window_V_loc_phi_fu_790_p6 > usedLength_V_fu_1878_p2? 1'b1: 1'b0);
assign tmp_46_fu_1908_p2 = (currLength_V_fu_1863_p2 > usableWindow_V_1_fu_1896_p3? 1'b1: 1'b0);
assign tmp_47_fu_2078_p2 = (tmp_182_fu_2074_p1 ^ ap_const_lv16_FFFF);
assign tmp_48_fu_1781_p2 = ($signed(ap_const_lv16_FFFF) + $signed(tmp_183_fu_1773_p1));
assign tmp_49_fu_1801_p2 = (ml_curEvent_rt_count_V != ap_const_lv3_1? 1'b1: 1'b0);
assign tmp_4_fu_2175_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2545_pp0_it1}};
assign tmp_50_fu_2035_p2 = (tmp_186_fu_2031_p1 ^ ap_const_lv16_FFFF);
assign tmp_51_fu_1579_p2 = (ml_randomValue_V + ap_const_lv32_1);
assign tmp_52_fu_1949_p2 = (usableWindow_V_1_fu_1896_p3 < ap_const_lv16_5B4? 1'b1: 1'b0);
assign tmp_53_fu_1914_p2 = (currLength_V_fu_1863_p2 < ap_const_lv16_5B4? 1'b1: 1'b0);
assign tmp_54_fu_2090_p2 = (currLength_V_1_reg_2706 > ap_const_lv16_16D0? 1'b1: 1'b0);
assign tmp_55_fu_2058_p2 = (ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it1 == tmp_187_fu_2054_p1? 1'b1: 1'b0);
assign tmp_56_fu_2047_p2 = ($signed(p_Val2_9_reg_629) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_58_fu_1955_p1 = usableWindow_V_1_fu_1896_p3;
assign tmp_59_fu_1959_p2 = (txSar_ackd_V_loc_phi_fu_767_p6 + tmp_58_fu_1955_p1);
assign tmp_5_fu_2167_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2545_pp0_it1}};
assign tmp_62_fu_1813_p2 = (currLength_V_1_fu_1795_p2 > ap_const_lv16_5B4? 1'b1: 1'b0);
assign tmp_64_fu_1920_p2 = (txSar_app_V_loc_phi_fu_801_p6 == tmp_177_fu_1859_p1? 1'b1: 1'b0);
assign tmp_65_fu_1819_p2 = (p_Val2_8_phi_fu_697_p6 + ap_const_lv32_5B4);
assign tmp_66_fu_1826_p2 = (ml_segmentCount_V == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_67_fu_1932_p2 = (txSar_ackd_V_loc_phi_fu_767_p6 == p_Val2_7_phi_fu_778_p6? 1'b1: 1'b0);
assign tmp_68_fu_1832_p2 = (ml_segmentCount_V + ap_const_lv2_1);
assign tmp_69_fu_2068_p2 = (tmp_188_fu_2064_p1 == ap_reg_phiprechg_txSar_app_V_loc_1_reg_1176pp0_it1? 1'b1: 1'b0);
assign tmp_6_fu_2159_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2545_pp0_it1}};
assign tmp_70_fu_1938_p1 = currLength_V_fu_1863_p2;
assign tmp_71_fu_1942_p2 = (txSar_ackd_V_loc_phi_fu_767_p6 + tmp_70_fu_1938_p1);
assign tmp_72_fu_2112_p2 = (ap_reg_phiprechg_tmp_V_4_reg_1221pp0_it1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_73_fu_2134_p2 = (ap_reg_phiprechg_tmp_V_3_reg_1257pp0_it1 == ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_7_fu_2151_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2545_pp0_it1}};
assign tmp_V_2_fu_2473_p1 = tmp_V_3_reg_1257;
assign tmp_ackNumb_V_1_fu_1671_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_ackNumb_V_fu_1727_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_bbt_V_1_fu_2407_p1 = tmp_V_4_reg_1221;
assign tmp_bbt_V_fu_2478_p1 = tmp_V_3_reg_1257;
assign tmp_nbreadreq_fu_478_p3 = eventEng2txEng_event_V_empty_n;
assign tmp_not_ackd_V_2_fu_2281_p2 = (ap_reg_ppstg_p_Val2_9_reg_629_pp0_it1 + ap_const_lv32_1);
assign tmp_not_ackd_V_3_fu_2393_p1 = slowstart_threshold_V_reg_2791;
assign tmp_not_ackd_V_4_fu_1972_p3 = ((grp_fu_1418_p2[0:0]===1'b1)? tmp_59_fu_1959_p2: p_Val2_7_phi_fu_778_p6);
assign txEng2rxSar_req_V_V_din = ap_reg_ppstg_tmp_V_reg_2545_pp0_it1;
assign txEng2sLookup_rev_req_V_V_din = ml_curEvent_sessionID_V;
assign txEng2timer_setProbeTimer_V_V_din = ml_curEvent_sessionID_V;
assign txEngFifoReadCount_V_V_din = ap_const_lv1_1;
assign txEng_tupleShortCutFifo_V_din = {{{{ml_curEvent_tuple_dstPort_V}, {ml_curEvent_tuple_srcPort_V}}, {ml_curEvent_tuple_dstIp_V}}, {ml_curEvent_tuple_srcIp_V}};
assign txSar_not_ackd_V_flag_2_fu_1965_p2 = (grp_fu_1418_p2 | txSar_ackd_V_flag_phi_fu_753_p6);
assign usableWindow_V_1_fu_1896_p3 = ((tmp_45_fu_1884_p2[0:0]===1'b1)? usableWindow_V_fu_1890_p2: ap_const_lv16_0);
assign usableWindow_V_fu_1890_p2 = (txSar_min_window_V_loc_phi_fu_790_p6 - usedLength_V_fu_1878_p2);
assign usedLength_V_fu_1878_p2 = (tmp_177_fu_1859_p1 - tmp_179_fu_1874_p1);
assign windowSize_V_4_fu_2084_p2 = (tmp_47_fu_2078_p2 + ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1210pp0_it1);
assign windowSize_V_5_fu_1752_p2 = (tmp_43_fu_1746_p2 + grp_fu_1382_p4);
assign windowSize_V_6_fu_2041_p2 = (tmp_50_fu_2035_p2 + ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1165pp0_it1);
assign windowSize_V_fu_2128_p2 = (tmp_44_fu_2122_p2 + ap_reg_phiprechg_rxSar_appd_V_loc_reg_1246pp0_it1);


endmodule //toe_metaLoader

