
*** Running vivado
    with args -log lmk_shift_reg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lmk_shift_reg.tcl



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source lmk_shift_reg.tcl -notrace
Command: synth_design -top lmk_shift_reg -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.531 ; gain = 26.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lmk_shift_reg' [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/new/lmk_shift_reg.v:23]
	Parameter RESET_DEFAULT bound to: -2147483648 - type: integer 
	Parameter FSM_BITS bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter CLK_LOW bound to: 3'b001 
	Parameter CLK_HIGH bound to: 3'b010 
	Parameter LATCH_LOW bound to: 3'b011 
	Parameter LATCH_HIGH bound to: 3'b100 
	Parameter RESET bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'clk_div_ce' [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/imports/hdl/clk_div_ce.v:24]
	Parameter CLK_DIVIDE bound to: 5'b00100 
	Parameter EXTRA_DIV2 bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Users/Payton/Vivado/2020.2/scripts/rt/data/unisim_comp.v:101368]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (1#1) [C:/Users/Payton/Vivado/2020.2/scripts/rt/data/unisim_comp.v:101368]
WARNING: [Synth 8-7071] port 'Q31' of module 'SRLC32E' is unconnected for instance 'u_srl' [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/imports/hdl/clk_div_ce.v:32]
WARNING: [Synth 8-7023] instance 'u_srl' of module 'SRLC32E' has 6 connections declared, but only 5 given [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/imports/hdl/clk_div_ce.v:32]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_ce' (2#1) [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/imports/hdl/clk_div_ce.v:24]
INFO: [Synth 8-6157] synthesizing module 'lmk_vio' [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.runs/synth_1/.Xil/Vivado-23988-DESKTOP-0RQFACS/realtime/lmk_vio_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lmk_vio' (3#1) [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.runs/synth_1/.Xil/Vivado-23988-DESKTOP-0RQFACS/realtime/lmk_vio_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'probe_out1' does not match port width (32) of module 'lmk_vio' [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/new/lmk_shift_reg.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/new/lmk_shift_reg.v:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/new/lmk_shift_reg.v:78]
INFO: [Synth 8-6155] done synthesizing module 'lmk_shift_reg' (4#1) [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/sources_1/new/lmk_shift_reg.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.887 ; gain = 79.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.887 ; gain = 79.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.887 ; gain = 79.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1173.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.gen/sources_1/ip/lmk_vio/lmk_vio/lmk_vio_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.gen/sources_1/ip/lmk_vio/lmk_vio/lmk_vio_in_context.xdc] for cell 'vio'
Parsing XDC File [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]
WARNING: [Vivado 12-584] No ports matched 'LMKOE'. [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'CLK_SYNC'. [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc:172]
Finished Parsing XDC File [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lmk_shift_reg_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lmk_shift_reg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lmk_shift_reg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1275.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1275.629 ; gain = 180.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1275.629 ; gain = 180.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1275.629 ; gain = 180.754
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lmk_shift_reg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                           000010 |                              101
                 CLK_LOW |                           000100 |                              001
                CLK_HIGH |                           100000 |                              010
               LATCH_LOW |                           010000 |                              011
              LATCH_HIGH |                           001000 |                              100
                    IDLE |                           000001 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lmk_shift_reg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1275.629 ; gain = 180.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1275.629 ; gain = 180.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1275.629 ; gain = 180.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1287.059 ; gain = 192.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1287.961 ; gain = 193.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lmk_vio       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |lmk_vio |     1|
|2     |BUFG    |     1|
|3     |LUT1    |     3|
|4     |LUT2    |     2|
|5     |LUT3    |    34|
|6     |LUT4    |     3|
|7     |LUT5    |     3|
|8     |LUT6    |     2|
|9     |SRLC32E |     1|
|10    |FDRE    |    48|
|11    |FDSE    |     2|
|12    |IBUF    |     1|
|13    |OBUF    |     3|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.707 ; gain = 98.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.707 ; gain = 199.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1294.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1308.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1308.773 ; gain = 213.898
INFO: [Common 17-1381] The checkpoint 'Q:/Mimas_Firmware/Patricks_LMK_code/Patricks_LMK_code.runs/synth_1/lmk_shift_reg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lmk_shift_reg_utilization_synth.rpt -pb lmk_shift_reg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 15:13:43 2022...
