
/*==================[inclusions]=============================================*/
#include "mma8451.h"
#include "fsl_i2c_hal.h"
#include "fsl_port_hal.h"
#include "fsl_gpio_hal.h"
/*==================[macros and definitions]=================================*/
#define MMA8451_I2C_ADDRESS     (0x1d)
#define INT1_PORT       PORTC
#define INT1_GPIO       GPIOC
#define INT1_PIN        5



//------------------- REGISTROS DE CONFIGURACION DE FF/MT

typedef union
{
    struct
    {
    	unsigned :1;
        unsigned :1;
        unsigned :1;
        unsigned XEFE:1;
        unsigned YEFE:1;
        unsigned ZEFE:1;
        unsigned OAE:1;
        unsigned ELE:1;
    };
    uint8_t data;
}FF_MT_CFG_t;

#define FF_MT_CFG_ADDRESS   0X15
/*
typedef union
{
    struct
    {
    	unsigned XHP:1;
        unsigned XHE:1;
        unsigned YHP:1;
        unsigned YHE:1;
        unsigned ZHP:1;
        unsigned ZHE:1;
        unsigned :1;
        unsigned EA:1;
    };
    uint8_t data;
}FF_MT_SRC_t; este creo que no se puede escribir*/

#define FF_MT_SRC_ADDRESS   0X16


typedef union
{
    struct
    {
    	unsigned THS0:1;
        unsigned THS1:1;
        unsigned THS2:1;
        unsigned THS3:1;
        unsigned THS4:1;
        unsigned THS5:1;
        unsigned THS6:1;
        unsigned DBCNTM:1;
    };
    uint8_t data;
}FF_MT_THS_t;

#define FF_MT_THS_ADDRESS   0X17


typedef union
{
    struct
    {
        unsigned D0:1;
        unsigned D1:1;
        unsigned D2:1;
        unsigned D3:1;
        unsigned D4:1;
        unsigned D5:1;
        unsigned D6:1;
        unsigned D7:1;
    };
    uint8_t data;
}FF_MT_COUNT_t;

#define FF_MT_COUNT_ADDRESS   0X18


//------------------- REGISTROS DE CONTROL
typedef union
{
    struct
    {
        unsigned ACTIVE:1;
        unsigned F_READ:1;
        unsigned LNOISE:1;
        unsigned DR:3;
        unsigned ASLP_RATE:2;
    };
    uint8_t data;
}CTRL_REG1_t;

#define CTRL_REG1_ADDRESS   0X2A

typedef union
{
    struct
    {
        unsigned INT_EN_DRDY:1;
        unsigned :1;
        unsigned INT_EN_FF_MT:1;
        unsigned INT_EN_PULSE:1;
        unsigned INT_EN_LNDPRT:1;
        unsigned INT_EN_TRANS:1;
        unsigned INT_EN_FIFO:1;
        unsigned INT_EN_ASLP:1;
    };
    uint8_t data;
}CTRL_REG4_t;

#define CTRL_REG4_ADDRESS   0X2D

typedef union
{
    struct
    {
        unsigned INT_CFG_DRDY:1;
        unsigned :1;
        unsigned INT_CFG_FF_MT:1;
        unsigned INT_CFG_PULSE:1;
        unsigned INT_CFG_LNDPRT:1;
        unsigned INT_CFG_TRANS:1;
        unsigned INT_CFG_FIFO:1;
        unsigned INT_CFG_ASLP:1;
    };
    uint8_t data;
}CTRL_REG5_t;

#define CTRL_REG5_ADDRESS   0X2E

#define INT_SOURCE_ADDRESS   0X0C
#define STATUS_ADDRESS       0X00

/*==================[internal data declaration]==============================*/
static int16_t readX, readY, readZ;
static int16_t bandera_ff = 0;
/*==================[internal functions declaration]=========================*/
static uint8_t mma8451_read_reg(uint8_t addr)
{
    uint8_t ret;
    	
    I2C_HAL_MasterReceiveDataPolling(I2C0,
                    MMA8451_I2C_ADDRESS,
                    &addr,
                    1,
                    &ret,
                    1);
	
	return ret;
}

void mma8451_write_reg(uint8_t addr, uint8_t data)
{
	I2C_HAL_MasterSendDataPolling(I2C0,
	                MMA8451_I2C_ADDRESS,
	                &addr,
	                1,
	                &data,
	                1);
}



/*==================[internal data definition]===============================*/

/*==================[external data definition]===============================*/

/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/
void mma8451_init(void)
{
    CTRL_REG1_t ctrl_reg1;
    CTRL_REG4_t ctrl_reg4;
    CTRL_REG5_t ctrl_reg5;

    FF_MT_CFG_t ff_mt_cfg;
    FF_MT_THS_t ff_mt_ths;
    FF_MT_COUNT_t ff_mt_count;


    //paso 1 pongo el acc en stand by
	ctrl_reg1.ACTIVE 	= 0;
	ctrl_reg1.F_READ 	= 0;
	ctrl_reg1.LNOISE 	= 0;
	ctrl_reg1.DR 		= 0B100;
	ctrl_reg1.ASLP_RATE = 0B00;

    mma8451_write_reg(CTRL_REG1_ADDRESS, ctrl_reg1.data);

    /* verificaci贸n */
    ctrl_reg1.data = mma8451_read_reg(CTRL_REG1_ADDRESS);

    //paso 2 seteo deteccion de caida libre
    ff_mt_cfg.ZEFE = 	1;
    ff_mt_cfg.YEFE =	1;
    ff_mt_cfg.XEFE = 	1;
	ff_mt_cfg.OAE =		0;
    ff_mt_cfg.ELE =		1;


    mma8451_write_reg(FF_MT_CFG_ADDRESS, ff_mt_cfg.data);
    //verificacion
    ff_mt_cfg.data = mma8451_read_reg(FF_MT_CFG_ADDRESS);

    //paso 3 seteo el threshold
    ff_mt_ths.THS0 =	1;
    ff_mt_ths.THS1 = 	1;
    ff_mt_ths.THS2 = 	0;
    ff_mt_ths.THS3= 	0;
    ff_mt_ths.THS4 =	0;
    ff_mt_ths.THS5 = 	0;
    ff_mt_ths.THS6 = 	0;
    ff_mt_ths.DBCNTM =	0;


    mma8451_write_reg(FF_MT_THS_ADDRESS, ff_mt_ths.data);
    //verificacion
    ff_mt_ths.data = mma8451_read_reg(FF_MT_CFG_ADDRESS);

    //paso 4 configuro el timer antirebote del acc
    ff_mt_count.D0 = 	0;
    ff_mt_count.D1 = 	1;
    ff_mt_count.D2 = 	1;
    ff_mt_count.D3 = 	0;
    ff_mt_count.D4 = 	0;
    ff_mt_count.D5 = 	0;
    ff_mt_count.D6 = 	0;
    ff_mt_count.D7 = 	0;

    mma8451_write_reg(FF_MT_COUNT_ADDRESS, ff_mt_count.data);
    //verificacion
    ff_mt_count.data = mma8451_read_reg(FF_MT_CFG_ADDRESS);


    //paso 5
	ctrl_reg4.INT_EN_DRDY = 	0;
	ctrl_reg4.INT_EN_FF_MT = 	1;
	ctrl_reg4.INT_EN_PULSE = 	0;
	ctrl_reg4.INT_EN_LNDPRT = 	0;
	ctrl_reg4.INT_EN_TRANS = 	0;
	ctrl_reg4.INT_EN_FIFO = 	0;
	ctrl_reg4.INT_EN_ASLP = 	0;

	mma8451_write_reg(CTRL_REG4_ADDRESS, ctrl_reg4.data);

	/* verificaci贸n */
	ctrl_reg4.data = mma8451_read_reg(CTRL_REG4_ADDRESS);


	//paso 6

	ctrl_reg5.INT_CFG_DRDY = 	1;
	ctrl_reg5.INT_CFG_FF_MT = 	1;
	ctrl_reg5.INT_CFG_PULSE = 	0;
	ctrl_reg5.INT_CFG_LNDPRT = 	0;
	ctrl_reg5.INT_CFG_TRANS = 	0;
	ctrl_reg5.INT_CFG_FIFO = 	0;
	ctrl_reg5.INT_CFG_ASLP = 	0;

	mma8451_write_reg(CTRL_REG5_ADDRESS, ctrl_reg5.data);

	/* verificaci贸n */
	ctrl_reg5.data = mma8451_read_reg(CTRL_REG5_ADDRESS);


	// paso 7 prendo el dispositivo

	ctrl_reg1.ACTIVE 	= 1;
	ctrl_reg1.F_READ 	= 0;
	ctrl_reg1.LNOISE 	= 1;
	ctrl_reg1.DR 		= 0B100;
	ctrl_reg1.ASLP_RATE = 0B00;

    mma8451_write_reg(CTRL_REG1_ADDRESS, ctrl_reg1.data);

    /* verificaci贸n */
    ctrl_reg1.data = mma8451_read_reg(CTRL_REG1_ADDRESS);

    /* configuraci贸n de pin de interrupci贸n */
    PORT_HAL_SetMuxMode(INT1_PORT, INT1_PIN, kPortMuxAsGpio);
    GPIO_HAL_SetPinDir(INT1_GPIO, INT1_PIN, kGpioDigitalInput);

    /* Interrupt polarity active high, or active low. Default value: 0.
       0: Active low; 1: Active high. VER REGISTRO CTRL_REG3 */
    PORT_HAL_SetPinIntMode(INT1_PORT, INT1_PIN, kPortIntLogicZero);

    NVIC_EnableIRQ(PORTC_PORTD_IRQn);
    NVIC_SetPriority(PORTC_PORTD_IRQn, 0);

}

void mma8451_DataReadyMode(void)
{
    CTRL_REG1_t ctrl_reg1;
    CTRL_REG4_t ctrl_reg4;
    bool estAct;

    NVIC_DisableIRQ(PORTC_PORTD_IRQn);

    /*pongo el acc en stand by*/
    ctrl_reg1.data = mma8451_read_reg(CTRL_REG1_ADDRESS);
    estAct = ctrl_reg1.ACTIVE;
    ctrl_reg1.ACTIVE = 0;
	mma8451_write_reg(CTRL_REG1_ADDRESS, ctrl_reg1.data);
	/*configuro el acc para que trabaje en deteccion de movimiento*/
	ctrl_reg4.data = mma8451_read_reg(CTRL_REG4_ADDRESS);
	ctrl_reg4.INT_EN_DRDY  = 1;
	ctrl_reg4.INT_EN_FF_MT = 0;

	mma8451_write_reg(CTRL_REG4_ADDRESS, ctrl_reg4.data);
	/*activo el acc*/
	ctrl_reg1.ACTIVE = estAct;
	mma8451_write_reg(CTRL_REG1_ADDRESS, ctrl_reg1.data);

	NVIC_EnableIRQ(PORTC_PORTD_IRQn);
}

void mma8451_FreeFallMode(void)
{
    CTRL_REG1_t ctrl_reg1;
    CTRL_REG4_t ctrl_reg4;
    bool estAct;


    NVIC_DisableIRQ(PORTC_PORTD_IRQn);

    /*pongo el acc en stand by*/
    ctrl_reg1.data = mma8451_read_reg(CTRL_REG1_ADDRESS);
    estAct = ctrl_reg1.ACTIVE;
    ctrl_reg1.ACTIVE = 0;
	mma8451_write_reg(CTRL_REG1_ADDRESS, ctrl_reg1.data);

	/*configuro el acc para que trabaje en deteccion de movimiento*/
	ctrl_reg4.data = mma8451_read_reg(CTRL_REG4_ADDRESS);
	ctrl_reg4.INT_EN_DRDY  = 0;
	ctrl_reg4.INT_EN_FF_MT = 1;

	mma8451_write_reg(CTRL_REG4_ADDRESS, ctrl_reg4.data);
	/*activo el acc*/
	ctrl_reg1.ACTIVE = estAct;
	mma8451_write_reg(CTRL_REG1_ADDRESS, ctrl_reg1.data);

	NVIC_EnableIRQ(PORTC_PORTD_IRQn);
}

bool mma8451_getFfall(void)
{
	bool ret = false;
    if (bandera_ff)
    {
    	bandera_ff = false;
        ret = true;
    }
	return ret;
}

int16_t mma8451_getAcX(void)
{
	return (int16_t)(((int32_t)readX * 100) / (int32_t)4096);
}

int16_t mma8451_getAcY(void)
{
	return (int16_t)(((int32_t)readY * 100) / (int32_t)4096);
}

int16_t mma8451_getAcZ(void)
{
	return (int16_t)(((int32_t)readZ * 100) / (int32_t)4096);
}

void PORTC_PORTD_IRQHandler(void)
{

    //pasar a run
	runMode();

    int16_t readG;
	uint8_t interrupcion_ff_dr;
	uint8_t status_addres;
	uint8_t temp8;



	interrupcion_ff_dr = mma8451_read_reg(INT_SOURCE_ADDRESS);//Lee el registro INT_SOURCE que indica el estado de cada interrupcin

	if (interrupcion_ff_dr & 4)
		{
			temp8 = mma8451_read_reg(FF_MT_SRC_ADDRESS);
			bandera_ff	= true;
		}


	if (interrupcion_ff_dr & 1)
	{

		status_addres = mma8451_read_reg(STATUS_ADDRESS);
		if (status_addres & 0b001)
		{
			readG   = (int16_t)mma8451_read_reg(0x01)<<8;
			readG  |= mma8451_read_reg(0x02);
			readX = readG >> 2;
		}

		if (status_addres & 0b010)
		{
			readG   = (int16_t)mma8451_read_reg(0x03)<<8;
			readG  |= mma8451_read_reg(0x04);
			readY = readG >> 2;
		}

		if (status_addres & 0b100)
		{
			readG   = (int16_t)mma8451_read_reg(0x05)<<8;
			readG  |= mma8451_read_reg(0x06);
			readZ = readG >> 2;
		}
	}
	readG = 0;

	PORT_HAL_ClearPinIntFlag(INT1_PORT, INT1_PIN);
}

/*==================[end of file]============================================*/
