Analysis & Synthesis report for DE0_NANO_PWM
Tue Jan 27 21:49:25 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for tabela_sin:usin_a|altsyncram:Mux6_rtl_0|altsyncram_ak01:auto_generated
 17. Source assignments for tabela_sin:usin_b|altsyncram:Mux6_rtl_0|altsyncram_ek01:auto_generated
 18. Source assignments for tabela_sin:usin_c|altsyncram:Mux6_rtl_0|altsyncram_fk01:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_PWM
 20. Parameter Settings for User Entity Instance: pll:upll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: integrador:u5
 22. Parameter Settings for User Entity Instance: portadora_tringular:ucr1
 23. Parameter Settings for User Entity Instance: portadora_tringular:ucr2
 24. Parameter Settings for User Entity Instance: portadora_tringular:ucr3
 25. Parameter Settings for User Entity Instance: portadora_tringular:ucr4
 26. Parameter Settings for User Entity Instance: portadora_tringular:ucr5
 27. Parameter Settings for User Entity Instance: portadora_tringular:ucr6
 28. Parameter Settings for User Entity Instance: theta_abc:u6
 29. Parameter Settings for User Entity Instance: tabela_sin:usin_a
 30. Parameter Settings for User Entity Instance: tabela_sin:usin_b
 31. Parameter Settings for User Entity Instance: tabela_sin:usin_c
 32. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA01
 33. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA01
 34. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA02
 35. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA02
 36. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA03
 37. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA03
 38. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB01
 39. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB01
 40. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB02
 41. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB02
 42. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB03
 43. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB03
 44. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC01
 45. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC01
 46. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC02
 47. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC02
 48. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC03
 49. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC03
 50. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_a|altsyncram:Mux6_rtl_0
 51. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_b|altsyncram:Mux6_rtl_0
 52. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_c|altsyncram:Mux6_rtl_0
 53. altpll Parameter Settings by Entity Instance
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "fbpspwmdt:PWM2_FC03"
 56. Port Connectivity Checks: "fbpspwmdt:PWM1_FC03"
 57. Port Connectivity Checks: "fbpspwmdt:PWM2_FC02"
 58. Port Connectivity Checks: "fbpspwmdt:PWM1_FC02"
 59. Port Connectivity Checks: "fbpspwmdt:PWM2_FC01"
 60. Port Connectivity Checks: "fbpspwmdt:PWM1_FC01"
 61. Port Connectivity Checks: "fbpspwmdt:PWM2_FB03"
 62. Port Connectivity Checks: "fbpspwmdt:PWM1_FB03"
 63. Port Connectivity Checks: "fbpspwmdt:PWM2_FB02"
 64. Port Connectivity Checks: "fbpspwmdt:PWM1_FB02"
 65. Port Connectivity Checks: "fbpspwmdt:PWM2_FB01"
 66. Port Connectivity Checks: "fbpspwmdt:PWM1_FB01"
 67. Port Connectivity Checks: "fbpspwmdt:PWM2_FA03"
 68. Port Connectivity Checks: "fbpspwmdt:PWM1_FA03"
 69. Port Connectivity Checks: "fbpspwmdt:PWM2_FA02"
 70. Port Connectivity Checks: "fbpspwmdt:PWM1_FA02"
 71. Port Connectivity Checks: "fbpspwmdt:PWM2_FA01"
 72. Port Connectivity Checks: "fbpspwmdt:PWM1_FA01"
 73. Port Connectivity Checks: "theta_abc:u6"
 74. Port Connectivity Checks: "portadora_tringular:ucr6"
 75. Port Connectivity Checks: "portadora_tringular:ucr5"
 76. Port Connectivity Checks: "portadora_tringular:ucr4"
 77. Port Connectivity Checks: "portadora_tringular:ucr3"
 78. Port Connectivity Checks: "portadora_tringular:ucr2"
 79. Port Connectivity Checks: "portadora_tringular:ucr1"
 80. Port Connectivity Checks: "integrador:u5"
 81. Port Connectivity Checks: "clk_div:u1wt"
 82. Port Connectivity Checks: "clk_div:u1"
 83. Port Connectivity Checks: "pll:upll"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 27 21:49:25 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; DE0_NANO_PWM                               ;
; Top-level Entity Name              ; DE0_NANO_PWM                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,335                                      ;
;     Total combinational functions  ; 1,267                                      ;
;     Dedicated logic registers      ; 547                                        ;
; Total registers                    ; 547                                        ;
; Total pins                         ; 73                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 67,584                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO_PWM       ; DE0_NANO_PWM       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                             ; Library ;
+------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; pll.vhd                            ; yes             ; User Wizard-Generated File                            ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/pll.vhd                               ;         ;
; my_types_pkg.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/my_types_pkg.vhd                      ;         ;
; fixed_pkg_c.vhdl                   ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl                      ;         ;
; fixed_float_types_c.vhdl           ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_float_types_c.vhdl              ;         ;
; DE0_NANO_PWM.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd                      ;         ;
; tabela_sin.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/tabela_sin.vhd                        ;         ;
; theta_abc.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/theta_abc.vhd                         ;         ;
; portadora_tringular.vhd            ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd               ;         ;
; clk_div.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/clk_div.vhd                           ;         ;
; integrador.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/integrador.vhd                        ;         ;
; fbpspwmdt.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fbpspwmdt.vhd                         ;         ;
; altpll.tdf                         ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal141.inc                     ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                            ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; db/pll_altpll.v                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/db/pll_altpll.v                       ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                         ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                         ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                       ; yes             ; Megafunction                                          ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_ak01.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/db/altsyncram_ak01.tdf                ;         ;
; DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/db/DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif ;         ;
; db/altsyncram_ek01.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/db/altsyncram_ek01.tdf                ;         ;
; DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/db/DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif ;         ;
; db/altsyncram_fk01.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/db/altsyncram_fk01.tdf                ;         ;
; DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/db/DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif ;         ;
+------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,335                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 1267                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 236                                                                         ;
;     -- 3 input functions                    ; 307                                                                         ;
;     -- <=2 input functions                  ; 724                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 645                                                                         ;
;     -- arithmetic mode                      ; 622                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 547                                                                         ;
;     -- Dedicated logic registers            ; 547                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 73                                                                          ;
; Total memory bits                           ; 67584                                                                       ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:upll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 489                                                                         ;
; Total fan-out                               ; 5113                                                                        ;
; Average fan-out                             ; 2.56                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; |DE0_NANO_PWM                             ; 1267 (0)          ; 547 (1)      ; 67584       ; 0            ; 0       ; 0         ; 73   ; 0            ; |DE0_NANO_PWM                                                                        ; work         ;
;    |clk_div:u1|                           ; 22 (22)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|clk_div:u1                                                             ; work         ;
;    |fbpspwmdt:PWM1_FA01|                  ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA01                                                    ; work         ;
;    |fbpspwmdt:PWM1_FA02|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA02                                                    ; work         ;
;    |fbpspwmdt:PWM1_FA03|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA03                                                    ; work         ;
;    |fbpspwmdt:PWM1_FB01|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB01                                                    ; work         ;
;    |fbpspwmdt:PWM1_FB02|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB02                                                    ; work         ;
;    |fbpspwmdt:PWM1_FB03|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB03                                                    ; work         ;
;    |fbpspwmdt:PWM1_FC01|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC01                                                    ; work         ;
;    |fbpspwmdt:PWM1_FC02|                  ; 51 (51)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC02                                                    ; work         ;
;    |fbpspwmdt:PWM1_FC03|                  ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC03                                                    ; work         ;
;    |fbpspwmdt:PWM2_FA01|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA01                                                    ; work         ;
;    |fbpspwmdt:PWM2_FA02|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA02                                                    ; work         ;
;    |fbpspwmdt:PWM2_FA03|                  ; 50 (50)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA03                                                    ; work         ;
;    |fbpspwmdt:PWM2_FB01|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB01                                                    ; work         ;
;    |fbpspwmdt:PWM2_FB02|                  ; 50 (50)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB02                                                    ; work         ;
;    |fbpspwmdt:PWM2_FB03|                  ; 50 (50)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB03                                                    ; work         ;
;    |fbpspwmdt:PWM2_FC01|                  ; 51 (51)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC01                                                    ; work         ;
;    |fbpspwmdt:PWM2_FC02|                  ; 51 (51)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC02                                                    ; work         ;
;    |fbpspwmdt:PWM2_FC03|                  ; 52 (52)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC03                                                    ; work         ;
;    |integrador:u5|                        ; 25 (25)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|integrador:u5                                                          ; work         ;
;    |pll:upll|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|pll:upll                                                               ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|pll:upll|altpll:altpll_component                                       ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|pll:upll|altpll:altpll_component|pll_altpll:auto_generated             ; work         ;
;    |portadora_tringular:ucr1|             ; 39 (39)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|portadora_tringular:ucr1                                               ; work         ;
;    |portadora_tringular:ucr2|             ; 55 (55)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|portadora_tringular:ucr2                                               ; work         ;
;    |portadora_tringular:ucr3|             ; 55 (55)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|portadora_tringular:ucr3                                               ; work         ;
;    |portadora_tringular:ucr4|             ; 55 (55)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|portadora_tringular:ucr4                                               ; work         ;
;    |portadora_tringular:ucr5|             ; 32 (32)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|portadora_tringular:ucr5                                               ; work         ;
;    |portadora_tringular:ucr6|             ; 31 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|portadora_tringular:ucr6                                               ; work         ;
;    |tabela_sin:usin_a|                    ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_a                                                      ; work         ;
;       |altsyncram:Mux6_rtl_0|             ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_a|altsyncram:Mux6_rtl_0                                ; work         ;
;          |altsyncram_ak01:auto_generated| ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_a|altsyncram:Mux6_rtl_0|altsyncram_ak01:auto_generated ; work         ;
;    |tabela_sin:usin_b|                    ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_b                                                      ; work         ;
;       |altsyncram:Mux6_rtl_0|             ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_b|altsyncram:Mux6_rtl_0                                ; work         ;
;          |altsyncram_ek01:auto_generated| ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_b|altsyncram:Mux6_rtl_0|altsyncram_ek01:auto_generated ; work         ;
;    |tabela_sin:usin_c|                    ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_c                                                      ; work         ;
;       |altsyncram:Mux6_rtl_0|             ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_c|altsyncram:Mux6_rtl_0                                ; work         ;
;          |altsyncram_fk01:auto_generated| ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|tabela_sin:usin_c|altsyncram:Mux6_rtl_0|altsyncram_fk01:auto_generated ; work         ;
;    |theta_abc:u6|                         ; 44 (44)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_PWM|theta_abc:u6                                                           ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; tabela_sin:usin_a|altsyncram:Mux6_rtl_0|altsyncram_ak01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 11           ; --           ; --           ; 22528 ; DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif ;
; tabela_sin:usin_b|altsyncram:Mux6_rtl_0|altsyncram_ek01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 11           ; --           ; --           ; 22528 ; DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif ;
; tabela_sin:usin_c|altsyncram:Mux6_rtl_0|altsyncram_fk01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 11           ; --           ; --           ; 22528 ; DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |DE0_NANO_PWM|pll:upll ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-----------------------------------------+-----------------------------------------------+
; Register name                           ; Reason for Removal                            ;
+-----------------------------------------+-----------------------------------------------+
; tabela_sin:usin_c|va[11..15]            ; Stuck at GND due to stuck port data_in        ;
; tabela_sin:usin_b|va[11..15]            ; Stuck at GND due to stuck port data_in        ;
; tabela_sin:usin_a|va[11..15]            ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FC03|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FC03|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FC02|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FC02|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FC01|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FC01|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FB03|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FB03|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FB02|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FB02|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FB01|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FB01|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FA03|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FA03|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FA02|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FA02|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM2_FA01|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FA01|comp_int[11..15]    ; Stuck at GND due to stuck port data_in        ;
; fbpspwmdt:PWM1_FC01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM2_FC01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM1_FC02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM2_FC02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM1_FC03|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM1_FC01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM2_FC01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM1_FC02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM2_FC02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM1_FC03|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM1_FC01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM2_FC01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM1_FC02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM2_FC02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM1_FC03|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM1_FC01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM2_FC01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM1_FC02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM2_FC02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM1_FC03|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM1_FC01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM2_FC01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM1_FC02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM2_FC02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM1_FC03|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM1_FC01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM2_FC01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM1_FC02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM2_FC02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM1_FC03|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM1_FC01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM2_FC01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM1_FC02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM2_FC02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM1_FC03|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM1_FC01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM2_FC01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM1_FC02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM2_FC02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM1_FC03|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM1_FC01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM2_FC01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM1_FC02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM2_FC02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM1_FC03|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM1_FC01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM2_FC01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM1_FC02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM2_FC02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM1_FC03|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM1_FC01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM2_FC01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM1_FC02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM2_FC02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM1_FC03|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM1_FB01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM2_FB01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM1_FB02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM2_FB02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM1_FB03|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM1_FB01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM2_FB01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM1_FB02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM2_FB02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM1_FB03|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM1_FB01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM2_FB01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM1_FB02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM2_FB02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM1_FB03|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM1_FB01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM2_FB01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM1_FB02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM2_FB02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM1_FB03|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM1_FB01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM2_FB01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM1_FB02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM2_FB02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM1_FB03|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM1_FB01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM2_FB01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM1_FB02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM2_FB02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM1_FB03|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM1_FB01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM2_FB01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM1_FB02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM2_FB02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM1_FB03|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM1_FB01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM2_FB01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM1_FB02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM2_FB02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM1_FB03|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM1_FB01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM2_FB01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM1_FB02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM2_FB02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM1_FB03|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM1_FB01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM2_FB01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM1_FB02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM2_FB02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM1_FB03|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM1_FB01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM2_FB01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM1_FB02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM2_FB02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM1_FB03|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM1_FA01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM2_FA01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM1_FA02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM2_FA02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM1_FA03|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM1_FA01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM2_FA01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM1_FA02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM2_FA02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM1_FA03|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM1_FA01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM2_FA01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM1_FA02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM2_FA02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM1_FA03|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM1_FA01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM2_FA01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM1_FA02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM2_FA02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM1_FA03|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM1_FA01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM2_FA01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM1_FA02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM2_FA02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM1_FA03|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM1_FA01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM2_FA01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM1_FA02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM2_FA02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM1_FA03|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM1_FA01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM2_FA01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM1_FA02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM2_FA02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM1_FA03|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM1_FA01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM2_FA01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM1_FA02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM2_FA02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM1_FA03|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM1_FA01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM2_FA01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM1_FA02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM2_FA02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM1_FA03|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM1_FA01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM2_FA01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM1_FA02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM2_FA02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM1_FA03|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM1_FA01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM2_FA01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM1_FA02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM2_FA02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM1_FA03|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; integrador:u5|out_int[0..3]             ; Merged with integrador:u5|out_int[4]          ;
; integrador:u5|out_int[4]                ; Stuck at GND due to stuck port data_in        ;
; portadora_tringular:ucr2|c_int[0]       ; Merged with portadora_tringular:ucr6|c_int[0] ;
; portadora_tringular:ucr3|c_int[0]       ; Merged with portadora_tringular:ucr6|c_int[0] ;
; portadora_tringular:ucr4|c_int[0]       ; Merged with portadora_tringular:ucr5|c_int[0] ;
; portadora_tringular:ucr1|c_int[0]       ; Merged with portadora_tringular:ucr5|c_int[0] ;
; Total Number of Removed Registers = 279 ;                                               ;
+-----------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+--------------------------+---------------------------+---------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                              ;
+--------------------------+---------------------------+---------------------------------------------------------------------+
; tabela_sin:usin_c|va[11] ; Stuck at GND              ; fbpspwmdt:PWM2_FC03|comp_int[11], fbpspwmdt:PWM1_FC03|comp_int[11], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FC02|comp_int[11], fbpspwmdt:PWM1_FC02|comp_int[11], ;
;                          ;                           ; fbpspwmdt:PWM2_FC01|comp_int[11], fbpspwmdt:PWM1_FC01|comp_int[11]  ;
; tabela_sin:usin_c|va[12] ; Stuck at GND              ; fbpspwmdt:PWM2_FC03|comp_int[12], fbpspwmdt:PWM1_FC03|comp_int[12], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FC02|comp_int[12], fbpspwmdt:PWM1_FC02|comp_int[12], ;
;                          ;                           ; fbpspwmdt:PWM2_FC01|comp_int[12], fbpspwmdt:PWM1_FC01|comp_int[12]  ;
; tabela_sin:usin_c|va[13] ; Stuck at GND              ; fbpspwmdt:PWM2_FC03|comp_int[13], fbpspwmdt:PWM1_FC03|comp_int[13], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FC02|comp_int[13], fbpspwmdt:PWM1_FC02|comp_int[13], ;
;                          ;                           ; fbpspwmdt:PWM2_FC01|comp_int[13], fbpspwmdt:PWM1_FC01|comp_int[13]  ;
; tabela_sin:usin_c|va[14] ; Stuck at GND              ; fbpspwmdt:PWM2_FC03|comp_int[14], fbpspwmdt:PWM1_FC03|comp_int[14], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FC02|comp_int[14], fbpspwmdt:PWM1_FC02|comp_int[14], ;
;                          ;                           ; fbpspwmdt:PWM2_FC01|comp_int[14], fbpspwmdt:PWM1_FC01|comp_int[14]  ;
; tabela_sin:usin_c|va[15] ; Stuck at GND              ; fbpspwmdt:PWM2_FC03|comp_int[15], fbpspwmdt:PWM1_FC03|comp_int[15], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FC02|comp_int[15], fbpspwmdt:PWM1_FC02|comp_int[15], ;
;                          ;                           ; fbpspwmdt:PWM2_FC01|comp_int[15], fbpspwmdt:PWM1_FC01|comp_int[15]  ;
; tabela_sin:usin_b|va[11] ; Stuck at GND              ; fbpspwmdt:PWM2_FB03|comp_int[11], fbpspwmdt:PWM1_FB03|comp_int[11], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FB02|comp_int[11], fbpspwmdt:PWM1_FB02|comp_int[11], ;
;                          ;                           ; fbpspwmdt:PWM2_FB01|comp_int[11], fbpspwmdt:PWM1_FB01|comp_int[11]  ;
; tabela_sin:usin_b|va[12] ; Stuck at GND              ; fbpspwmdt:PWM2_FB03|comp_int[12], fbpspwmdt:PWM1_FB03|comp_int[12], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FB02|comp_int[12], fbpspwmdt:PWM1_FB02|comp_int[12], ;
;                          ;                           ; fbpspwmdt:PWM2_FB01|comp_int[12], fbpspwmdt:PWM1_FB01|comp_int[12]  ;
; tabela_sin:usin_b|va[13] ; Stuck at GND              ; fbpspwmdt:PWM2_FB03|comp_int[13], fbpspwmdt:PWM1_FB03|comp_int[13], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FB02|comp_int[13], fbpspwmdt:PWM1_FB02|comp_int[13], ;
;                          ;                           ; fbpspwmdt:PWM2_FB01|comp_int[13], fbpspwmdt:PWM1_FB01|comp_int[13]  ;
; tabela_sin:usin_b|va[14] ; Stuck at GND              ; fbpspwmdt:PWM2_FB03|comp_int[14], fbpspwmdt:PWM1_FB03|comp_int[14], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FB02|comp_int[14], fbpspwmdt:PWM1_FB02|comp_int[14], ;
;                          ;                           ; fbpspwmdt:PWM2_FB01|comp_int[14], fbpspwmdt:PWM1_FB01|comp_int[14]  ;
; tabela_sin:usin_b|va[15] ; Stuck at GND              ; fbpspwmdt:PWM2_FB03|comp_int[15], fbpspwmdt:PWM1_FB03|comp_int[15], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FB02|comp_int[15], fbpspwmdt:PWM1_FB02|comp_int[15], ;
;                          ;                           ; fbpspwmdt:PWM2_FB01|comp_int[15], fbpspwmdt:PWM1_FB01|comp_int[15]  ;
; tabela_sin:usin_a|va[11] ; Stuck at GND              ; fbpspwmdt:PWM2_FA03|comp_int[11], fbpspwmdt:PWM1_FA03|comp_int[11], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FA02|comp_int[11], fbpspwmdt:PWM1_FA02|comp_int[11], ;
;                          ;                           ; fbpspwmdt:PWM2_FA01|comp_int[11], fbpspwmdt:PWM1_FA01|comp_int[11]  ;
; tabela_sin:usin_a|va[12] ; Stuck at GND              ; fbpspwmdt:PWM2_FA03|comp_int[12], fbpspwmdt:PWM1_FA03|comp_int[12], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FA02|comp_int[12], fbpspwmdt:PWM1_FA02|comp_int[12], ;
;                          ;                           ; fbpspwmdt:PWM2_FA01|comp_int[12], fbpspwmdt:PWM1_FA01|comp_int[12]  ;
; tabela_sin:usin_a|va[13] ; Stuck at GND              ; fbpspwmdt:PWM2_FA03|comp_int[13], fbpspwmdt:PWM1_FA03|comp_int[13], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FA02|comp_int[13], fbpspwmdt:PWM1_FA02|comp_int[13], ;
;                          ;                           ; fbpspwmdt:PWM2_FA01|comp_int[13], fbpspwmdt:PWM1_FA01|comp_int[13]  ;
; tabela_sin:usin_a|va[14] ; Stuck at GND              ; fbpspwmdt:PWM2_FA03|comp_int[14], fbpspwmdt:PWM1_FA03|comp_int[14], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FA02|comp_int[14], fbpspwmdt:PWM1_FA02|comp_int[14], ;
;                          ;                           ; fbpspwmdt:PWM2_FA01|comp_int[14], fbpspwmdt:PWM1_FA01|comp_int[14]  ;
; tabela_sin:usin_a|va[15] ; Stuck at GND              ; fbpspwmdt:PWM2_FA03|comp_int[15], fbpspwmdt:PWM1_FA03|comp_int[15], ;
;                          ; due to stuck port data_in ; fbpspwmdt:PWM2_FA02|comp_int[15], fbpspwmdt:PWM1_FA02|comp_int[15], ;
;                          ;                           ; fbpspwmdt:PWM2_FA01|comp_int[15], fbpspwmdt:PWM1_FA01|comp_int[15]  ;
+--------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 547   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 157   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; rst                                     ; 191     ;
; portadora_tringular:ucr3|c_int[8]       ; 7       ;
; portadora_tringular:ucr3|c_int[7]       ; 7       ;
; portadora_tringular:ucr3|c_int[5]       ; 7       ;
; portadora_tringular:ucr3|c_int[4]       ; 7       ;
; portadora_tringular:ucr3|c_int[3]       ; 7       ;
; portadora_tringular:ucr3|c_int[2]       ; 7       ;
; portadora_tringular:ucr6|c_int[0]       ; 20      ;
; portadora_tringular:ucr5|c_int[9]       ; 5       ;
; portadora_tringular:ucr5|c_int[8]       ; 6       ;
; portadora_tringular:ucr5|c_int[6]       ; 5       ;
; portadora_tringular:ucr5|c_int[5]       ; 6       ;
; portadora_tringular:ucr5|c_int[4]       ; 6       ;
; portadora_tringular:ucr5|c_int[3]       ; 6       ;
; portadora_tringular:ucr5|c_int[1]       ; 6       ;
; portadora_tringular:ucr2|c_int[10]      ; 8       ;
; portadora_tringular:ucr2|c_int[8]       ; 7       ;
; portadora_tringular:ucr2|c_int[5]       ; 7       ;
; portadora_tringular:ucr2|c_int[4]       ; 7       ;
; portadora_tringular:ucr2|c_int[2]       ; 7       ;
; portadora_tringular:ucr2|c_int[1]       ; 7       ;
; portadora_tringular:ucr4|c_int[9]       ; 7       ;
; portadora_tringular:ucr4|c_int[8]       ; 7       ;
; portadora_tringular:ucr4|c_int[6]       ; 7       ;
; portadora_tringular:ucr4|c_int[5]       ; 7       ;
; portadora_tringular:ucr4|c_int[4]       ; 7       ;
; portadora_tringular:ucr4|c_int[3]       ; 7       ;
; portadora_tringular:ucr4|c_int[1]       ; 7       ;
; portadora_tringular:ucr6|c_int[8]       ; 6       ;
; portadora_tringular:ucr6|c_int[7]       ; 5       ;
; portadora_tringular:ucr6|c_int[5]       ; 6       ;
; portadora_tringular:ucr6|c_int[4]       ; 6       ;
; portadora_tringular:ucr6|c_int[3]       ; 6       ;
; portadora_tringular:ucr6|c_int[2]       ; 6       ;
; portadora_tringular:ucr3|dir_int        ; 1       ;
; portadora_tringular:ucr5|dir_int        ; 2       ;
; Total number of inverted registers = 36 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                      ;
+-----------------------------+------------------------------+------+
; Register Name               ; Megafunction                 ; Type ;
+-----------------------------+------------------------------+------+
; tabela_sin:usin_a|va[0..10] ; tabela_sin:usin_a|Mux6_rtl_0 ; ROM  ;
; tabela_sin:usin_b|va[0..10] ; tabela_sin:usin_b|Mux6_rtl_0 ; ROM  ;
; tabela_sin:usin_c|va[0..10] ; tabela_sin:usin_c|Mux6_rtl_0 ; ROM  ;
+-----------------------------+------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr1|c_int[6]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr5|c_int[15]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr3|c_int[6]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr6|c_int[13]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr2|c_int[13]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr4|c_int[10]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr5|c_int[5]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr3|c_int[4]   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr6|c_int[0]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr2|c_int[1]   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_PWM|portadora_tringular:ucr4|c_int[9]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FA03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FA03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FB03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FB03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM1_FC03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_PWM|fbpspwmdt:PWM2_FC03|var_Dead_Count1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for tabela_sin:usin_a|altsyncram:Mux6_rtl_0|altsyncram_ak01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for tabela_sin:usin_b|altsyncram:Mux6_rtl_0|altsyncram_ek01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for tabela_sin:usin_c|altsyncram:Mux6_rtl_0|altsyncram_fk01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_PWM ;
+-------------------+-------+--------------------------------------------------+
; Parameter Name    ; Value ; Type                                             ;
+-------------------+-------+--------------------------------------------------+
; N                 ; 3     ; Signed Integer                                   ;
; Nin               ; 13    ; Signed Integer                                   ;
; Nout              ; 30    ; Signed Integer                                   ;
; n_bits_phase      ; 30    ; Signed Integer                                   ;
; n_bits_c          ; 16    ; Signed Integer                                   ;
; TAM_MEM           ; 32    ; Signed Integer                                   ;
; NBITS_MEM_ADDRESS ; 6     ; Signed Integer                                   ;
; ID_MEM_DAC        ; 28    ; Signed Integer                                   ;
; ID_MEM_SW1        ; 30    ; Signed Integer                                   ;
+-------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:upll|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 16                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 15                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_USED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integrador:u5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Nin            ; 13    ; Signed Integer                    ;
; Nout           ; 30    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr5 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr6 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: theta_abc:u6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Nin            ; 30    ; Signed Integer                   ;
; Nout           ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tabela_sin:usin_a ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits_phase   ; 16    ; Signed Integer                        ;
; n_bits_c       ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tabela_sin:usin_b ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits_phase   ; 16    ; Signed Integer                        ;
; n_bits_c       ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tabela_sin:usin_c ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits_phase   ; 16    ; Signed Integer                        ;
; n_bits_c       ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_a|altsyncram:Mux6_rtl_0 ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 11                                 ; Untyped        ;
; WIDTHAD_A                          ; 11                                 ; Untyped        ;
; NUMWORDS_A                         ; 2048                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ak01                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_b|altsyncram:Mux6_rtl_0 ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 11                                 ; Untyped        ;
; WIDTHAD_A                          ; 11                                 ; Untyped        ;
; NUMWORDS_A                         ; 2048                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ek01                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_c|altsyncram:Mux6_rtl_0 ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 11                                 ; Untyped        ;
; WIDTHAD_A                          ; 11                                 ; Untyped        ;
; NUMWORDS_A                         ; 2048                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fk01                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:upll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 3                                       ;
; Entity Instance                           ; tabela_sin:usin_a|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 11                                      ;
;     -- NUMWORDS_A                         ; 2048                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 1                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
; Entity Instance                           ; tabela_sin:usin_b|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 11                                      ;
;     -- NUMWORDS_A                         ; 2048                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 1                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
; Entity Instance                           ; tabela_sin:usin_c|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 11                                      ;
;     -- NUMWORDS_A                         ; 2048                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 1                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FC03" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FC03" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FC02" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FC02" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FC01" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FC01" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FB03" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FB03" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FB02" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FB02" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FB01" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FB01" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FA03" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FA03" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FA02" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FA02" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM2_FA01" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fbpspwmdt:PWM1_FA01" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+------------------------------------------+
; Port Connectivity Checks: "theta_abc:u6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr6"                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; en               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[5..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dir_ini          ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr5"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[5..4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr4"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr3"                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; en               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[5..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dir_ini          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[5..4]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr2"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[2..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr1"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini     ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "integrador:u5"          ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; en               ; Input ; Info     ; Stuck at VCC ;
; max[28..0]       ; Input ; Info     ; Stuck at VCC ;
; max[29]          ; Input ; Info     ; Stuck at GND ;
; int_data[7..5]   ; Input ; Info     ; Stuck at VCC ;
; int_data[11..10] ; Input ; Info     ; Stuck at GND ;
; int_data[4..0]   ; Input ; Info     ; Stuck at GND ;
; int_data[12]     ; Input ; Info     ; Stuck at VCC ;
; int_data[9]      ; Input ; Info     ; Stuck at VCC ;
; int_data[8]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_div:u1wt"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; en         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; div[2..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; div[15..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "clk_div:u1"       ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; en         ; Input ; Info     ; Stuck at VCC ;
; div[15..3] ; Input ; Info     ; Stuck at GND ;
; div[1..0]  ; Input ; Info     ; Stuck at GND ;
; div[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:upll"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 547                         ;
;     CLR               ; 116                         ;
;     CLR SCLR          ; 25                          ;
;     CLR SLD           ; 15                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 1                           ;
;     SCLR              ; 16                          ;
;     plain             ; 341                         ;
; cycloneiii_lcell_comb ; 1269                        ;
;     arith             ; 622                         ;
;         2 data inputs ; 372                         ;
;         3 data inputs ; 250                         ;
;     normal            ; 647                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 288                         ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 236                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 6.80                        ;
; Average LUT depth     ; 4.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Jan 27 21:49:02 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 0 entities, in source file my_types_pkg.vhd
    Info (12022): Found design unit 1: my_types_pkg
Info (12021): Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg
    Info (12022): Found design unit 2: fixed_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_pwm.vhd
    Info (12022): Found design unit 1: DE0_NANO_PWM-MAIN
    Info (12023): Found entity 1: DE0_NANO_PWM
Info (12021): Found 2 design units, including 1 entities, in source file sinewave.vhd
    Info (12022): Found design unit 1: sinewave-Behavioral
    Info (12023): Found entity 1: sinewave
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador-contador
    Info (12023): Found entity 1: contador
Info (12021): Found 2 design units, including 1 entities, in source file tabela_sin.vhd
    Info (12022): Found design unit 1: tabela_sin-tabela_sin
    Info (12023): Found entity 1: tabela_sin
Info (12021): Found 2 design units, including 1 entities, in source file theta_abc.vhd
    Info (12022): Found design unit 1: theta_abc-theta_abc
    Info (12023): Found entity 1: theta_abc
Info (12021): Found 2 design units, including 1 entities, in source file portadora_tringular.vhd
    Info (12022): Found design unit 1: portadora_tringular-portadora_tringular
    Info (12023): Found entity 1: portadora_tringular
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-div
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file leds.vhd
    Info (12022): Found design unit 1: LEDs-LEDs
    Info (12023): Found entity 1: LEDs
Info (12021): Found 2 design units, including 1 entities, in source file integrador.vhd
    Info (12022): Found design unit 1: integrador-integrador
    Info (12023): Found entity 1: integrador
Info (12021): Found 2 design units, including 1 entities, in source file fbpspwmdt.vhd
    Info (12022): Found design unit 1: fbpspwmdt-fbpspwmdt_arch
    Info (12023): Found entity 1: fbpspwmdt
Info (12021): Found 2 design units, including 1 entities, in source file wt.vhd
    Info (12022): Found design unit 1: wt-wt_arch
    Info (12023): Found entity 1: wt
Info (12127): Elaborating entity "DE0_NANO_PWM" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(31): used implicit default value for signal "LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(39): used implicit default value for signal "RESET_FA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(47): used implicit default value for signal "RESET_FB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(56): used implicit default value for signal "RESET_FC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(194): object "pll_lock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(194): object "clk_wt" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "GPIO_0[3..2]" at DE0_NANO_PWM.vhd(64)
Info (12128): Elaborating entity "pll" for hierarchy "pll:upll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:upll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:upll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:upll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:upll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:u1"
Info (12128): Elaborating entity "integrador" for hierarchy "integrador:u5"
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10492): VHDL Process Statement warning at integrador.vhd(33): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at integrador.vhd(35): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "portadora_tringular" for hierarchy "portadora_tringular:ucr1"
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(33): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(34): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(35): signal "count_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(36): signal "dir_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(51): signal "count_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(52): signal "dir_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "theta_abc" for hierarchy "theta_abc:u6"
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10492): VHDL Process Statement warning at theta_abc.vhd(35): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at theta_abc.vhd(36): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "tabela_sin" for hierarchy "tabela_sin:usin_a"
Info (12128): Elaborating entity "fbpspwmdt" for hierarchy "fbpspwmdt:PWM1_FA01"
Warning (10492): VHDL Process Statement warning at fbpspwmdt.vhd(41): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (19000): Inferred 3 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "tabela_sin:usin_a|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "tabela_sin:usin_b|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "tabela_sin:usin_c|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif
Info (12130): Elaborated megafunction instantiation "tabela_sin:usin_a|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "tabela_sin:usin_a|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ak01.tdf
    Info (12023): Found entity 1: altsyncram_ak01
Info (12130): Elaborated megafunction instantiation "tabela_sin:usin_b|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "tabela_sin:usin_b|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ek01.tdf
    Info (12023): Found entity 1: altsyncram_ek01
Info (12130): Elaborated megafunction instantiation "tabela_sin:usin_c|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "tabela_sin:usin_c|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fk01.tdf
    Info (12023): Found entity 1: altsyncram_fk01
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
    Warning (13410): Pin "RESET_FA[0]" is stuck at GND
    Warning (13410): Pin "RESET_FA[1]" is stuck at GND
    Warning (13410): Pin "RESET_FA[2]" is stuck at GND
    Warning (13410): Pin "RESET_FB[0]" is stuck at GND
    Warning (13410): Pin "RESET_FB[1]" is stuck at GND
    Warning (13410): Pin "RESET_FB[2]" is stuck at GND
    Warning (13410): Pin "RESET_FC[0]" is stuck at GND
    Warning (13410): Pin "RESET_FC[1]" is stuck at GND
    Warning (13410): Pin "RESET_FC[2]" is stuck at GND
    Warning (13410): Pin "GPIO_0[2]" is stuck at GND
    Warning (13410): Pin "GPIO_0[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "INT0_FA[0]"
    Warning (15610): No output dependent on input pin "INT0_FA[1]"
    Warning (15610): No output dependent on input pin "INT0_FA[2]"
    Warning (15610): No output dependent on input pin "INT0_FB[0]"
    Warning (15610): No output dependent on input pin "INT0_FB[1]"
    Warning (15610): No output dependent on input pin "INT0_FB[2]"
    Warning (15610): No output dependent on input pin "INT0_FC[0]"
    Warning (15610): No output dependent on input pin "INT0_FC[1]"
    Warning (15610): No output dependent on input pin "INT0_FC[2]"
Info (21057): Implemented 1587 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 1480 logic cells
    Info (21064): Implemented 33 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 698 megabytes
    Info: Processing ended: Tue Jan 27 21:49:25 2015
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:50


