{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 14:12:08 2017 " "Info: Processing started: Fri Nov 24 14:12:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 240 792 960 256 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN " "Info: Assuming node \"EN\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 224 792 960 240 "EN" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "2114:inst\|inst2 " "Info: Detected gated clock \"2114:inst\|inst2\" as buffer" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2114:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X27_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X27_Y1 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y1; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.409 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 6.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 240 792 960 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.370 ns) 2.997 ns 2114:inst\|inst2 2 COMB LCCOMB_X17_Y10_N26 1 " "Info: 2: + IC(1.477 ns) + CELL(0.370 ns) = 2.997 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.000 ns) 4.739 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.742 ns) + CELL(0.000 ns) = 4.739 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.815 ns) 6.409 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X27_Y1 0 " "Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 6.409 ns; Loc. = M4K_X27_Y1; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.335 ns ( 36.43 % ) " "Info: Total cell delay = 2.335 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.074 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.409 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.428 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 6.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 240 792 960 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.370 ns) 2.997 ns 2114:inst\|inst2 2 COMB LCCOMB_X17_Y10_N26 1 " "Info: 2: + IC(1.477 ns) + CELL(0.370 ns) = 2.997 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.000 ns) 4.739 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.742 ns) + CELL(0.000 ns) = 4.739 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.834 ns) 6.428 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X27_Y1 1 " "Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.428 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.354 ns ( 36.62 % ) " "Info: Total cell delay = 2.354 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 63.38 % ) " "Info: Total interconnect delay = 4.074 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.428 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.409 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.428 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.409 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.428 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "EN memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"EN\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X27_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X27_Y1 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y1; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 6.737 ns + Shortest memory " "Info: + Shortest clock path from clock \"EN\" to destination memory is 6.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 224 792 960 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.651 ns) 3.325 ns 2114:inst\|inst2 2 COMB LCCOMB_X17_Y10_N26 1 " "Info: 2: + IC(1.534 ns) + CELL(0.651 ns) = 3.325 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.000 ns) 5.067 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.742 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.815 ns) 6.737 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X27_Y1 0 " "Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 6.737 ns; Loc. = M4K_X27_Y1; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.606 ns ( 38.68 % ) " "Info: Total cell delay = 2.606 ns ( 38.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 61.32 % ) " "Info: Total interconnect delay = 4.131 ns ( 61.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.737 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.737 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 6.756 ns - Longest memory " "Info: - Longest clock path from clock \"EN\" to source memory is 6.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 224 792 960 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.651 ns) 3.325 ns 2114:inst\|inst2 2 COMB LCCOMB_X17_Y10_N26 1 " "Info: 2: + IC(1.534 ns) + CELL(0.651 ns) = 3.325 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.000 ns) 5.067 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.742 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.834 ns) 6.756 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X27_Y1 1 " "Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.756 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.625 ns ( 38.85 % ) " "Info: Total cell delay = 2.625 ns ( 38.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 61.15 % ) " "Info: Total interconnect delay = 4.131 ns ( 61.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.756 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.737 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.737 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.756 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.737 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.737 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.756 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg3 ad3 CLK 2.144 ns memory " "Info: tsu for memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"ad3\", clock pin = \"CLK\") is 2.144 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.527 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ad3 1 PIN PIN_68 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 1; PIN Node = 'ad3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad3 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 304 792 960 320 "ad3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.357 ns) + CELL(0.176 ns) 8.527 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X27_Y1 4 " "Info: 2: + IC(7.357 ns) + CELL(0.176 ns) = 8.527 ns; Loc. = M4K_X27_Y1; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { ad3 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.170 ns ( 13.72 % ) " "Info: Total cell delay = 1.170 ns ( 13.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.357 ns ( 86.28 % ) " "Info: Total interconnect delay = 7.357 ns ( 86.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.527 ns" { ad3 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.527 ns" { ad3 {} ad3~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 7.357ns } { 0.000ns 0.994ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.429 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 240 792 960 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.370 ns) 2.997 ns 2114:inst\|inst2 2 COMB LCCOMB_X17_Y10_N26 1 " "Info: 2: + IC(1.477 ns) + CELL(0.370 ns) = 2.997 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.000 ns) 4.739 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.742 ns) + CELL(0.000 ns) = 4.739 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.835 ns) 6.429 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg3 4 MEM M4K_X27_Y1 4 " "Info: 4: + IC(0.855 ns) + CELL(0.835 ns) = 6.429 ns; Loc. = M4K_X27_Y1; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.355 ns ( 36.63 % ) " "Info: Total cell delay = 2.355 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 63.37 % ) " "Info: Total interconnect delay = 4.074 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.527 ns" { ad3 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.527 ns" { ad3 {} ad3~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 7.357ns } { 0.000ns 0.994ns 0.176ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.477ns 1.742ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "EN do2 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 17.405 ns memory " "Info: tco from clock \"EN\" to destination pin \"do2\" through memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg\" is 17.405 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 6.757 ns + Longest memory " "Info: + Longest clock path from clock \"EN\" to source memory is 6.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 224 792 960 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.651 ns) 3.325 ns 2114:inst\|inst2 2 COMB LCCOMB_X17_Y10_N26 1 " "Info: 2: + IC(1.534 ns) + CELL(0.651 ns) = 3.325 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.000 ns) 5.067 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.742 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.835 ns) 6.757 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X27_Y1 4 " "Info: 4: + IC(0.855 ns) + CELL(0.835 ns) = 6.757 ns; Loc. = M4K_X27_Y1; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 38.86 % ) " "Info: Total cell delay = 2.626 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 61.14 % ) " "Info: Total interconnect delay = 4.131 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.388 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X27_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y1; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[2\] 2 MEM M4K_X27_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.341 ns) + CELL(3.286 ns) 10.388 ns do2 3 PIN PIN_164 0 " "Info: 3: + IC(3.341 ns) + CELL(3.286 ns) = 10.388 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'do2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] do2 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 176 1112 1288 192 "do2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.047 ns ( 67.84 % ) " "Info: Total cell delay = 7.047 ns ( 67.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.341 ns ( 32.16 % ) " "Info: Total interconnect delay = 3.341 ns ( 32.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.388 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] do2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.388 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] {} do2 {} } { 0.000ns 0.000ns 3.341ns } { 0.000ns 3.761ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.388 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] do2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.388 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] {} do2 {} } { 0.000ns 0.000ns 3.341ns } { 0.000ns 3.761ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "IO do2 14.813 ns Longest " "Info: Longest tpd from source pin \"IO\" to destination pin \"do2\" is 14.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns IO 1 PIN PIN_107 2 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 2; PIN Node = 'IO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 208 792 960 224 "IO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.177 ns) + CELL(0.544 ns) 8.736 ns 2114:inst\|inst8 2 COMB LCCOMB_X17_Y10_N0 4 " "Info: 2: + IC(7.177 ns) + CELL(0.544 ns) = 8.736 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 4; COMB Node = '2114:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { IO 2114:inst|inst8 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 448 1656 1720 496 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.709 ns) + CELL(3.368 ns) 14.813 ns do2 3 PIN PIN_164 0 " "Info: 3: + IC(2.709 ns) + CELL(3.368 ns) = 14.813 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'do2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.077 ns" { 2114:inst|inst8 do2 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 176 1112 1288 192 "do2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.927 ns ( 33.26 % ) " "Info: Total cell delay = 4.927 ns ( 33.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.886 ns ( 66.74 % ) " "Info: Total interconnect delay = 9.886 ns ( 66.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.813 ns" { IO 2114:inst|inst8 do2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.813 ns" { IO {} IO~combout {} 2114:inst|inst8 {} do2 {} } { 0.000ns 0.000ns 7.177ns 2.709ns } { 0.000ns 1.015ns 0.544ns 3.368ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg1 ad1 EN 0.001 ns memory " "Info: th for memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"ad1\", clock pin = \"EN\") is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 6.757 ns + Longest memory " "Info: + Longest clock path from clock \"EN\" to destination memory is 6.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns EN 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 224 792 960 240 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.651 ns) 3.325 ns 2114:inst\|inst2 2 COMB LCCOMB_X17_Y10_N26 1 " "Info: 2: + IC(1.534 ns) + CELL(0.651 ns) = 3.325 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.000 ns) 5.067 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.742 ns) + CELL(0.000 ns) = 5.067 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.835 ns) 6.757 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg1 4 MEM M4K_X27_Y1 4 " "Info: 4: + IC(0.855 ns) + CELL(0.835 ns) = 6.757 ns; Loc. = M4K_X27_Y1; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 38.86 % ) " "Info: Total cell delay = 2.626 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 61.14 % ) " "Info: Total interconnect delay = 4.131 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.023 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 7.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ad1 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ad1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad1 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5/COADEXP5.bdf" { { 272 792 960 288 "ad1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.873 ns) + CELL(0.176 ns) 7.023 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X27_Y1 4 " "Info: 2: + IC(5.873 ns) + CELL(0.176 ns) = 7.023 ns; Loc. = M4K_X27_Y1; Fanout = 4; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.049 ns" { ad1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 16.37 % ) " "Info: Total cell delay = 1.150 ns ( 16.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.873 ns ( 83.63 % ) " "Info: Total interconnect delay = 5.873 ns ( 83.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { ad1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { ad1 {} ad1~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.873ns } { 0.000ns 0.974ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 1.534ns 1.742ns 0.855ns } { 0.000ns 1.140ns 0.651ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { ad1 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { ad1 {} ad1~combout {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.873ns } { 0.000ns 0.974ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 14:12:08 2017 " "Info: Processing ended: Fri Nov 24 14:12:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
