#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55ac2fcfe840 .scope module, "ni_tb" "ni_tb" 2 4;
 .timescale -9 -12;
P_0x55ac2fd2ca10 .param/l "ADDRSIZE" 0 2 6, +C4<00000000000000000000000000000101>;
P_0x55ac2fd2ca50 .param/l "DSIZE" 1 2 9, +C4<0000000000000000000000000000000100000>;
P_0x55ac2fd2ca90 .param/l "MSB_SLOT" 0 2 7, +C4<00000000000000000000000000000101>;
P_0x55ac2fd2cad0 .param/l "RSIZE" 1 2 8, +C4<000000000000000000000000000000010000>;
v0x55ac2fd53b20_0 .var "clk", 0 0;
v0x55ac2fd53bc0_0 .net "core_read_data", 15 0, L_0x55ac2fd00790;  1 drivers
v0x55ac2fd53cb0_0 .var "core_read_en", 0 0;
v0x55ac2fd53d50_0 .var "core_write_addr", 15 0;
v0x55ac2fd53e40_0 .var "core_write_data", 15 0;
v0x55ac2fd53f80_0 .var "core_write_en", 0 0;
v0x55ac2fd54020_0 .var/i "i", 31 0;
v0x55ac2fd540c0_0 .var "reset", 0 0;
S_0x55ac2fcfd7e0 .scope module, "my_ni" "ni" 2 20, 3 11 0, S_0x55ac2fcfe840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "core_write_data";
    .port_info 3 /INPUT 16 "core_write_addr";
    .port_info 4 /INPUT 1 "core_write_en";
    .port_info 5 /OUTPUT 16 "core_read_data";
    .port_info 6 /INPUT 1 "core_read_en";
P_0x55ac2fd2fd70 .param/l "ADDRSIZE" 0 3 39, +C4<00000000000000000000000000000101>;
P_0x55ac2fd2fdb0 .param/l "DSIZE" 1 3 42, +C4<0000000000000000000000000000000100000>;
P_0x55ac2fd2fdf0 .param/l "MSB_SLOT" 0 3 40, +C4<00000000000000000000000000000101>;
P_0x55ac2fd2fe30 .param/l "RSIZE" 1 3 41, +C4<000000000000000000000000000000010000>;
v0x55ac2fd52410_0 .net "arready", 0 0, v0x55ac2fd30940_0;  1 drivers
v0x55ac2fd52500_0 .var "arvalid", 0 0;
v0x55ac2fd525d0_0 .net "awready", 0 0, v0x55ac2fcf3ee0_0;  1 drivers
v0x55ac2fd526d0_0 .var "awvalid", 0 0;
v0x55ac2fd527a0_0 .var "bready", 0 0;
L_0x7fd5e804a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac2fd52840_0 .net "bresp", 1 0, L_0x7fd5e804a060;  1 drivers
v0x55ac2fd52910_0 .net "bvalid", 0 0, v0x55ac2fd4f890_0;  1 drivers
v0x55ac2fd529e0_0 .net "clk", 0 0, v0x55ac2fd53b20_0;  1 drivers
v0x55ac2fd52ad0_0 .net "core_read_data", 15 0, L_0x55ac2fd00790;  alias, 1 drivers
v0x55ac2fd52b70_0 .net "core_read_en", 0 0, v0x55ac2fd53cb0_0;  1 drivers
v0x55ac2fd52c10_0 .net "core_write_addr", 15 0, v0x55ac2fd53d50_0;  1 drivers
v0x55ac2fd52ce0_0 .net "core_write_data", 15 0, v0x55ac2fd53e40_0;  1 drivers
v0x55ac2fd52db0_0 .net "core_write_en", 0 0, v0x55ac2fd53f80_0;  1 drivers
v0x55ac2fd52e50_0 .net "empty", 0 0, v0x55ac2fd51110_0;  1 drivers
v0x55ac2fd52ef0_0 .net "error", 0 0, v0x55ac2fd511e0_0;  1 drivers
v0x55ac2fd52f90_0 .net "full", 0 0, v0x55ac2fd51980_0;  1 drivers
v0x55ac2fd53080_0 .net "ocup", 5 0, v0x55ac2fd51ca0_0;  1 drivers
v0x55ac2fd53230_0 .net "read64_data", 31 0, v0x55ac2fd51040_0;  1 drivers
v0x55ac2fd53300_0 .net "read_data", 15 0, L_0x55ac2fd541b0;  1 drivers
v0x55ac2fd533d0_0 .net "read_en", 0 0, L_0x55ac2fd00040;  1 drivers
v0x55ac2fd534c0_0 .net "reset", 0 0, v0x55ac2fd540c0_0;  1 drivers
v0x55ac2fd53560_0 .var "rready", 0 0;
L_0x7fd5e804a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac2fd53630_0 .net "rresp", 1 0, L_0x7fd5e804a018;  1 drivers
v0x55ac2fd53700_0 .net "rvalid", 0 0, v0x55ac2fd500c0_0;  1 drivers
v0x55ac2fd537d0_0 .net "wready", 0 0, L_0x55ac2fd30840;  1 drivers
v0x55ac2fd538a0_0 .net "write_data", 31 0, L_0x55ac2fd54610;  1 drivers
v0x55ac2fd53990_0 .net "write_en", 0 0, L_0x55ac2fd31000;  1 drivers
v0x55ac2fd53a80_0 .var "wvalid", 0 0;
L_0x55ac2fd541b0 .part v0x55ac2fd51040_0, 0, 16;
L_0x55ac2fd546f0 .reduce/nor v0x55ac2fd540c0_0;
S_0x55ac2fd2d4b0 .scope module, "slave" "axi4lite_slave" 3 129, 4 13 0, S_0x55ac2fcfd7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "arestn";
    .port_info 2 /INPUT 32 "araddr";
    .port_info 3 /INPUT 1 "arvalid";
    .port_info 4 /OUTPUT 1 "arready";
    .port_info 5 /OUTPUT 16 "rdata";
    .port_info 6 /OUTPUT 2 "rresp";
    .port_info 7 /OUTPUT 1 "rvalid";
    .port_info 8 /INPUT 1 "rready";
    .port_info 9 /INPUT 16 "awaddr";
    .port_info 10 /INPUT 1 "awvalid";
    .port_info 11 /OUTPUT 1 "awready";
    .port_info 12 /INPUT 16 "wdata";
    .port_info 13 /INPUT 1 "wvalid";
    .port_info 14 /OUTPUT 1 "wready";
    .port_info 15 /OUTPUT 2 "bresp";
    .port_info 16 /OUTPUT 1 "bvalid";
    .port_info 17 /INPUT 1 "bready";
    .port_info 18 /OUTPUT 1 "read_en";
    .port_info 19 /INPUT 16 "read_data";
    .port_info 20 /INPUT 1 "empty";
    .port_info 21 /OUTPUT 1 "write_en";
    .port_info 22 /OUTPUT 32 "write_data";
    .port_info 23 /INPUT 1 "full";
P_0x55ac2fcce620 .param/l "ADDRSIZE" 0 4 55, +C4<00000000000000000000000000000101>;
P_0x55ac2fcce660 .param/l "DSIZE" 1 4 57, +C4<0000000000000000000000000000000100000>;
P_0x55ac2fcce6a0 .param/l "RSIZE" 1 4 56, +C4<000000000000000000000000000000010000>;
L_0x55ac2fd30840 .functor BUFZ 1, v0x55ac2fcf3ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55ac2fd31000 .functor BUFZ 1, v0x55ac2fd4f890_0, C4<0>, C4<0>, C4<0>;
L_0x55ac2fd00040 .functor BUFZ 1, v0x55ac2fd500c0_0, C4<0>, C4<0>, C4<0>;
L_0x55ac2fd00790 .functor BUFZ 16, L_0x55ac2fd541b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ac2fd12f00_0 .net "aclk", 0 0, v0x55ac2fd53b20_0;  alias, 1 drivers
L_0x7fd5e804a0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac2fd1b770_0 .net "araddr", 31 0, L_0x7fd5e804a0a8;  1 drivers
v0x55ac2fd27620_0 .net "arestn", 0 0, L_0x55ac2fd546f0;  1 drivers
v0x55ac2fd30940_0 .var "arready", 0 0;
v0x55ac2fd31160_0 .net "arvalid", 0 0, v0x55ac2fd52500_0;  1 drivers
v0x55ac2fcf3a60_0 .net "awaddr", 15 0, v0x55ac2fd53d50_0;  alias, 1 drivers
v0x55ac2fcf3ee0_0 .var "awready", 0 0;
v0x55ac2fd4f630_0 .net "awvalid", 0 0, v0x55ac2fd526d0_0;  1 drivers
v0x55ac2fd4f6f0_0 .net "bready", 0 0, v0x55ac2fd527a0_0;  1 drivers
v0x55ac2fd4f7b0_0 .net "bresp", 1 0, L_0x7fd5e804a060;  alias, 1 drivers
v0x55ac2fd4f890_0 .var "bvalid", 0 0;
v0x55ac2fd4f950_0 .net "empty", 0 0, v0x55ac2fd51110_0;  alias, 1 drivers
v0x55ac2fd4fa10_0 .net "full", 0 0, v0x55ac2fd51980_0;  alias, 1 drivers
v0x55ac2fd4fad0_0 .net "rdata", 15 0, L_0x55ac2fd00790;  alias, 1 drivers
v0x55ac2fd4fbb0_0 .net "read_data", 15 0, L_0x55ac2fd541b0;  alias, 1 drivers
v0x55ac2fd4fc90_0 .net "read_en", 0 0, L_0x55ac2fd00040;  alias, 1 drivers
v0x55ac2fd4fd50_0 .net "reset", 0 0, L_0x55ac2fd54310;  1 drivers
v0x55ac2fd4ff20_0 .net "rready", 0 0, v0x55ac2fd53560_0;  1 drivers
v0x55ac2fd4ffe0_0 .net "rresp", 1 0, L_0x7fd5e804a018;  alias, 1 drivers
v0x55ac2fd500c0_0 .var "rvalid", 0 0;
v0x55ac2fd50180_0 .net "wdata", 15 0, v0x55ac2fd53e40_0;  alias, 1 drivers
v0x55ac2fd50260_0 .net "wready", 0 0, L_0x55ac2fd30840;  alias, 1 drivers
v0x55ac2fd50320_0 .net "write_data", 31 0, L_0x55ac2fd54610;  alias, 1 drivers
v0x55ac2fd50400_0 .net "write_en", 0 0, L_0x55ac2fd31000;  alias, 1 drivers
v0x55ac2fd504c0_0 .net "wvalid", 0 0, v0x55ac2fd53a80_0;  1 drivers
E_0x55ac2fd08150 .event posedge, v0x55ac2fd12f00_0;
L_0x55ac2fd54310 .reduce/nor L_0x55ac2fd546f0;
L_0x55ac2fd54610 .concat [ 16 16 0 0], v0x55ac2fd53e40_0, v0x55ac2fd53d50_0;
S_0x55ac2fd50950 .scope module, "write_fifo" "gp_fifo" 3 186, 5 16 0, S_0x55ac2fcfd7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 6 "ocup";
P_0x55ac2fcfd9b0 .param/l "DEPTH" 0 5 34, +C4<0000000000000000000000000000000100000>;
P_0x55ac2fcfd9f0 .param/l "LENGTH" 0 5 30, +C4<0000000000000000000000000000000100000>;
P_0x55ac2fcfda30 .param/l "MSB_SLOT" 0 5 33, +C4<00000000000000000000000000000101>;
v0x55ac2fd50b50_0 .net "clk", 0 0, v0x55ac2fd53b20_0;  alias, 1 drivers
v0x55ac2fd50f70_0 .net "data_in", 31 0, L_0x55ac2fd54610;  alias, 1 drivers
v0x55ac2fd51040_0 .var "data_out", 31 0;
v0x55ac2fd51110_0 .var "empty", 0 0;
v0x55ac2fd511e0_0 .var "error", 0 0;
v0x55ac2fd512d0 .array "fifo_ff", 0 31, 31 0;
v0x55ac2fd518a0_0 .var "fifo_ocup", 5 0;
v0x55ac2fd51980_0 .var "full", 0 0;
v0x55ac2fd51a20_0 .var/i "i", 31 0;
v0x55ac2fd51ae0_0 .var "next_read_ptr", 5 0;
v0x55ac2fd51bc0_0 .var "next_write_ptr", 5 0;
v0x55ac2fd51ca0_0 .var "ocup", 5 0;
v0x55ac2fd51d80_0 .net "read_en", 0 0, L_0x55ac2fd00040;  alias, 1 drivers
v0x55ac2fd51e50_0 .var "read_ptr_ff", 5 0;
v0x55ac2fd51f10_0 .net "reset", 0 0, v0x55ac2fd540c0_0;  alias, 1 drivers
v0x55ac2fd51fd0_0 .net "write_en", 0 0, L_0x55ac2fd31000;  alias, 1 drivers
v0x55ac2fd520a0_0 .var "write_ptr_ff", 5 0;
E_0x55ac2fcf0a10 .event posedge, v0x55ac2fd51f10_0, v0x55ac2fd12f00_0;
v0x55ac2fd512d0_0 .array/port v0x55ac2fd512d0, 0;
E_0x55ac2fd33290/0 .event edge, v0x55ac2fd51e50_0, v0x55ac2fd520a0_0, v0x55ac2fd4f950_0, v0x55ac2fd512d0_0;
v0x55ac2fd512d0_1 .array/port v0x55ac2fd512d0, 1;
v0x55ac2fd512d0_2 .array/port v0x55ac2fd512d0, 2;
v0x55ac2fd512d0_3 .array/port v0x55ac2fd512d0, 3;
v0x55ac2fd512d0_4 .array/port v0x55ac2fd512d0, 4;
E_0x55ac2fd33290/1 .event edge, v0x55ac2fd512d0_1, v0x55ac2fd512d0_2, v0x55ac2fd512d0_3, v0x55ac2fd512d0_4;
v0x55ac2fd512d0_5 .array/port v0x55ac2fd512d0, 5;
v0x55ac2fd512d0_6 .array/port v0x55ac2fd512d0, 6;
v0x55ac2fd512d0_7 .array/port v0x55ac2fd512d0, 7;
v0x55ac2fd512d0_8 .array/port v0x55ac2fd512d0, 8;
E_0x55ac2fd33290/2 .event edge, v0x55ac2fd512d0_5, v0x55ac2fd512d0_6, v0x55ac2fd512d0_7, v0x55ac2fd512d0_8;
v0x55ac2fd512d0_9 .array/port v0x55ac2fd512d0, 9;
v0x55ac2fd512d0_10 .array/port v0x55ac2fd512d0, 10;
v0x55ac2fd512d0_11 .array/port v0x55ac2fd512d0, 11;
v0x55ac2fd512d0_12 .array/port v0x55ac2fd512d0, 12;
E_0x55ac2fd33290/3 .event edge, v0x55ac2fd512d0_9, v0x55ac2fd512d0_10, v0x55ac2fd512d0_11, v0x55ac2fd512d0_12;
v0x55ac2fd512d0_13 .array/port v0x55ac2fd512d0, 13;
v0x55ac2fd512d0_14 .array/port v0x55ac2fd512d0, 14;
v0x55ac2fd512d0_15 .array/port v0x55ac2fd512d0, 15;
v0x55ac2fd512d0_16 .array/port v0x55ac2fd512d0, 16;
E_0x55ac2fd33290/4 .event edge, v0x55ac2fd512d0_13, v0x55ac2fd512d0_14, v0x55ac2fd512d0_15, v0x55ac2fd512d0_16;
v0x55ac2fd512d0_17 .array/port v0x55ac2fd512d0, 17;
v0x55ac2fd512d0_18 .array/port v0x55ac2fd512d0, 18;
v0x55ac2fd512d0_19 .array/port v0x55ac2fd512d0, 19;
v0x55ac2fd512d0_20 .array/port v0x55ac2fd512d0, 20;
E_0x55ac2fd33290/5 .event edge, v0x55ac2fd512d0_17, v0x55ac2fd512d0_18, v0x55ac2fd512d0_19, v0x55ac2fd512d0_20;
v0x55ac2fd512d0_21 .array/port v0x55ac2fd512d0, 21;
v0x55ac2fd512d0_22 .array/port v0x55ac2fd512d0, 22;
v0x55ac2fd512d0_23 .array/port v0x55ac2fd512d0, 23;
v0x55ac2fd512d0_24 .array/port v0x55ac2fd512d0, 24;
E_0x55ac2fd33290/6 .event edge, v0x55ac2fd512d0_21, v0x55ac2fd512d0_22, v0x55ac2fd512d0_23, v0x55ac2fd512d0_24;
v0x55ac2fd512d0_25 .array/port v0x55ac2fd512d0, 25;
v0x55ac2fd512d0_26 .array/port v0x55ac2fd512d0, 26;
v0x55ac2fd512d0_27 .array/port v0x55ac2fd512d0, 27;
v0x55ac2fd512d0_28 .array/port v0x55ac2fd512d0, 28;
E_0x55ac2fd33290/7 .event edge, v0x55ac2fd512d0_25, v0x55ac2fd512d0_26, v0x55ac2fd512d0_27, v0x55ac2fd512d0_28;
v0x55ac2fd512d0_29 .array/port v0x55ac2fd512d0, 29;
v0x55ac2fd512d0_30 .array/port v0x55ac2fd512d0, 30;
v0x55ac2fd512d0_31 .array/port v0x55ac2fd512d0, 31;
E_0x55ac2fd33290/8 .event edge, v0x55ac2fd512d0_29, v0x55ac2fd512d0_30, v0x55ac2fd512d0_31, v0x55ac2fd50400_0;
E_0x55ac2fd33290/9 .event edge, v0x55ac2fd4fa10_0, v0x55ac2fd4fc90_0, v0x55ac2fd518a0_0;
E_0x55ac2fd33290 .event/or E_0x55ac2fd33290/0, E_0x55ac2fd33290/1, E_0x55ac2fd33290/2, E_0x55ac2fd33290/3, E_0x55ac2fd33290/4, E_0x55ac2fd33290/5, E_0x55ac2fd33290/6, E_0x55ac2fd33290/7, E_0x55ac2fd33290/8, E_0x55ac2fd33290/9;
    .scope S_0x55ac2fd2d4b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fcf3ee0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55ac2fd2d4b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd4f890_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55ac2fd2d4b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd500c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55ac2fd2d4b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd30940_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55ac2fd2d4b0;
T_4 ;
    %wait E_0x55ac2fd08150;
    %load/vec4 v0x55ac2fd4fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac2fd4f890_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ac2fd50260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac2fd4f890_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55ac2fd4f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac2fd4f890_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ac2fd2d4b0;
T_5 ;
    %wait E_0x55ac2fd08150;
    %load/vec4 v0x55ac2fd4fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac2fcf3ee0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ac2fcf3ee0_0;
    %nor/r;
    %load/vec4 v0x55ac2fd4f630_0;
    %load/vec4 v0x55ac2fd504c0_0;
    %and;
    %and;
    %load/vec4 v0x55ac2fd4f890_0;
    %nor/r;
    %load/vec4 v0x55ac2fd4f6f0_0;
    %or;
    %and;
    %assign/vec4 v0x55ac2fcf3ee0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ac2fd2d4b0;
T_6 ;
    %wait E_0x55ac2fd08150;
    %load/vec4 v0x55ac2fd4fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd30940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac2fd500c0_0, 0;
T_6.0 ;
    %load/vec4 v0x55ac2fd31160_0;
    %load/vec4 v0x55ac2fd30940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac2fd30940_0, 0;
T_6.2 ;
    %load/vec4 v0x55ac2fd30940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac2fd30940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac2fd500c0_0, 0;
T_6.4 ;
    %load/vec4 v0x55ac2fd4ff20_0;
    %load/vec4 v0x55ac2fd500c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac2fd500c0_0, 0;
T_6.6 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ac2fd50950;
T_7 ;
    %wait E_0x55ac2fd33290;
    %load/vec4 v0x55ac2fd51e50_0;
    %store/vec4 v0x55ac2fd51ae0_0, 0, 6;
    %load/vec4 v0x55ac2fd520a0_0;
    %store/vec4 v0x55ac2fd51bc0_0, 0, 6;
    %load/vec4 v0x55ac2fd520a0_0;
    %load/vec4 v0x55ac2fd51e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ac2fd51110_0, 0, 1;
    %load/vec4 v0x55ac2fd520a0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x55ac2fd51e50_0;
    %parti/s 5, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ac2fd520a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x55ac2fd51e50_0;
    %parti/s 1, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55ac2fd51980_0, 0, 1;
    %load/vec4 v0x55ac2fd51110_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55ac2fd51e50_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ac2fd512d0, 4;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x55ac2fd51040_0, 0, 32;
    %load/vec4 v0x55ac2fd51fd0_0;
    %load/vec4 v0x55ac2fd51980_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55ac2fd520a0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55ac2fd51bc0_0, 0, 6;
T_7.2 ;
    %load/vec4 v0x55ac2fd51d80_0;
    %load/vec4 v0x55ac2fd51110_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55ac2fd51e50_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55ac2fd51ae0_0, 0, 6;
T_7.4 ;
    %load/vec4 v0x55ac2fd51fd0_0;
    %load/vec4 v0x55ac2fd51980_0;
    %and;
    %load/vec4 v0x55ac2fd51d80_0;
    %load/vec4 v0x55ac2fd51110_0;
    %and;
    %or;
    %store/vec4 v0x55ac2fd511e0_0, 0, 1;
    %load/vec4 v0x55ac2fd520a0_0;
    %load/vec4 v0x55ac2fd51e50_0;
    %sub;
    %store/vec4 v0x55ac2fd518a0_0, 0, 6;
    %load/vec4 v0x55ac2fd518a0_0;
    %store/vec4 v0x55ac2fd51ca0_0, 0, 6;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ac2fd50950;
T_8 ;
    %wait E_0x55ac2fcf0a10;
    %load/vec4 v0x55ac2fd51f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ac2fd520a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ac2fd51e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac2fd51a20_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x55ac2fd51a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55ac2fd51a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac2fd512d0, 0, 4;
    %load/vec4 v0x55ac2fd51a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ac2fd51a20_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ac2fd51bc0_0;
    %assign/vec4 v0x55ac2fd520a0_0, 0;
    %load/vec4 v0x55ac2fd51ae0_0;
    %assign/vec4 v0x55ac2fd51e50_0, 0;
    %load/vec4 v0x55ac2fd51fd0_0;
    %load/vec4 v0x55ac2fd51980_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55ac2fd50f70_0;
    %load/vec4 v0x55ac2fd520a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac2fd512d0, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ac2fcfd7e0;
T_9 ;
    %wait E_0x55ac2fd08150;
    %load/vec4 v0x55ac2fd534c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd526d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd527a0_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x55ac2fd52db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd526d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd53a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd527a0_0, 0, 1;
T_9.2 ;
    %load/vec4 v0x55ac2fd527a0_0;
    %load/vec4 v0x55ac2fd52910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd527a0_0, 0, 1;
T_9.4 ;
    %load/vec4 v0x55ac2fd526d0_0;
    %load/vec4 v0x55ac2fd525d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd526d0_0, 0, 1;
T_9.6 ;
    %load/vec4 v0x55ac2fd53a80_0;
    %load/vec4 v0x55ac2fd537d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53a80_0, 0, 1;
T_9.8 ;
    %load/vec4 v0x55ac2fd52500_0;
    %load/vec4 v0x55ac2fd52410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd52500_0, 0, 1;
T_9.10 ;
    %load/vec4 v0x55ac2fd53700_0;
    %load/vec4 v0x55ac2fd53560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53560_0, 0, 1;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ac2fcfd7e0;
T_10 ;
    %wait E_0x55ac2fd08150;
    %load/vec4 v0x55ac2fd534c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd52500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53560_0, 0, 1;
T_10.0 ;
    %load/vec4 v0x55ac2fd52b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd52500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd53560_0, 0, 1;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ac2fcfe840;
T_11 ;
    %vpi_call 2 33 "$dumpfile", "ni_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ac2fcfe840 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac2fd54020_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55ac2fd54020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55ac2fd512d0, v0x55ac2fd54020_0 > {0 0 0};
    %load/vec4 v0x55ac2fd54020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ac2fd54020_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd53b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd540c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53cb0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac2fd53d50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac2fd53e40_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd540c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd53f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53cb0_0, 0, 1;
    %pushi/vec4 42405, 0, 16;
    %store/vec4 v0x55ac2fd53d50_0, 0, 16;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x55ac2fd53e40_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd53cb0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac2fd53d50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac2fd53e40_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac2fd540c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd53cb0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac2fd53d50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac2fd53e40_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac2fd540c0_0, 0, 1;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55ac2fcfe840;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x55ac2fd53b20_0;
    %inv;
    %store/vec4 v0x55ac2fd53b20_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ni_tb.v";
    "./../../ni/ni.v";
    "./../../axi4/axi4lite_slave.v";
    "./../../fifo/gp_fifo.v";
