{"Source Block": ["hdl/projects/common/a5gte/system_top.v@92:102@HdlStmAssign", "  inout             phy_mdio;\n\n  // simple pass through\n\n  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n"], "Clone Blocks": [["hdl/projects/common/a5gte/system_top.v@93:103", "\n  // simple pass through\n\n  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n\n"], ["hdl/projects/common/a5gte/system_top.v@91:101", "  output            phy_mdc;\n  inout             phy_mdio;\n\n  // simple pass through\n\n  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n"]], "Diff Content": {"Delete": [[97, "  assign eth_rx_cntrl = phy_rx_cntrl;\n"]], "Add": []}}