---
title: RISC-Væµ‹è¯•
date: 2023-05-15 15:30:47
tags: RISC-V
---

RISC-V å¤„ç†å™¨éªŒè¯

<!--more-->

[TOC]

## å¤„ç†å™¨æ ¸éªŒè¯çš„æ–¹æ³•

1. éªŒè¯ç›®æ ‡ï¼šéªŒè¯å¤„ç†å™¨å¾®æ¶æ„è®¾è®¡ï¼Œæ˜¯å¦ç¬¦åˆ RISC-V æ‰‹å†Œçš„è§„èŒƒï¼Œä¿è¯å¤„ç†å™¨çš„è¡Œä¸ºç¬¦åˆ RISC-V å®šä¹‰
2. éªŒè¯æ–¹æ³•ï¼ˆä»ç®€å•åˆ°å¤æ‚ï¼‰ï¼šSelf Check, Signature Comparison, Trace Log Comparison, Step and Compare

### Self Check

1. éªŒè¯æ–¹æ³•ï¼šæµ‹è¯•æ¿€åŠ±å†…åŒ…å«äº†æµ‹è¯•çš„æ­£ç¡®ç­”æ¡ˆï¼Œå¦‚æœ DUT(Device Under Test) çš„è¿è¡Œç»“æœåŒ¹é…äº‰å–ç­”æ¡ˆï¼Œåˆ™æµ‹è¯•é€šè¿‡ï¼Œå¦åˆ™ä¸é€šè¿‡  
   å…¸å‹çš„ä»£è¡¨æ˜¯ï¼š**[riscv-tests](https://github.com/riscv-software-src/riscv-tests)**
   , ç¼–å†™å®šé‡æŒ‡ä»¤ç éªŒè¯å†…æ ¸çš„åŠŸèƒ½ï¼Œ
   - åŒ…æ‹¬å„ç±»æŒ‡ä»¤çš„é€»è¾‘åŠŸèƒ½
   - æ•°æ®å†’é™©
   - åˆ†æ”¯è·³è½¬
   - æµæ°´çº¿åˆ·æ–°(refresh)ã€æš‚åœ(stall)
   - CSR æŒ‡ä»¤
2. ä¼˜ç‚¹ï¼š
   - æœ€ç®€å•å®ç°ï¼šæµ‹è¯•çš„ assmbly æ–‡ä»¶ç¼–å†™ç®€å•
   - è¿è¡Œæ–¹å¼æœ€ç®€å•ï¼šåªéœ€è¦å°† assmbly æ–‡ä»¶ç¼–è¯‘å¾—åˆ°æœºå™¨ç ï¼ŒåŠ è½½åˆ° testbench ä¸­è¿è¡Œ
   - è¿è¡Œç»“æœæœ€ç®€å•ï¼šåªæœ‰æ­£ç¡®å’Œé”™è¯¯ä¸¤ç§ç»“æœ
3. ç¼ºç‚¹ï¼š
   - æ¶‰åŠåˆ°çš„ DUT å†…éƒ¨å˜é‡ã€çŠ¶æ€æœ€å°‘
   - æ­£ç¡®ç­”æ¡ˆã€é”™è¯¯è¿‡ç¨‹ï¼šDUT æ˜¯é”™è¯¯çš„ï¼Œä½†æ˜¯å¾—åˆ°äº†è·Ÿæ­£ç¡®ç­”æ¡ˆä¸€æ ·çš„ç»“æœ
4. Self Check ä¸¾ä¾‹:

### Signature Comparison

1. éªŒè¯æ–¹æ³•ï¼š
   - Self Check çš„æ”¹è¿›
   - å¯ä»¥åœ¨å…³é”®æ—¶åˆ»è®°å½•å†…éƒ¨å˜é‡çš„ä¿¡æ¯åˆ° Signature ä¸­ï¼Œå°†è¯¥ Signature ä¸å‚è€ƒçš„æ¯”è¾ƒæ¥åˆ¤æ–­ DUT çš„åŠŸèƒ½  
     å…¸å‹çš„ä»£è¡¨æ˜¯ï¼š**[riscv-compliance](https://github.com/lowRISC/riscv-compliance/blob/master/doc/README.adoc)**
   - å¯ä»¥å®ŒæˆåŸºç¡€çš„åŠŸèƒ½æ€§æµ‹è¯•
2. ä¼˜ç‚¹ï¼š
   - ç›¸æ¯” Self Check åœ¨éªŒè¯çš„æ—¶å€™ï¼Œå¯ä»¥æš´éœ²æ›´å¤šå†…éƒ¨çš„ä¿¡æ¯
3. ç¼ºç‚¹ï¼š
   - æš´éœ²çš„ DUT å†…éƒ¨ä¿¡æ¯ã€çŠ¶æ€ä¹Ÿæ˜¯æœ‰é™çš„
4. Signature Comparison ä¸¾ä¾‹:

### Trace Log Comparison

1. éªŒè¯æ–¹æ³•ï¼š
   - ä¸ reference-model è¿›è¡Œå¯¹æ¯”æ¥éªŒè¯ DUT çš„åŠŸèƒ½
   - å°†æµ‹è¯•ç”¨ä¾‹ç¼–è¯‘ï¼Œä½œä¸ºè¾“å…¥åŒæ—¶ç»™åˆ° DUT å’Œ reference-modelï¼Œ
     è¿è¡Œçš„æ—¶å€™åˆ†åˆ«è®°å½• DUT å’Œ reference-model çš„å†…éƒ¨ä¿¡æ¯åˆ° trace æ–‡ä»¶ä¸­
   - ä»¿çœŸå®Œæˆä¹‹åï¼šå°†äºŒè€…çš„ trace æ–‡ä»¶è¿›è¡Œå¯¹æ¯”ï¼Œå¦‚æœåŒ¹é…åˆ™è¡¨ç¤ºéªŒè¯é€šè¿‡
2. ä¼˜ç‚¹ï¼š
   - éªŒè¯çš„æ—¶å€™ä¼šè®°å½•å¤§é‡çš„å†…éƒ¨çŠ¶æ€ï¼Œå¦‚ï¼šå…·ä½“æŒ‡ä»¤ã€å¯„å­˜å™¨ä¿¡æ¯ã€å¤„ç†å™¨çŠ¶æ€ä¿¡æ¯ç­‰
   - ç”±äºè·Ÿ reference-model åšå¯¹æ¯”ï¼Œå› æ­¤æ¯ä¸ªæµ‹è¯•å‘é‡çš„æ­£ç¡®ç­”æ¡ˆä¸ç”¨çŸ¥é“ï¼Œå¹¶ä¸”å¯ä»¥ä½¿ç”¨ ISG(instruction Sequence Generator)
     æ¥ç”Ÿæˆéšæœºçš„æµ‹è¯•å‘é‡
3. ç¼ºç‚¹ï¼š
   - å¯¹äºå¼‚æ­¥äº‹ä»¶ï¼Œå¾ˆéš¾åšåˆ° DUT å’Œ reference-model ä¸€è‡´ï¼Œå¦‚ï¼šä¸­æ–­ã€è°ƒè¯•ã€æµæ°´çº¿æš‚åœç­‰
   - æ—¶é—´é•¿ï¼šéœ€è¦å®Œæˆæ‰€æœ‰ä»¿çœŸä¹‹åï¼Œå†å¯¹ trace æ–‡ä»¶è¿›è¡Œæ¯”è¾ƒ
   - ä»¿çœŸçš„ trace æ–‡ä»¶ä¼šå¾ˆå¤§
   - è·‘é£(runaway execution)
4. Trace Log Comparison ä¸¾ä¾‹:

### Sync/Async Step and Compare

1. éªŒè¯æ–¹æ³•ï¼š
   - **ä¸šç•Œè´¨é‡æœ€é«˜ã€æœ€é«˜æ•ˆçš„**éªŒè¯æ–¹æ³•
   - åœ¨ Trace Log Comparison çš„åŸºç¡€ä¸Šï¼Œå°†æ¯”è¾ƒçš„è¿‡ç¨‹æ”¾åˆ°äº†ä»¿çœŸé‡Œ
   - æ¯ä¸€æ­¥éƒ½ä¼šå°† DUT è·Ÿ reference-model è¿›è¡Œæ¯”è¾ƒï¼Œå¦‚æœä¸åŒ¹é…ä¼šç›´æ¥æŠ¥é”™
2. ä¼˜ç‚¹ï¼š
   - éªŒè¯çš„æ—¶å€™ä¼šè®°å½•å¤§é‡çš„å†…éƒ¨çŠ¶æ€ï¼Œå¦‚ï¼šå…·ä½“æŒ‡ä»¤, GPR, CSR, å’Œå…¶ä»–å†…éƒ¨ä¿¡æ¯ç­‰
   - åœ¨ä»¿çœŸçš„æ—¶å€™æ¯ä¸ª cycle éƒ½å¯ä»¥æ¯”è¾ƒäºŒè€…çš„å†…éƒ¨çŠ¶æ€ï¼Œä¸éœ€è¦å­˜å‚¨ä»¿çœŸçš„ç»“æœåˆ°æ–‡ä»¶
   - å½“å¼‚æ­¥äº‹ä»¶å‘ç”Ÿçš„æ—¶å€™ï¼Œä¹Ÿå¯ä»¥å¯¹ DUT è·Ÿ reference-model è¿›è¡Œæ¯”è¾ƒ
   - å½“å‘ç°ä»¿çœŸç»“æœåŒ¹é…ä¸ä¸Šçš„æ—¶å€™ï¼Œä¼šç«‹åˆ»ç»“æŸä»¿çœŸ, èƒ½å¤Ÿå¿«é€Ÿçš„æŠ¥å‘Šé”™è¯¯
3. ç¼ºç‚¹ï¼š
   - å®ç°çš„å¤æ‚åº¦å¾ˆé«˜ï¼Œéœ€è¦å¤„ç†å¼‚æ­¥äº‹ä»¶å‘ç”Ÿæ—¶ DUT å’Œ reference-model ä¹‹é—´çš„åŒæ­¥
4. Step and Compare ä¸¾ä¾‹:
   ![Imperas Open Verification to RISC-V](https://s2.loli.net/2023/05/19/y6BxWXvJ7dhOkle.webp)

## RISC-V å¤„ç†å™¨éªŒè¯ç»„å»º

![test bench components](https://s2.loli.net/2023/05/19/trjTgvokFKhSi8V.png)

### æµ‹è¯•ç”¨ä¾‹(Test Case Suite)

#### riscv-tests

1. RISC-V åŸºé‡‘ä¼šæä¾›äº†ä¸€ç»„å¼€æºçš„æµ‹è¯•å®ä¾‹ riscv-testsï¼Œç”¨äºæµ‹è¯• RISC-V å¤„ç†å™¨çš„æŒ‡ä»¤åŠŸèƒ½
2. riscv-tests ä¸­çš„æµ‹è¯•ç¨‹åºç”±æ±‡ç¼–è¯­è¨€ç¼–å†™ï¼Œå¯ç”±ç”¨æˆ·è‡ªè¡Œé€‰æ‹©æµ‹è¯•è¦†ç›–çš„æŒ‡ä»¤é›†
3. æµ‹è¯•åŸç†ï¼š
   - ç”±å¤„ç†å™¨è¿è¡ŒæŒ‡ä»¤çš„æµ‹è¯•ç”¨ä¾‹ï¼Œå¹¶å°†æ¯ä¸€æ­¥è¿è¡Œç»“æœä¸é¢„æœŸç»“æœå¯¹æ¯”
   - å¦‚æœå¯¹æ¯”ç»“æœä¸åŒï¼Œåˆ™ TestBench æ§åˆ¶å¤„ç†å™¨è·³è½¬è‡³å¼‚å¸¸åœ°å€ï¼Œåœæ­¢æ‰§è¡Œç¨‹åºï¼Œå¹¶åœ¨ç»ˆç«¯æ‰“å° FAIL
   - å¦‚æœå¯¹æ¯”ç»“æœç›¸åŒï¼Œåˆ™å¤„ç†å™¨ç»§ç»­æ‰§è¡Œä¸‹ä¸€æ¡æŒ‡ä»¤ï¼Œç›´åˆ°æ‰€æœ‰æŒ‡ä»¤æ‰§è¡Œç»“æŸï¼ŒTestBench åœ¨ç»ˆç«¯æ‰“å° PASS
4. æµ‹è¯•çš„åŸºæœ¬æ¡†æ¶ï¼š

   - æ‰€æœ‰çš„æµ‹è¯•æ¿€åŠ±éƒ½æœ‰ä¸€ä¸ªå…±åŒçš„å…¥å£åœ°å€ï¼Œåœ¨ riscv-tests é‡Œæ˜¯ 0x800000000
   - ä» 0x800000000 ä¼šè·³åˆ° reset_vector åœ°å€ï¼Œå®Œæˆå†…éƒ¨å¯„å­˜å™¨çš„åˆå§‹åŒ–ã€å¤„ç†å™¨çŠ¶æ€çš„åˆå§‹åŒ–
   - åˆå§‹åŒ–å®Œæˆä¹‹åï¼Œè°ƒç”¨ mretï¼Œè·³è½¬åˆ°ç¬¬ä¸€ä¸ª test case åœ°å€å¼€å§‹æµ‹è¯•

   ```assmbly
        rv32ui-p-add:     file format elf32-littleriscv

        Disassembly of section .text.init:

        80000000 <_start>:
        80000000:	0500006f          	j	80000050 <reset_vector>
        ...
        80000050 <reset_vector>:
        80000050:	00000093          	li	ra,0
        80000054:	00000113          	li	sp,0
        ...
        8000017c:	01428293          	add	t0,t0,20  8000018c <test_2>
        80000180:	34129073          	csrw	mepc,t0
        80000184:	f1402573          	csrr	a0,mhartid
        80000188:	30200073          	mret   è·³åˆ°mepcåœ°å€ï¼Œ80000018C

        8000018c <test_2>:
        8000018c:	00200193          	li	gp,2
        80000190:	00000093          	li	ra,0
        80000194:	00000113          	li	sp,0
        80000198:	00208733          	add	a4,ra,sp
        8000019c:	00000393          	li	t2,0
        800001a0:	4c771663          	bne	a4,t2,8000066c <fail>
   ```

5. ä¾‹ï¼šriscv-tests ä¸­å¯¹ `ADD` æŒ‡ä»¤æµ‹è¯•ä¸‰éƒ¨åˆ†åŠŸèƒ½ï¼š

   - asm test source file:

     - åŠ æ³•æ“ä½œæ­£ç¡®æ€§
     - æº/ç›®çš„å¯„å­˜å™¨æµ‹è¯•
     - bypass

     ```asm
        file: rv32ui-p-add.S
       -------------------------------------------------------------
        Arithmetic tests
       -------------------------------------------------------------

       TEST_RR_OP( 2,  add, 0x00000000, 0x00000000, 0x00000000 );
       TEST_RR_OP( 3,  add, 0x00000002, 0x00000001, 0x00000001 );

       ....
       -------------------------------------------------------------
        Source/Destination tests
       -------------------------------------------------------------

       TEST_RR_SRC1_EQ_DEST( 17, add, 24, 13, 11 );
       TEST_RR_SRC2_EQ_DEST( 18, add, 25, 14, 11 );
       TEST_RR_SRC12_EQ_DEST( 19, add, 26, 13 );
       ....
       -------------------------------------------------------------
        Bypassing tests
       -------------------------------------------------------------

       TEST_RR_DEST_BYPASS( 20, 0, add, 24, 13, 11 );
       TEST_RR_DEST_BYPASS( 21, 1, add, 25, 14, 11 );
       TEST_RR_DEST_BYPASS( 22, 2, add, 26, 15, 11 );
       ...
       TEST_RR_ZERODEST( 38, add, 16, 30 );
     ```

     ```assembly
        file: test_macros.h
       define TEST_CASE( testnum, testreg, correctval, code... ) \
           test_ ## testnum: \
               li  TESTNUM, testnum; \
               code; \
               li  x7, MASK_XLEN(correctval); \
               bne testreg, x7, fail;

       define TEST_RR_OP( testnum, inst, result, val1, val2 ) \
           TEST_CASE( testnum, x14, result, \
             li  x1, MASK_XLEN(val1); \
             li  x2, MASK_XLEN(val2); \
             inst x14, x1, x2; \

       define RVTEST_FAIL                                                     \
            fence;                                                          \
            1:      beqz TESTNUM, 1b;                                               \
            sll TESTNUM, TESTNUM, 1;                                        \
            or TESTNUM, TESTNUM, 1;                                         \
            li a7, 93;                                                      \
            addi a0, TESTNUM, 0;                                            \
            ecall
     ```

   - compile the asm file and get dump file

     ```assembly
        file: rv32ui-p-add.dump
        init system like reset RF, set trap vectors
       ...
        test codes
       ## add test
       8000018c <test_2>:
       8000018c:	00200193          	li	gp,2
       80000190:	00000093          	li	ra,0
       80000194:	00000113          	li	sp,0
       80000198:	00208733          	add	a4,ra,sp
       8000019c:	00000393          	li	t2,0
       800001a0:	4c771663          	bne	a4,t2,8000066c <fail>
       ...
       ## source/destination test
       80000324 <test_17>:
       80000324:	01100193          	li	gp,17
       80000328:	00d00093          	li	ra,13
       8000032c:	00b00113          	li	sp,11
       80000330:	002080b3          	add	ra,ra,sp
       80000334:	01800393          	li	t2,24
       80000338:	32709a63          	bne	ra,t2,8000066c <fail>
       ...
       ## bypass test
       80000368 <test_20>:
       80000368:	01400193          	li	gp,20
       8000036c:	00000213          	li	tp,0
       80000370:	00d00093          	li	ra,13
       80000374:	00b00113          	li	sp,11
       80000378:	00208733          	add	a4,ra,sp
       8000037c:	00070313          	mv	t1,a4
       80000380:	00120213          	add	tp,tp,1  1 <_start-0x7fffffff>
       80000384:	00200293          	li	t0,2
       80000388:	fe5214e3          	bne	tp,t0,80000370 <test_20+0x8>
       8000038c:	01800393          	li	t2,24
       80000390:	2c731e63          	bne	t1,t2,8000066c <fail>

        test fail operations
       8000066c <fail>:
       8000066c:	0ff0000f          	fence
       80000670:	00018063          	beqz	gp,80000670 <fail+0x4>
       80000674:	00119193          	sll	gp,gp,0x1
       80000678:	0011e193          	or	gp,gp,1
       8000067c:	05d00893          	li	a7,93
       80000680:	00018513          	mv	a0,gp
       80000684:	00000073          	ecall
        all test pass operations
       80000688 <pass>:
       80000688:	0ff0000f          	fence
       8000068c:	00100193          	li	gp,1  all test fass, set x3 to 1
       80000690:	05d00893          	li	a7,93
       80000694:	00000513          	li	a0,0
       80000698:	00000073          	ecall
       8000069c:	c0001073          	unimp
     ```

   - test bench output
     å¦‚æœæµ‹è¯•ä¸é€šè¿‡ï¼Œä¼šæ˜¾ç¤ºä¸é€šè¿‡çš„æµ‹è¯• caseï¼Œ`case=x3>>1`
     ```assembly
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~TESTCASE:/Users/fujie/Desktop/Developer/git_repos/hbird/e203_hbirdv2/vsim/run/../../riscv-tools/riscv-tests/isa/generated/rv32ui-p-add ~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~Total cycle_count value:      23205 ~~~~~~~~~~~~~
        ~~~~~~~~~~The valid Instruction Count:      14117 ~~~~~~~~~~~~~
        ~~~~~The test ending reached at cycle:      23165 ~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~The final x3 Reg value:          7 ~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~ TEST_FAIL ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~######    ##       #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~        ##  #      #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~#####   #    #     #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~       #######     #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~       ##    #     #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~       ##    #     #    ######~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
     ```

#### riscv-compliance

[riscv-compliance](https://github.com/lowRISC/riscv-compliance/blob/master/doc/README.adocintroduction)
çš„ç›®æ ‡æ˜¯æ£€æŸ¥æ­£åœ¨å¼€å‘çš„å¤„ç†å™¨æ˜¯å¦ç¬¦åˆå¼€æ”¾çš„ RISC-V æ ‡å‡†ã€‚
é€šè¿‡äº† riscv-compliance çš„è®¾è®¡ï¼Œå¯ä»¥è¢«å£°æ˜ä¸º<u>RISC-V compliant</u>
![riscv-compliance](https://s2.loli.net/2023/05/19/mpz6BZsoAC152VN.png)

1. é€‰å®šäº†æµ‹è¯•é›†ä¹‹åå¯ä»¥ç¼–è¯‘å¾—åˆ°å¯æ‰§è¡Œæ–‡ä»¶
2. åœ¨ DUT ä¸­æ‰§è¡Œå¯æ‰§è¡Œæ–‡ä»¶ï¼Œä»¿çœŸçš„æ—¶å€™ä¼šæŠŠå†…éƒ¨å˜é‡å†™åˆ°æŸä¸ªå†…å­˜ä¸­ï¼Œä»¿çœŸç»“æŸä¹‹åï¼Œä¼šæŠŠå†…å­˜é‡Œçš„æ•°æ® dump åˆ°æ–‡ä»¶ï¼Œå¾—åˆ°ä»¿çœŸçš„ signatures
3. å°† signatures è·Ÿæ­£ç¡®çš„ signatures æ¯”è¾ƒï¼Œå¦‚æœé€šè¿‡äº†åˆ™ä»£è¡¨ DUT é€šè¿‡æµ‹è¯•
4. ä»¿çœŸç»“æŸå¯ä»¥å¾—åˆ° Coverage Report

#### riscv-arch-test

[riscv-arch-test](https://github.com/riscv-non-isa/riscv-arch-test)
æ˜¯æŒ‰ç…§ RISC-V æŒ‡ä»¤é›†æ¨¡å—åŒ–åˆ†ç±»äº†çš„ä¸€ä¸ªæµ‹è¯•é›†

1. å…¶æµ‹è¯•é›†æ˜¯ç”±[Compatibility Test Generator from InCore Semiconductors](https://github.com/riscv/riscv-ctg)ç”Ÿæˆçš„
2. å‚è€ƒçš„ signatures æ˜¯æœ‰ spike ä»¿çœŸå¾—åˆ°çš„

```assmbly
 â”œâ”€â”€ env                        contains the architectural test header files
 â””â”€â”€ rv32i_m                    top level folder indicate rv32 tests for machine mode
     â”œâ”€â”€ C                      include tests and references for "C" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "C" extension
     â”œâ”€â”€ F                      include tests and references for "rv32F" extension
     â”‚Â Â  â”œâ”€â”€ references         static references signatures for "rv32F" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "rv32F" extension
     â”œâ”€â”€ I                      include tests and references for "I" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "I" extension
     â”œâ”€â”€ M                      include tests and references for "M" extension
     â”‚   â””â”€â”€ src                assembly tests for "M" extension
     â”œâ”€â”€ K_unratified           include tests and references for "K" extension
     â”‚   â””â”€â”€ src                assembly tests for "K" extension
     â”œâ”€â”€ P_unratified           include tests and references for "P" extension
     â”‚   â”œâ”€â”€ references         static references signatures for "P" extension
     â”‚   â””â”€â”€ src                assembly tests for "P" extension
     â”œâ”€â”€ privilege              include tests and references for tests which require Privilege Spec
     â”‚   â””â”€â”€ src                assembly tests for tests which require Privilege Spec
     â””â”€â”€ Zifencei               include tests and references for "Zifencei" extension
         â””â”€â”€ src                assembly tests for "Zifencei" extension
 â””â”€â”€ rv64i_m                    top level folder indicate rv64 tests for machine mode
     â”œâ”€â”€ C                      include tests and references for "C" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "C" extension
     â”œâ”€â”€ I                      include tests and references for "I" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "I" extension
     â”œâ”€â”€ M                      include tests and references for "M" extension
     â”‚   â””â”€â”€ src                assembly tests for "M" extension
     â”œâ”€â”€ K_unratified           include tests and references for "K" extension
     â”‚   â””â”€â”€ src                assembly tests for "K" extension
     â”œâ”€â”€ P_unratified           include tests and references for "P" extension
     â”‚   â”œâ”€â”€ references         static references signatures for "P" extension
     â”‚   â””â”€â”€ src                assembly tests for "P" extension
     â”œâ”€â”€ privilege              include tests and references for tests which require Privilege Spec
     â”‚   â””â”€â”€ src                assembly tests for tests which require Privilege Spec
     â””â”€â”€ Zifencei               include tests and references for "Zifencei" extension
         â””â”€â”€ src                assembly tests for "Zifencei" extension
```

#### ğŸŒŸğŸŒŸğŸŒŸğŸŒŸimperas test suite

[imperas test suite ](https://github.com/riscv-ovpsim/imperas-riscv-tests)

1. é’ˆå¯¹ä¸åŒçš„æŒ‡ä»¤æ¨¡å—æä¾›äº†æµ‹è¯•é›†ï¼Œå¦‚ï¼šI,M,C,F,D,B,K,V,P
2. è‡ªå¸¦æ¨¡æ‹Ÿå™¨: riscvOVPsim simulators
3. èƒ½å¤Ÿç”Ÿæˆ Coverage Report
4. å‚è€ƒèµ„æ–™ä¸°å¯Œï¼ŒGitHub, YouTube ä¸Šèµ„æºè¾ƒå¤š

### æŒ‡ä»¤æµç”Ÿæˆå™¨(Instruction Stream Generators)

1. Google [ riscv-dv ](https://github.com/chipsalliance/riscv-dv): è¾ƒä¸ºç¨³å®š
   - æ˜¯ä¸€ä¸ªåŸºäº SV/UVM çš„å¼€æºæŒ‡ä»¤ç”Ÿæˆå™¨ï¼Œç”¨äº RISC-V å¤„ç†å™¨éªŒè¯
   - æ”¯æŒçš„æŒ‡ä»¤é›†: RV32IMAFDCï¼ŒRV64IMAFDC
   - å¯ä»¥æ¨¡æ‹Ÿ illegal instruction
2. [OpenHW Group force-riscv](https://github.com/openhwgroup/force-riscv): ä¸»è¦ç”¨äº RV64ï¼ŒRV32 æ”¯æŒæ‰å¼€å§‹

### åŠŸèƒ½è¦†ç›–(Functional Coverage)

> åœ¨ä¸€å®šçš„æµ‹è¯•ç”¨ä¾‹ä¸Šå¯¹ DUT è¿›è¡Œæµ‹è¯•ï¼Œå¹¶ä¸”æµ‹è¯•é€šè¿‡ï¼Œåªèƒ½è¯´æ˜ DUT åœ¨è¿™äº›æµ‹è¯•ç”¨ä¾‹ä¸Šæ˜¯æ­£ç¡®çš„ï¼Œ
> å¹¶ä¸èƒ½ 100%è¯´æ˜ DUT åŠŸèƒ½å°±æ˜¯æ­£ç¡®ã€‚
> ä¸ºäº† 100%è¯´æ˜ DUT åŠŸèƒ½æ˜¯æ­£ç¡®çš„ï¼Œéœ€è¦ä¿è¯æµ‹è¯• Coverage é€šè¿‡

1. SystemVerilog covergroups and coverpoints
2. Imperas build-in instruction coverage

### å‚è€ƒæ¨¡å‹(reference model)

1. spike
2. qeum
3. riscvOVPsim

### æ€»ç»“

1. å¦‚æœçŸ¥è¯†å¯¹ DUT è¿›è¡ŒåŸºæœ¬åŠŸèƒ½æµ‹è¯•ï¼Œå¯ä»¥é€‰æ‹©æŸä¸ª test suite è¿›è¡Œæµ‹è¯•ï¼Œå¦‚æœé€šè¿‡äº†æµ‹è¯•ï¼Œå¯ä»¥åœ¨ä¸€å®šç¨‹åº¦ä¸Šä¿è¯ DUT åŠŸèƒ½çš„æ­£ç¡®æ€§.

   > you can never have enough tests

2. å¦‚æœéœ€è¦ 100%ä¿è¯ DUT åŠŸèƒ½æ­£ç¡®ï¼Œéœ€è¦
   - é‡‡ç”¨ asycn step and compare
   - ä¿è¯ Coverage Report ä¸­ 100%è¦†ç›–äº† check point

## SoC åç»­æµ‹è¯•

### åŠŸèƒ½æ€§éªŒè¯

> åˆ©ç”¨*åŠŸèƒ½æ€§ C ä»£ç *æ¥æµ‹è¯•å…·ä½“çš„åŠŸèƒ½ï¼Œå¦‚ï¼šå†…éƒ¨çœ‹é—¨ç‹—å¤ä½è¯·æ±‚ã€UART æ”¶å‘
>
> 1. åˆ©ç”¨ç¼–è¯‘å™¨ç”Ÿæˆçš„æŒ‡ä»¤ç è¿›è¡ŒéªŒè¯ï¼Œéå¸¸ç¬¦åˆå®é™…çš„è¡Œä¸º
> 2. ä½†éªŒè¯æ‰‹æ®µå¤æ‚ï¼Œä¸é€‚åˆä¸€å¼€å§‹ç³»ç»Ÿä¸ç¨³å®šæ—¶å€™çš„éªŒè¯

1. åˆå§‹åŒ–æ–‡ä»¶ï¼š
   - ç”±æ±‡ç¼–ç¼–å†™ï¼Œç³»ç»Ÿä¸Šç”µå¤ä½ä¹‹åæ‰§è¡Œçš„ç¬¬ä¸€æ®µç¨‹åº
   - å †æ ˆåˆå§‹åŒ–ã€ä¸­æ–­å‘é‡æ ‡åŠä¸­æ–­å‡½æ•°å®šä¹‰ç­‰
   - ç³»ç»Ÿå¤ä½åè¿›å…¥ main å‡½æ•°
2. ç¼–å†™éœ€è¦æµ‹è¯•çš„ C æ–‡ä»¶
3. å¯¹ C æ–‡ä»¶è°ƒç”¨å·¥å…·é“¾è¿›è¡Œç¼–è¯‘ã€ä»å¯æ‰§è¡Œæ–‡ä»¶ä¸­å¾—åˆ°æœºå™¨ç ã€åœ¨ testbench ä¸­é€šè¿‡ç³»ç»Ÿå‡½æ•°$readmenh$åŠ è½½åˆ° I-Memory

### æ¿çº§éªŒè¯

> FPGA å®Œå…¨ç”±ç”¨æˆ·é€šè¿‡è¡Œé…ç½®å’Œç¼–å†™å¹¶ä¸”å¯ä»¥åå¤æ“¦å†™ï¼Œéå¸¸é€‚åˆç”¨äºåµŒå…¥å¼ SoC ç³»ç»ŸèŠ¯ç‰‡çš„åŸå‹éªŒè¯

1. è®¾è®¡çš„å…¨éƒ¨ RTL ä»£ç è¿›è¡Œä¸‹æ¿, è¿›è¡Œæ¿çº§éªŒè¯
2. å¯ä»¥å‘ç°éšè—çš„æ—¶åºé—®é¢˜
3. debug: æ”¯æŒåœ¨ host ä¸Šå¯¹ MCU è¿›è¡Œè¿œç¨‹è°ƒè¯•

### æ—¶åºã€é¢ç§¯ã€åŠŸè€—

ä½¿ç”¨ DC(Design Compiler) ç»¼åˆå·¥å…·å°†å¤„ç†å™¨çš„è®¾è®¡ä»£ç è¿›è¡Œç»¼åˆï¼Œä»¥éªŒ è¯æœ¬æ–‡æ—¶åºã€é¢ç§¯ã€åŠŸè€—çš„è®¾è®¡è¦æ±‚

1. è½¬æ¢ï¼šå°† RTL è½¬åŒ–æˆæ²¡æœ‰ä¼˜åŒ–çš„é—¨ç”µè·¯ï¼Œå¯¹äº DC ç»¼åˆå·¥å…·æ¥è¯´ï¼Œä½¿ç”¨çš„æ˜¯ gtech.db åº“ä¸­çš„é—¨çº§å•å…ƒ
2. ä¼˜åŒ–ï¼šå¯¹åˆå§‹åŒ–ç”µè·¯åˆ†æï¼Œå»æ‰å†—ä½™å•å…ƒã€å¯¹ä¸æ»¡è¶³é™åˆ¶æ¡ä»¶çš„è·¯å¾„è¿›è¡Œä¼˜åŒ–
3. æ˜ å°„ï¼šå°†ä¼˜åŒ–åçš„ç”µè·¯æ˜ å°„åˆ°åˆ¶é€ å•†æä¾›çš„å·¥è‰ºåº“ä¸Š

é€šè¿‡ DC å·¥å…·ç»¼åˆåå¯ä»¥å¾—åˆ° MCU åœ¨æ—¶åºã€é¢ç§¯ã€åŠŸè€—çš„æŠ¥å‘Š

## riscv-tests ç¯å¢ƒæ­å»º

1. éªŒè¯ç›®å½•

   ```bash
    src
    â”œâ”€â”€ rtl
    â”‚Â Â  â”œâ”€â”€ top.v
    â”‚Â Â  â”œâ”€â”€ ...
    â”‚Â Â  â”œâ”€â”€ ...
    â”‚Â Â  â”œâ”€â”€ top_tb.v
    â””â”€â”€ verification
        â”œâ”€â”€ Makefile
        â”œâ”€â”€ asm
        â””â”€â”€ rtl
   ```

   1. ç›®å‰æ‰€æœ‰çš„æºæ–‡ä»¶éƒ½åœ¨é¡¹ç›®çš„`src`æ–‡ä»¶ä¸‹
   2. `src/rtl`å­˜æ¡£ MCU çš„ verilog ä»£ç 
   3. `src/verification`æ˜¯ä½¿ç”¨ riscv-tests å¯¹ rtl ä»£ç è¿›è¡ŒéªŒè¯çš„ç›®å½•
      1. `asm`ï¼šå­˜æ”¾æ‰€æœ‰çš„ riscv-tests çš„æ±‡ç¼–æµ‹è¯•æ–‡ä»¶
      2. `rtl`ï¼šå­˜æ”¾æ‰€æœ‰çš„å¸¦æµ‹è¯•çš„ verilog æºæ–‡ä»¶
      3. `Makefile`ï¼šå­˜æ”¾æ‰€æœ‰éªŒè¯æ—¶éœ€è¦çš„ä¸€äº›å‘½ä»¤ï¼Œå¦‚â€œç¼–è¯‘ verilogâ€ã€â€œç¼–è¯‘æ±‡ç¼–æ–‡ä»¶â€ã€â€œä»¿çœŸâ€ç­‰

2. Makefile å†…å®¹

   ```Makefile
   .DEFAULT_GOAL := wave
   # compile asm source file to get test cases for MCU
   asmCode:
   	@(cd asm && ./clean.sh && ./regen.sh && cd ..)
   # copy source file before compile
   copy:
   	@(rm -rf rtl/*.v && cp ../rtl/*.v rtl)
   # simulate DUT, you'd better `make asmCode` first to generated machine code
   sim:
   	@(cd rtl && make sim)
   # show waveform
   wave:
   	@(cd rtl && make waveform)

   # regression test
   # TODO: implement in the future.
   # Because MCU can't pass even one test file in riscv-tests now!
   # So we don't need to test the whole riscv-tests now.
   clean:
   	@(cd asm && ./clean.sh && cd ../rtl/ && make clean)
   # declare phone target
   PHONY: clean wave sim copy asmCode
   ```

   1. asmCode: ä¼šè¿›å…¥åˆ° asm æ–‡ä»¶å¤¹ï¼Œå¹¶ä¸”è°ƒç”¨è„šæœ¬`regen.sh`ç¼–è¯‘æ‰€æœ‰çš„ riscv-tests æ–‡ä»¶ï¼Œå¹¶ä¸”å¾—åˆ°æœºå™¨ç ;  
      testbench ä¼šä»å¾—åˆ°çš„æœºå™¨ç æ–‡ä»¶ä¸­ï¼ŒåŠ è½½æŒ‡ä»¤åˆ° I-Memory ä¸­
   2. copyï¼šç”¨`src/rtl`ä¸‹å¤åˆ¶æ‰€æœ‰çš„`.v`æ–‡ä»¶æ›¿æ¢`verification/rtl`ç›®å½•ä¸‹çš„æ‰€æœ‰`.v`æ–‡ä»¶
   3. simï¼šä¼šè¿›å…¥`verification/rtl`ç›®å½•ä¸‹ï¼Œå¹¶ä¸”ä½¿ç”¨ make sim å‘½ä»¤ï¼Œ
      è¯¥å‘½ä»¤ä¼šç¼–è¯‘ rtl æ–‡ä»¶ï¼Œå†æ‰§è¡Œ rtl ä»¿çœŸ
   4. waveï¼šä½¿ç”¨ gtkWave æŸ¥çœ‹ä»¿çœŸç”Ÿæˆçš„æ³¢å½¢
   5. regression test: ä½¿ç”¨æ‰€æœ‰çš„ riscv-tests æµ‹è¯•ç”¨ä¾‹æµ‹è¯• MCUï¼Œ
      å¦‚æœéƒ½é€šè¿‡äº†åˆ™è¯´æ˜ MCU é€šè¿‡äº† riscv-tests æµ‹è¯•;  
      ä½†æ˜¯ç°åœ¨çš„ MCU ä¸€ä¸ªæµ‹è¯•éƒ½æ— æ³•é€šè¿‡ï¼Œæ‰€ä»¥ç›®å‰æš‚æ—¶ä¸æ”¯æŒ regression test.

3. ä»¿çœŸç»“æœ
   riscv-tests æ±‡ç¼–æ–‡ä»¶ï¼Œé»˜è®¤æµ‹è¯•é€šè¿‡çš„æ—¶å€™ï¼Œx3 çš„å€¼ä¸º 1ï¼Œæ‰€ä»¥æ¯ä¸€è½®ä»¿çœŸç»“æŸä¹‹åï¼Œæˆ‘ä»¬åœ¨ testbench é‡Œæ£€æŸ¥
   x3 çš„å€¼å°±å¯ä»¥åˆ¤æ–­æµ‹è¯•æ˜¯å¦é€šè¿‡

   ![sim fail](https://s2.loli.net/2023/05/25/TcrkZPS9DbLeV8h.png)

## ç”¨ Verilog ç¼–å†™çš„ RISC-V å¤„ç†å™¨æ¥å…¥åˆ° Difftest æ¡†æ¶

- [ ] æ¥å…¥ Difftest æ¡†æ¶
  - [ ] Difftest æ¡†æ¶ä½¿ç”¨äº† AXI å’Œ UART æ¨¡å—ï¼Œå¦‚ä½•å¿½ç•¥åˆ°è¿™äº›æ¨¡å—
  - [ ] å¦‚ä½•åœ¨ MCU_core ä¸­ä¾‹åŒ– Difftest æ¨¡å—ï¼Œåªå…³å¿ƒé€šç”¨å¯„å­˜å™¨çš„æ•°å€¼æ˜¯å¦åŒ¹é…
  - [ ] å¦‚ä½•æ¯”è¾ƒ MCU_core è·Ÿ NEMU ä¸­çš„ PCï¼Ÿå› ä¸ºé‡‡ç”¨äº†æŒ‡ä»¤é¢„å–æŠ€æœ¯ï¼ŒMCU_core å¹¶æ²¡æœ‰ä½¿ç”¨ä¼ ç»Ÿæ„ä¹‰çš„ PC
  - [ ] å¦‚ä½•è§£å†³ Difftest è¦æ±‚çš„æ—¶åºé—®é¢˜
  - [ ] å¦‚ä½•å…·ä½“æµ‹è¯• load/store æŒ‡ä»¤
- [ ] ä½¿ç”¨ Difftest æ¡†æ¶è¿›è¡Œæµ‹è¯•
  - [ ] å¦‚ä½•æ ¹æ® riscv-tests ç”Ÿæˆæµ‹è¯•ç”¨åŠ›åŠ è½½åˆ° MCU_core ä»¥åŠ golden-modelï¼ŒNEMU é‡‡ç”¨çš„æ˜¯ 1-bank, MCU_core é‡‡ç”¨çš„æ˜¯ 2bank I-Memory
  - [ ] æµ‹è¯•é€šè¿‡çš„ riscv-tests
  - [ ] æµ‹è¯•å‘ç°çš„ bugã€ä¿®æ”¹çš„ bug

1. é¡¹ç›®çš„æ¡†æ¶å¦‚ä¸‹:

   ```bash
        DifftestFramework
        â”œâ”€â”€ bin
        â”œâ”€â”€ nemu
        â””â”€â”€ NOOP
            â”œâ”€â”€ difftest
        Â Â   â””â”€â”€ CPU
        Â Â   Â Â  â”œâ”€â”€ Core.v
        Â Â   Â Â  â”œâ”€â”€ Decode.v
        Â Â   Â Â  â”œâ”€â”€ Execution.v
        Â Â   Â Â  â”œâ”€â”€ InstFetch.v
        Â Â   Â Â  â”œâ”€â”€ Instructions.v
        Â Â   Â Â  â”œâ”€â”€ Ram.v
        Â Â   Â Â  â”œâ”€â”€ RegFile.v
        Â Â   Â Â  â””â”€â”€ SimTop.v
   ```

   - bin: æµ‹è¯•æ–‡ä»¶
   - nemu: æŒ‡ä»¤é›†æ¨¡æ‹Ÿå™¨ï¼Œç”¨äºä½œä¸ºæ¯”è¾ƒçš„ golden model
   - difftest: é¦™å±±å›¢é˜Ÿæä¾›çš„ difftest æ¡†æ¶
   - CPU: å­˜æ”¾ MCU_core å®ç°åŠ SimTop
     - Core.v: MCU_core æ–‡ä»¶ï¼Œè¯¥æ–‡ä»¶é‡Œä¾‹åŒ–äº†å„ä¸ªæµæ°´çº¿éƒ¨ä»¶ã€**difftest é‡Œçš„ç»„ä»¶**(å°†å¯¹åº”çš„ä¿¡å·ä¼ é€’ç»™ difftest)
     - SimTop.vï¼šdifftest æ¡†æ¶é»˜è®¤çš„é¡¶å±‚æ–‡ä»¶ï¼Œåœ¨è¿™ä¸ªæ–‡ä»¶é‡Œéœ€è¦ä¾‹åŒ– MCU_core

2. æµ‹è¯•æµç¨‹ï¼š
   - åœ¨ç³»ç»Ÿç¯å¢ƒé‡ŒæŒ‡æ˜`NEMU_HOME`è·Ÿ`NOOP_HOME`ï¼ŒäºŒè€…åˆ†åˆ«åº”è¯¥è¢«è®¾ç½®ä¸º`NEMU`è·Ÿ`NOOP`çš„ç»å¯¹è·¯å¾„ï¼Œå¦‚ä¸Šè¡¨æ‰€ç¤º
   - å…‹éš† difftest éœ€è¦ç”¨åˆ°çš„å­æ¨¡å—ï¼Œdifftest æ˜¯ä» GitHub ä¸Šå…‹éš†çš„ä»“åº“ï¼Œå…¶æœ¬èº«åŒ…å«äº†ä¸€äº›å…¶ä»–çš„ä»“åº“ï¼Œå…·ä½“å¦‚ä¸‹æ‰€ç¤ºï¼š
     è¿›å…¥åˆ° difftest ç›®å½•ä¸‹ï¼Œä½¿ç”¨å‘½ä»¤`git submodule update --init recursive`æ¥å…‹éš†æ‰€æœ‰éœ€è¦çš„å­ä»“åº“
     ```bash
        [submodule "rocket-chip"]
            path = rocket-chip
            url = https://github.com/RISCVERS/rocket-chip.git
        [submodule "block-inclusivecache-sifive"]
            path = block-inclusivecache-sifive
            url = https://github.com/RISCVERS/block-inclusivecache-sifive.git
        [submodule "chiseltest"]
            path = chiseltest
            url = https://github.com/ucb-bar/chisel-testers2.git
        [submodule "api-config-chipsalliance"]
            path = api-config-chipsalliance
            url = https://github.com/chipsalliance/api-config-chipsalliance
        [submodule "berkeley-hardfloat"]
            path = berkeley-hardfloat
            url = https://github.com/RISCVERS/berkeley-hardfloat.git
        [submodule "timingScripts"]
            path = timingScripts
            url = https://github.com/RISCVERS/timingScripts.git
     ```
3. åœ¨ SimTop.v æ–‡ä»¶ä¸­ï¼Œä¾‹åŒ– MCU_core
4. åœ¨ NOOP ç›®å½•ä¸‹ï¼Œä½¿ç”¨æŒ‡ä»¤`make -C difftest emu`æ¥ç¼–è¯‘æ‰€æœ‰çš„ Verilog è·Ÿ Scala æ–‡ä»¶ï¼Œå¾—åˆ°å¯è¿è¡Œçš„ä»¿çœŸç¨‹åºã€‚
   è¯¥ä»¿çœŸç¨‹åºå°±æ˜¯**æ”¯æŒå°† MCU è·Ÿ NEMU è¿›è¡Œæ¯”è¾ƒçš„ç¨‹åº**ã€‚

   > PS: ç¼–è¯‘ä»¿çœŸç¨‹åºè‡³å°‘éœ€è¦ 32G çš„å†…å­˜ï¼Œå¦åˆ™ä¼šæŠ¥é”™è¯´å†…å­˜ä¸å¤Ÿ; åœ¨æœåŠ¡å™¨ä¸Šç¼–è¯‘äº† 68 åˆ†é’Ÿ.

5. ç¼–è¯‘æµ‹è¯•æ–‡ä»¶ï¼šä½¿ç”¨ riscv-tools ç¼–è¯‘æµ‹è¯•æ–‡ä»¶ï¼Œå¾—åˆ°äºŒè¿›åˆ¶ç¨‹åº
6. ç”¨æµ‹è¯•äºŒè¿›åˆ¶ç¨‹åºä½œä¸ºè¾“å…¥ï¼Œè¿›è¡Œ difftestã€‚ä»¿çœŸç¨‹åºä¼šåœ¨åŒ¹é…å¤±è´¥çš„æ—¶å€™ï¼ŒæŠ¥é”™å¹¶ä¸”ç»™å‡ºæŠ¥é”™çš„ä¿¡æ¯ã€‚

# Difftest æ¥å…¥è¿‡ç¨‹å®æ“è®°å½•

> DIFFTEST çš„æ¯”å¯¹å¯¹è±¡æ˜¯ä¸¤ä¸ªæ ¸ï¼Œä¸€ä¸ªæ˜¯ç”¨æˆ·è®¾è®¡çš„æ ¸ï¼Œä¸€ä¸ªæ˜¯å‚è€ƒæ ¸ã€‚ æ¯”å¯¹åŸç†æ˜¯è®¾è®¡æ ¸åœ¨æ¯æäº¤ä¸€æ¡æŒ‡ä»¤çš„åŒæ—¶ä½¿å‚è€ƒæ ¸æ‰§è¡Œç›¸åŒçš„æŒ‡ä»¤ï¼Œä¹‹åæ¯”å¯¹æ‰€æœ‰çš„é€šç”¨å¯„å­˜å™¨å’Œ csr å¯„å­˜å™¨çš„å€¼ï¼Œå¦‚æœå®Œå…¨ç›¸åŒåˆ™è®¤ä¸ºè®¾è®¡æ ¸æ‰§è¡Œæ­£ç¡®

## MCU æ¥å…¥ Difftest æ­¥éª¤

1. **<u>ç¼–è¯‘ NEMU ä½œä¸ºå‚è€ƒå¯¹è±¡</u>**ï¼Œå³ Golden Modelã€‚NEMU æ˜¯ä¸€ä¸ªåŠŸèƒ½å®Œå¤‡çš„æ¨¡æ‹Ÿå™¨ï¼Œæ”¯æŒ x86/mips32/riscv32/riscv64 ç­‰ ISA

   - å…‹éš† NEMU çš„ GitHub ä»“åº“åˆ°æœ¬åœ°
   - åœ¨ç¼–è¯‘ NEMU ä¹‹å‰éœ€è¦æŒ‡å®šæƒ³è¦æ¨¡æ‹Ÿçš„ ISAï¼ˆå› ä¸º NEMU æ”¯æŒå¤šç§ ISAï¼‰ï¼š`make menuconfig`
     ![](https://s2.loli.net/2023/06/29/JiOsqDT7Gh8opdf.png)
   - åœ¨ NEMU ç›®å½•ä¸‹ä½¿ç”¨`make`å‘½ä»¤è¿›è¡Œç¼–è¯‘ï¼Œå¾—åˆ° nemu-interpreter-so åŠ¨æ€é“¾æ¥æ–‡ä»¶ï¼Œ
     è¯¥æ–‡ä»¶ä¼šåœ¨ Difftest ç¼–è¯‘æ—¶è¢«å¼•ç”¨

2. åœ¨ <u>**MCU Core ä¸­ä¾‹åŒ– Difftest æ¨¡å—**</u>

   1. ä¸º Difftest æµ‹è¯•åˆ›å»ºå¦‚ä¸‹çš„ç›®å½•ç»“æ„
      ```bash
          DifftestFramework
          â”œâ”€â”€ bin
          â”œâ”€â”€ nemu
          â””â”€â”€ NOOP
              â”œâ”€â”€ difftest
          Â Â   â””â”€â”€ CPU
          Â Â   Â Â  â”œâ”€â”€ Core.v
          Â Â   Â Â  â”œâ”€â”€ Decode.v
          Â Â   Â Â  â”œâ”€â”€ Execution.v
          Â Â   Â Â  â”œâ”€â”€ InstFetch.v
          Â Â   Â Â  â”œâ”€â”€ Instructions.v
          Â Â   Â Â  â”œâ”€â”€ Ram.v
          Â Â   Â Â  â”œâ”€â”€ RegFile.v
          Â Â   Â Â  â””â”€â”€ SimTop.v
      ```
      - bin: æµ‹è¯•æ–‡ä»¶
      - nemu: æŒ‡ä»¤é›†æ¨¡æ‹Ÿå™¨ï¼Œç”¨äºä½œä¸ºæ¯”è¾ƒçš„ golden model
      - difftest: é¦™å±±å›¢é˜Ÿæä¾›çš„ difftest æ¡†æ¶
      - CPU: å­˜æ”¾ MCU_core å®ç°åŠ SimTop
        - Core.v: MCU_core æ–‡ä»¶ï¼Œè¯¥æ–‡ä»¶é‡Œä¾‹åŒ–äº†å„ä¸ªæµæ°´çº¿éƒ¨ä»¶ã€**difftest é‡Œçš„ç»„ä»¶**(å°†å¯¹åº”çš„ä¿¡å·ä¼ é€’ç»™ difftest)
        - SimTop.vï¼šdifftest æ¡†æ¶é»˜è®¤çš„é¡¶å±‚æ–‡ä»¶ï¼Œåœ¨è¿™ä¸ªæ–‡ä»¶é‡Œéœ€è¦ä¾‹åŒ– MCU_core
        -
   2. åœ¨ MCU_core é‡Œä¾‹åŒ–å„çº§æµæ°´çº¿æ¨¡å—ä»¥åŠ Difftest æ¨¡å—

      > æ•°æ®æµä¼ é€’æ–¹å‘å¯ç®€å•åœ°è®¤ä¸ºæ˜¯ `MCU_core.v`->`difftest.v`->`interface.h`->`difftest.cpp`

      - difftest.v ä¸­å®šä¹‰äº†æ‰€æœ‰ dpic ç›¸å…³çš„ verilog module ä¿¡æ¯ï¼Œ
        è¿™äº› module ä¸­ä¼šè°ƒç”¨ c å‡½æ•°ç”¨æ¥ä¼ è¾“ä¿¡å·ã€‚è¿™äº› module ä¼šè¢«è®¾è®¡æ ¸å®ä¾‹åŒ–ç”¨æ¥ä¼ è¾“ä¿¡å·ã€‚
      - mycpu_top.v ä¸­å®ä¾‹åŒ–äº† difftest.v ä¸­å®šä¹‰çš„ moduleã€‚
      - interface.h æ˜¯ c å‡½æ•°çš„å®ç°ï¼Œc å‡½æ•°å°†è®¾è®¡æ ¸çš„ä¿¡å·èµ‹å€¼ç»™ difftest ä¸­çš„å˜é‡ã€‚

      <u>æœ‰ä¸¤ç§æ–¹æ³•å¯ä»¥å°†ä»¥ verilog ç¼–å†™çš„ MCU_core é“¾æ¥å…¥ Difftest æ¡†æ¶</u>ï¼š

      1. å‚è€ƒé¾™èŠ¯å›¢é˜Ÿ[chiplab å¼€æºé¡¹ç›®ä¸­æ¥å…¥ Difftest](https://chiplab.readthedocs.io/zh/latest/Simulation/difftest.html)
         çš„æ–‡æ¡£ã€‚
         - é¾™èŠ¯å›¢é˜Ÿé‡‡ç”¨çš„æ˜¯ verilog æ¥ç¼–å†™å…¶ SoC
         - å¤„ç†å™¨æ”¯æŒçš„æŒ‡ä»¤é›†å…¶ longarchï¼Œå› æ­¤ä»–ä»¬é‡æ„äº† NEMU ä»¥æ”¯æŒ longarch ISA
         - ä»–ä»¬æ¥å…¥ difftest æ—¶ç›´æ¥æœ‰ç°æˆçš„ difftest.v æ–‡ä»¶å¯ä»¥ä¾‹åŒ–
         - å…¶ç»™å‡ºçš„ Difftest Demo å¯ä»¥åœ¨æœåŠ¡å™¨ä¸Šå…‹éš†ä¸‹æ¥å¹¶ä¸”è·‘é€š
      2. å‚è€ƒä¸€ç”Ÿä¸€èŠ¯å›¢é˜Ÿç»™å‡ºçš„ Difftest ç›¸å…³æ•™ç¨‹ã€NEMU ç›¸å…³æ•™ç¨‹
         - YSYX å›¢é˜Ÿæœ€å…ˆæå‡ºåœ¨å¤„ç†å™¨è®¾è®¡ä¸­å¼•å…¥ Difftest æ¡†æ¶
         - YXYS å›¢é˜Ÿç»™å‡ºäº† NEMUã€ä»¥åŠ Difftest çš„[æºç è§£æ](https://ysyx.oscc.cc/docs/ics-pa/0.6.html#git-usage)
         - ç›®å‰ YSYX å›¢é˜Ÿæ–‡æ¡£å¤šä»¥ Chisel æ¥å†™ Difftest ä»¥åŠ SoCï¼Œå…¶æ¥å…¥ YSYX æ¡†æ¶çš„åŸç†æ˜¯ï¼š
           å…ˆåœ¨ Chisel è¯­è¨€ä¸‹å°†å¤„ç†å™¨æ ¸è·Ÿ Difftest æ¨¡å—é“¾æ¥ï¼Œå†å°† Chisel ç¼–è¯‘æˆ Verilogï¼Œ
           åœ¨ Verilog é‡Œç›´æ¥å°±å®ç°äº† Difftest æ¨¡å—çš„ä¾‹åŒ–ã€‚
         - è‹¥éœ€è¦åœ¨ YSYX çš„åŸºç¡€ä¸Šè¿›è¡Œï¼Œæˆ‘ä»¬å¯ä»¥å…ˆå¾—åˆ°å…¶ Verilog æ–‡ä»¶ï¼Œ  
           å†æ¥å…¥ MCU_core: `mill playground.runMain CPU.rv64_1stage.u_simtop`

      ![](https://s2.loli.net/2023/06/29/JTnzN795uOwBWvQ.png)

   3. åœ¨ **<u>SimTop.v é‡Œä¾‹åŒ– MCU_core</u>**ï¼Œç„¶åé€šè¿‡ Difftest çš„ Makefile æ–‡ä»¶ç¼–è¯‘æ•´ä¸ªå·¥ç¨‹ï¼Œå¯ä»¥å¾—åˆ° emu å¯æ‰§è¡Œæ–‡ä»¶
      1. Difftest æ¡†æ¶è§„å®šå¿…é¡»åœ¨ **SimTop** æ–‡ä»¶é‡Œä¾‹åŒ– MCU_coreï¼Œå› ä¸º Difftest çš„ Makefile é‡Œå†™æ­»äº†
      2. Difftest çš„ Makefile ç¼–è¯‘ä¼šé¦–å…ˆå°† SimTop.v ç¼–è¯‘æˆ`VSimTop.h`, `VSimTop.cpp`ç­‰æ–‡ä»¶ï¼Œ
         ä¾›åç»­ç¼–è¯‘ C++æ–‡ä»¶è°ƒç”¨
      3. Difftest ç¼–è¯‘ emu æ–‡ä»¶çš„æ—¶å€™ï¼Œä¼šå¼•ç”¨ VSimTop ç­‰æ–‡ä»¶ä»¥åŠ nemu-interpreter-so æ–‡ä»¶ã€ä¹Ÿä¼šè½½å…¥ bin æ–‡ä»¶ä»¥åˆå§‹åŒ– I-Memory.

# è¿è¡Œä¸é€šè¿‡ï¼Œç¨‹åº abort

![image-20230701082440062](https://s2.loli.net/2023/07/01/5cs8iLybhG2EkKN.png)

è¿‡å»ä¸€å‘¨æŒ‰ç…§ YSYX çš„ Difftest æµ‹è¯•æ¡†æ¶ï¼Œé¦–å…ˆç¼–è¯‘ Chisel æ–‡ä»¶å¾—åˆ°äº† Verilog æ–‡ä»¶ï¼Œç„¶ååœ¨ VSimTop.v æ–‡ä»¶é‡Œï¼Œæ¥å…¥äº†æˆ‘ä»¬çš„ MCU_coreï¼›
ç„¶åæˆåŠŸç¼–è¯‘å‡ºäº† emu å¯æ‰§è¡Œæ–‡ä»¶ï¼Œä½†æ˜¯**åœ¨æ‰§è¡Œè¯¥ emu æ–‡ä»¶çš„æ—¶å€™ï¼Œç¨‹åºå¹¶ä¸èƒ½æ­£ç¡®è¿è¡Œ**

ç»è¿‡åˆ†æè§‰å¾—å¯èƒ½çš„åŸå› æœ‰å¦‚ä¸‹ä¸¤ç‚¹ï¼š

1. SoC Core ç»“æ„ä¸åŒï¼Œæˆ‘ä»¬çš„ I-Memory æ˜¯æ”¾åœ¨ IF å†…éƒ¨çš„ï¼Œ
   Difftest demo é‡Œçš„ SoC å…¶ I-Memory æ˜¯æ”¾åœ¨ Core å¤–é¢ï¼Œé€šè¿‡ bus è¯»å–æŒ‡ä»¤çš„
   ![](https://s2.loli.net/2023/06/30/RE5kzTPf7BGt2iO.png)

2. I-Memory æ¶æ„ä¸åŒï¼Œæˆ‘ä»¬æ˜¯ 2Bankï¼Œdemo æ˜¯ 1-bankï¼Œ
   å› æ­¤åŠ è½½ bin æ–‡ä»¶çš„é€»è¾‘ä¸åŒï¼ˆNEMU é€šè¿‡ xx å‡½æ•°è½½å…¥ bin æ–‡ä»¶åˆ°å…¶å†…å­˜ä¸­ï¼‰

   ![image-20230701083353042](https://s2.loli.net/2023/07/01/8Nzq52hxLsHiEPG.png)

   NEMU åŠ è½½é•œåƒçš„è¿‡ç¨‹å¦‚ä¸‹ï¼š

   - NMEU ä»`init_monitor`è¿™ä¸ªå‡½æ•°å¯åŠ¨ï¼Œåœ¨è¯¥å‡½æ•°å†…éƒ¨ï¼š
     åˆå§‹åŒ–ä¸€äº› Log ä¿¡æ¯ï¼Œè°ƒè°ƒç”¨ `init_mem` å‡½æ•°ã€ç”¨ `init_isa` å‡½æ•°ã€è°ƒç”¨ `load_img` å‡½æ•°
   - init_mem å‡½æ•°ä¸»è¦è´Ÿè´£åŠ è½½é»˜è®¤çš„é•œåƒæ–‡ä»¶åˆ° I-Memory
     NEMU çš„ I-Memory æœ‰ä¸€å—æ•°ç»„æ¥è¡¨ç¤ºï¼Œinit_mem å‡½æ•°ä¸»è¦çš„åŠŸèƒ½æ˜¯ç»™è¯¥æ•°ç»„èµ‹å€¼éšæœºæ•°

     ```c
       // paddr.c
       static uint8_t pmem[CONFIG_MSIZE] PG_ALIGN = {};
       void init_mem() {

       ...
         srand(time(0));
         uint32_t *p = (uint32_t *)pmem;
         int i;
         for (i = 0; i < (int) (MEMORY_SIZE / sizeof(p[0])); i ++) {
           p[i] = rand();
         }
     ```

   - init_isa å‡½æ•°ä¸»è¦è´Ÿè´£è½½å…¥é»˜è®¤é•œåƒæ–‡ä»¶åˆ° NEMUï¼Œå¹¶ä¸”åˆå§‹åŒ– pc è·Ÿ x0 å¯„å­˜å™¨
     ![](https://s2.loli.net/2023/06/29/WeSfnj91rPyiZXu.png)
   - load_img å‡½æ•°çš„ä¸»è¦åŠŸèƒ½æ˜¯å°†é•œåƒæ–‡ä»¶è½½å…¥åˆ° I-Memory å¯ç¤ºä½ç½®

     ```c
     // image_laoder.c
     long load_img(char* img_name, char *which_img, uint64_t load_start, size_t img_size) {
         ...
         FILE *fp = fopen(loading_img, "rb");
         Assert(fp, "Can not open '%s'", loading_img);

         size_t size;
         fseek(fp, 0, SEEK_END);
         size = ftell(fp);
         fseek(fp, 0, SEEK_SET);
         if (img_size != 0 && (size > img_size)) {
          Log("Warning: size is larger than img_size(upper limit), please check if code is missing. size:%lx img_size:%lx", size, img_size);
          size = img_size;
         }

         int ret = fread(guest_to_host(load_start), size, 1, fp);
     }
     // emu.cpp
       if (!strcmp(img + (strlen(img) - 4), ".bin")) {  // file extension: .bin
           FILE *fp = fopen(img, "rb");
           if (fp == NULL) {
               printf("Can not open '%s'\n", img);
               assert(0);
           }

           fseek(fp, 0, SEEK_END);
           img_size = ftell(fp);
           if (img_size > EMU_RAM_SIZE) {
               img_size = EMU_RAM_SIZE;
           }

           fseek(fp, 0, SEEK_SET);
           ret = fread(ram, img_size, 1, fp);

           assert(ret == 1);
           fclose(fp);
       }
     ```

   DUT åŠ è½½é•œåƒçš„è¿‡ç¨‹å¦‚ä¸‹ï¼š

   - Emulator æ„é€ å‡½æ•°ä¼šè°ƒç”¨`init_mem`å‡½æ•°

     ![image-20230630175159241](https://s2.loli.net/2023/07/01/7wnKtoasHJedq6G.png)

   - `init_ram`å‡½æ•°ä¼šæŠŠ image bin æ–‡ä»¶å†…å®¹æ‹·è´åˆ°`ram`è¿™ä¸ªæŒ‡é’ˆæ‰€æŒ‡ä»£çš„åœ°å€

     ```c
     // ram.cpp
     static uint64_t *ram;
     //...
     void init_ram(const char *img) {
       assert(img != NULL);

       printf("The image is %s\n", img);

       // initialize memory using Linux mmap
       printf("Using simulated %luMB RAM\n", EMU_RAM_SIZE / (1024 * 1024));
       ram = (uint64_t *)mmap(NULL, EMU_RAM_SIZE, PROT_READ | PROT_WRITE, MAP_ANON | MAP_PRIVATE, -1, 0);
       if (ram == (uint64_t *)MAP_FAILED) {
         printf("Cound not mmap 0x%lx bytes\n", EMU_RAM_SIZE);
         assert(0);
       }
       //...
     }
     ```

   - ram.v æ–‡ä»¶ä¼šé€šè¿‡ DPI-C å‡½æ•°åœ¨è®¿é—® ram æŒ‡é’ˆæ‰€æŒ‡çš„è¿™å—åœ°å€ï¼Œå®ç°`dut`è¯»å–æŒ‡ä»¤

     ```verilog
     // ram.v
     import "DPI-C" function void ram_write_helper
     (
       input  longint    wIdx,
       input  longint    wdata,
       input  longint    wmask,
       input  bit        wen
     );

     import "DPI-C" function longint ram_read_helper
     (
       input  bit        en,
       input  longint    rIdx
     );

     module RAMHelper(
       input         clk,
       input         en,
       input  [63:0] rIdx,
       output [63:0] rdata,
       input  [63:0] wIdx,
       input  [63:0] wdata,
       input  [63:0] wmask,
       input         wen
     );

       assign rdata = ram_read_helper(en, rIdx); // é€šè¿‡DPI-Cè¯»å–æŒ‡ä»¤

       always @(posedge clk) begin
         ram_write_helper(wIdx, wdata, wmask, wen && en); // é€šè¿‡DPI-Cå†™å‡ºæŒ‡ä»¤
       end

     endmodule
     ```

   > å¦‚æœéœ€è¦å®Œæˆ MCU_core çš„ I-Memory åˆå§‹åŒ–å·¥ä½œï¼Œéœ€è¦â€œåœ¨ IF Stage çš„ I-Memory æ¨¡å—ä¸­æ·»åŠ  DPI-C æ¥å£â€ï¼Œâ€œæ›´æ”¹ ram.cpp æ–‡ä»¶é‡Œé¢çš„ init_mem å‡½æ•°ï¼Œä»¥æ”¯æŒ 2-bank ITCMâ€

# å°†MCU_Coreä»‹å…¥Diffteståšçš„ä¿®æ”¹

## æ”¾å¼ƒä½¿ç”¨é¦™å±±å®˜æ–¹æä¾›çš„æœ€æ–°çš„Difftestç‰ˆæœ¬

æ”¾å¼ƒä½¿ç”¨æœ€æ–°ç‰ˆæœ¬Difftestçš„åŸå› å¦‚ä¸‹ï¼š

1. é¦™å±±æœ€æ–°ç‰ˆæœ¬çš„Githubä»“åº“é‡ŒDiffteståªæœ‰Scalaçš„ç‰ˆæœ¬ï¼Œæ— æ³•ç›´æ¥åœ¨Verilogä¸­å¼•ç”¨
2. ç›®å‰æœ€æ–°ç‰ˆæœ¬çš„Difftest**è¿‡äºå¤æ‚**ï¼šå®ƒæ”¯æŒå¤šæ ¸ã€Cacheã€Uartã€Trapç­‰æ¨¡å—ï¼Œå¯¼è‡´ç§»æ¤MCU_Coreåˆ°æœ€æ–°ç‰ˆæœ¬çš„Difftestæ—¶ï¼Œéœ€è¦ä¿è¯è¿™äº›æ¨¡å—éƒ½çœŸç¡®è¿çº¿ï¼Œååˆ†å¤æ‚ã€‚
   ä¸€å¼€å§‹å°è¯•æ¥å…¥æœ€æ–°ç‰ˆæœ¬çš„Difftestï¼Œç»“æœè°ƒè¯•äº†ä¸€ä¸¤å¤©è¿˜æ˜¯æŠ¥é”™æ— æ³•çœ‹åˆ°*æœ‰è¿›å±•çš„ç»“æœ*ï¼Œå› æ­¤é¢„æµ‹å°†MCU_Coreæ¥å…¥åˆ°æœ€æ–°ç‰ˆæœ¬çš„Difftestæ¡†æ¶ä¸­å°†æ¶ˆè€—å¾ˆä¹…çš„æ—¶é—´
3. ç›®å‰ç”±äºæ²¡æœ‰CSRæ¨¡å—ï¼Œå…¶å®æˆ‘ä»¬çš„MCU_Coreçš„çŠ¶æ€ä»…æœ‰**â€œPC+Registerâ€**è¡¨å¾ï¼Œå› æ­¤Difftestæ¡†æ¶åªéœ€è¦åœ¨æŒ‡ä»¤æäº¤ä¹‹åæ¯”è¾ƒPCè·ŸRegisterå³å¯ã€‚
   <u>Difftestæ ¸å¿ƒæ€æƒ³ï¼šMCU_Coreæ‰§è¡Œä¸€æ¡æŒ‡ä»¤->Reference Modelæ‰§è¡Œä¸€æ¡æŒ‡ä»¤->æ¯”è¾ƒäºŒè€…çš„çŠ¶æ€(PC + Register)</u>

> å› æ­¤é€‰æ‹©äº†â€œçŸ³å³°æä¾›çš„Difftestâ€ç‰ˆæœ¬ï¼Œè¿™æ˜¯ä»–ä¹‹å‰åšYSYXæ—¶æ¥å…¥çš„Difftestï¼Œå…¶å®ç°çš„æ•ˆæœæ˜¯ï¼šå°†ä»–è®¾è®¡çš„å•å‘¨æœŸRISC-Vå¤„ç†å™¨æ¥å…¥åˆ°Difftestæ¡†æ¶ä¸­ï¼Œæ¯”è¾ƒå…¶æ¯æ¬¡æäº¤æŒ‡ä»¤åï¼ŒRegisteræ˜¯å¦è·ŸReference Modelç›¸åŒï¼Œæ¯”è¾ƒç¬¦åˆæˆ‘ä»¬ç›®å‰çš„æµ‹è¯•éœ€æ±‚ï¼Œæ¥å…¥çš„éš¾åº¦ç›¸å½“äºæ¥å…¥æœ€æ–°ç‰ˆæœ¬çš„Difftestä¹Ÿæ›´åŠ å¯æ§ã€‚

## æ¥å…¥Difftestæ¡†æ¶åšçš„ä¿®æ”¹

![image-20230707211721928](../../../../../../Pictures/typora/image-20230707211721928.png)

ä¸ºäº†å°†MCU_Coreæ¥å…¥åˆ°Difftestæ¡†æ¶ï¼Œä¸»è¦åšäº†å¦‚ä¸‹ä¿®æ”¹ï¼š

1. ä¿®æ”¹Verilogä»£ç æ¥å…¥Difftestæ¡†æ¶ä¹‹åçš„Warningï¼Œä¸»è¦åŒ…æ‹¬ä»£ç ä¸­çš„â€œéšå¼å˜é‡å£°æ˜ã€ä¿¡å·ä½å®½ä¸åŒ¹é…ã€æ¨¡å—é‡å®šä¹‰â€ç­‰Warningã€‚å› ä¸ºVerilatorç›¸è¾ƒäºIverilogå¯¹äºè¯­æ³•æ£€æŸ¥æ›´åŠ ä¸¥æ ¼ä¸€äº›ã€‚

2. åœ¨top.vä¸­å¢åŠ æ¥å£ï¼Œå› ä¸ºï¼š

   - Difftestæ¡†æ¶éœ€è¦çŸ¥é“MCU_Coreçš„ä¸€äº›å†…éƒ¨ä¿¡å·ï¼Œå¦‚pc, instruction
   - å°†ä¸€äº›é‡è¦çš„ä¿¡å·ä»topå¼•å‡ºæ¥ï¼Œå¯ä»¥åœ¨Difftestçš„æ—¶å€™è¿›è¡Œæ‰“å°ï¼Œæ–¹ä¾¿åˆ¤æ–­

   ```verilog
   // mcu_core/top.v
   module top(
       input  wire        clk,
       input  wire        resetn,
       // signals used by difftest
       output wire [31:0] pc,
       output wire [63:0] instr,
       output wire        wb_en,
       output wire [ 4:0] wb_idx,
       output wire [31:0] wb_data,
       output wire [31:0] id_instr,
       output wire [20:0] op_code,
       output wire [31:0] src1,
       output wire [31:0] src2,
       output wire [ 3:0] wb_src,
       output wire [31:0] alu_result
       // signals used by difftest
   );
   ```

   ```c
   // difftest/csrc/cpu_exec.c
   static void execute(uint64_t n) {
     for (;n > 0; n --) {
       g_nr_guest_inst ++;

       printf("Top: instr = 0x%x\n", top->instr);
       printf("ID Stage: id_instr=0x%x, opcode = %d, src1 = 0x%x, src2 = 0x%x, wb_src= %d\n", top->id_instr, top->op_code, top->src1, top->src2, top->wb_src);
       printf("EXE stage: alu_result = 0x%x\n", top->alu_result);
       printf("WB Stage: wb_en=%d, idx=%d, data=%x\n", top->wb_en,
              top->wb_idx, top->wb_data);

   ```

   ```bash
   # Difftestä»¿çœŸè¾“å‡º
   Top: instr = 0x413
   ID Stage: id_instr=0x413, opcode = 1, src1 = 0x0, src2 = 0x0, wb_src= 1
   EXE stage: alu_result = 0x0
   WB Stage: wb_en=0, idx=0, data=0
   npc read instr
   Read I-Memory: addr = 0x80000004, ins= 0x00009117
   NO.2-> pc: 0x80000004, instr: 0x9117, asm: auipc        sp, 9
   NO.2-> pc: 0x80000004, instr: 0x9117, asm: auipc        sp, 9
   C-> pmem_read 80000000: 0x0
   Read I-Memory: addr = 0x80000000, ins= 0x00000413
   pmem_read_rtl: raddr = 0x80000000, rdata= 413
   ```

   å¦‚ä¸Šæ‰€ç¤ºï¼Œæˆ‘ä»¬åœ¨topçš„æ¥å£ä¸­å®šä¹‰äº†ä¸€äº›ä¿¡å·ï¼Œæˆ‘ä»¬åœ¨Difftestæ¡†æ¶ä¸­å°±å¯ä»¥æ‰“å°ç›¸åº”çš„ä¿¡å·å€¼

3. ç¡®å®šMCU_Coreæäº¤åˆ°difftest çš„æ—¶æœº

   - ç”±äºReference Modelæ˜¯å•å‘¨æœŸçš„å¤„ç†å™¨ï¼Œå…¶æ¯ä¸ªCycleå°±ä¼šæäº¤ä¸€æ¡æŒ‡ä»¤ï¼›æˆ‘ä»¬çš„MCU_Coreæ˜¯5çº§æµæ°´çº¿å¤„ç†å™¨ï¼Œç¬¬ä¸€æ¡æŒ‡ä»¤å¿…é¡»ç­‰åˆ°5ä¸ªCycleä¹‹åå…¶ç»“æœæ‰ä¼šå†™å…¥åˆ°Register
   - æˆ‘ä»¬çš„MCUç”±äºåˆ†æ”¯é¢„æµ‹å™¨çš„å­˜åœ¨ï¼Œå¯èƒ½ä¼šå–ä¸€æ¡æŒ‡ä»¤ï¼Œä½†æ˜¯è¿™æ¡æŒ‡ä»¤ä¼šè¢«å†²åˆ·ï¼Œå› æ­¤å…¶ä¸ä¼šå†™å…¥åˆ°Register

   å¯è§**MCU_Coreä¸­çš„æŒ‡ä»¤ï¼Œå¹¶ä¸æ˜¯æ¯ä¸€ä¸ªCycleéƒ½ä¼šå†™å…¥åˆ°Registerï¼Œä½†æ˜¯Reference Modelä¸€æ—¦æ‰§è¡Œä¸€æ¡æŒ‡ä»¤ï¼Œåˆ™ä¼šåœ¨ä¸€ä¸ªCycleå†™å…¥åˆ°Register**ï¼Œå› æ­¤ï¼š

   - MCU_Coreå¿…é¡»å‘Šè¯‰Difftestæ¡†æ¶ï¼Œå…¶åœ¨æŸæ—¶åˆ»å†™å…¥åˆ°äº†Register
   - Difftestæ¡†æ¶åœ¨æ”¶åˆ°è¯¥ä¿¡å·ä¹‹åï¼Œä»¤Reference Modelæ‰§è¡Œä¸€æ­¥ï¼Œå¹¶ä¸”å°†å…¶ç»“æœå†™å…¥åˆ°Register

   ç»è¿‡åˆ†æå‘ç°ï¼Œæˆ‘ä»¬çš„MCU_Coreä¸è®ºæŒ‡ä»¤æµæ˜¯ä½•ç§æƒ…å†µï¼Œå…¶åœ¨å†™å…¥Registerçš„æ—¶å€™ï¼Œéƒ½ä¼šæœ‰wb_enä¿¡å·ä¸ºé«˜ï¼Œå› æ­¤**æˆ‘ä»¬åœ¨topä¸­åŠ å…¥è¯¥ä¿¡å·ï¼Œå¹¶ä¸”åœ¨Difftestä¸­æ ¹æ®è¯¥ä¿¡å·æ¥æ§åˆ¶Reference Modelæ‰§è¡Œå’ŒDifftestæ¯”è¾ƒ**ã€‚

   ```c
   // difftest/csrc/cpu_exec.c
   /* difftest begin */
   cpu.pc = top->pc; // pcå­˜å…¥cpuç»“æ„ä½“
   dump_gpr(); // å¯„å­˜å™¨å€¼å­˜å…¥cpuç»“æ„ä½“
   if(top->wb_en){ // <- åˆ¤æ–­æŒ‡ä»¤æäº¤å†è¿›å…¥Difftest
       difftest_step(top->pc);
   }
   /* difftest end */
   ```

4. åœ¨I-Memoryä¸­å¢åŠ DPI-Cå‡½æ•°å®ç°I-Memoryåˆå§‹åŒ–

   - ä¸åŒäºç”¨verilogå†™çš„testbenchï¼ŒDifftestæ¡†æ¶é‡Œåˆå§‹åŒ–éƒ½æ˜¯é€šè¿‡cå‡½æ•°æ¥å°†ç¼–è¯‘å¥½çš„äºŒè¿›åˆ¶æ–‡ä»¶è¯»å…¥å†…å­˜çš„ã€‚
     - åœ¨Difftestä»£ç é‡Œï¼Œå®šä¹‰äº†ä¸€å—å†…å­˜`pmem`ç”¨äºå­˜å‚¨MCU_Coreçš„æŒ‡ä»¤
     - é€šè¿‡load_imgå‡½æ•°æ¥åˆå§‹åŒ–pmemï¼Œå®ç°I-Memoryçš„åˆå§‹åŒ–ï¼›åœ¨verilogå†™çš„testbenchä¸­ï¼Œæˆ‘ä»¬æ˜¯é€šè¿‡readmemhå‡½æ•°æ¥è¯»å…¥äºŒè¿›åˆ¶æ–‡ä»¶åˆ°å†…å­˜çš„
     - åœ¨verilogæ–‡ä»¶ä¸­ï¼Œ**æŒ‡ä»¤çš„è¯»å–æ˜¯é€šè¿‡DPI-Cå‡½æ•°ï¼Œè¯»å–`pmem`å¯¹åº”åœ°å€çš„å€¼**ï¼›åœ¨verilogå†™çš„testbenchä¸­ï¼ŒæŒ‡ä»¤çš„è¯»å–æ˜¯ç›´æ¥é€šè¿‡`assign instr = i-memory[addr];`æ¥å®ç°çš„

   ![image-20230707211024214](https://s2.loli.net/2023/07/07/adIbS1DR5uxBA4r.png)

5. åœ¨Registerä¸­å¢åŠ DPI-Cå‡½æ•°å°†CPUçš„registerä¼ é€’ç»™Difftestæ¨¡å—

   ```verilog
   import "DPI-C" function void set_gpr_ptr(input logic [63:0] a []); // add DPI-C function
   module regfile
       (
       input  wire                              clk_i,
       input  wire                              resetn_i,

       output wire    [REG_DATA_WIDTH-1 :0]     rs1_data_o, // rd1
       //....
       );
   	//.....
       // regfileå…¶ä½™éƒ¨åˆ†å‡ä¿æŒä¸å˜å³å¯
       //.....

       initial set_gpr_ptr(regfile_data); // <- ä½¿ç”¨è¯¥DPI-Cå‡½æ•°å°†mcu_coreçš„registerçŠ¶æ€ä¼ é€’ç»™Difftestæ¨¡å—

   endmodule
   ```

   ![image-20230707210809687](https://s2.loli.net/2023/07/07/hjYRv8Ps32GOZTV.png)

## MCU_Coreæ¥å…¥Difftestç»“æœ

![image-20230707210706875](https://s2.loli.net/2023/07/07/QD8nlf1BTNMxYGo.png)

ç›®å‰MCU_Coreå·²ç»æ¥å…¥åˆ°äº†Difftestæ¡†æ¶ï¼ŒDifftestæ£€æµ‹åˆ°MCU_Coreè¿è¡Œçš„ç»“æœè·ŸReference Modelçš„ç»“æœä¸åŒï¼Œä¼šæŠ¥é”™ï¼Œå¹¶ä¸”ç»™å‡ºæŠ¥é”™çš„ä¿¡æ¯ï¼Œå¦‚ä¸Šå›¾æ‰€ç¤ºã€‚

1. åç»­ä¼šé™†ç»­æ ¹æ®Difftestçš„æç¤ºï¼Œé™†ç»­ä¿®æ”¹MCU_Coreä¸­çš„bugï¼Œç›´åˆ°é€šè¿‡æ‰€æœ‰çš„æµ‹è¯•ï¼Œè¾¾åˆ°å¦‚ä¸‹å›¾æ‰€ç¤ºæ•ˆæœï¼Œå‡ºç°`HIT GOOD TRAP`å­—æ ·ï¼š

   ![image-20230707210602556](https://s2.loli.net/2023/07/07/nmXbVy69HxjOtwJ.png)

2. ä¹Ÿä¼šé¢„å…ˆç ”ç©¶å¦‚ä½•åœ¨Difftestä¸­æµ‹è¯•ä¸€äº›å¤æ‚äº‹ä»¶çš„æ¯”è¾ƒï¼Œä¾‹å¦‚Trapã€CSRæ¯”è¾ƒ

## References

1. [RISC-V åŠ RISC-V core compliance test ç®€æ](https://zhuanlan.zhihu.com/p/232088281)
2. [RISC-V Compliance Tests](https://github.com/lowRISC/riscv-compliance/blob/master/doc/README.adocintroduction)
3. [Imperas Test Suit](https://github.com/riscv-ovpsim/imperas-riscv-tests)
4. [riscv-arch-test](https://github.com/riscv-non-isa/riscv-arch-test)
5. [mill é…ç½®æ•™ç¨‹](https://alvinalexander.com/scala/mill-build-tool/step-1-hello-world/)
6. [chisel3 åŸºç¡€çŸ¥è¯†](https://inst.eecs.berkeley.edu/~cs250/sp17/handouts/chisel-tutorial.pdf)
7. [chisel3 é«˜çº§è¯­æ³•](https://inst.eecs.berkeley.edu/~cs250/sp17/handouts/advanced-chisel.pdf)
8. [ğŸŒŸDifftest è¸©å‘ç¬”è®°(äºŒ)](http://www.icfgblog.com/index.php/software/341.html#comment-61)
9. [ğŸŒŸVerilog ä»£ç æ¥å…¥åˆ° Difftest](https://github.com/OSCPU/ysyx/issues/9)
10. [ğŸŒŸChisel æ¥å…¥ difftest çš„å‡ ä¸ªä¸»è¦æ­¥éª¤](https://github.com/OSCPU/ysyx/issues/8)
11. [ğŸŒŸDifftest ä½¿ç”¨æŒ‡å—](https://github.com/OpenXiangShan/difftest/blob/master/doc/usage.md)
12. [difftest è®¿å­˜è¸©å‘åˆ†äº«](https://github.com/OSCPU/ysyx/issues/10)
13. [Difftest å’Œ NEMU çš„ç‰ˆæœ¬å¯¹åº”å…³ç³»](https://github.com/OSCPU/ysyx/issues/13)
14. [ğŸŒŸchiplab's documentation](https://chiplab.readthedocs.io/zh/latest/)
