# Circuits
## Combinational Logic
### Basic Gates
* [Wire](./Combinational%20Logic/Basic%20Gates/44/44.md)
* [GND](./Combinational%20Logic/Basic%20Gates/45/45.md)
* [NOR](./Combinational%20Logic/Basic%20Gates/46/46.md)
* [Another gate](./Combinational%20Logic/Basic%20Gates/47/47.md)
* [Two gates](./Combinational%20Logic/Basic%20Gates/48/48.md)
* [More logic gates](./Combinational%20Logic/Basic%20Gates/49/49.md)
* [7420 chip](./Combinational%20Logic/Basic%20Gates/50/50.md)
* [Truth tables](./Combinational%20Logic/Basic%20Gates/51/51.md)
* [Two-bit equality](./Combinational%20Logic/Basic%20Gates/52/52.md)
* [Simple circuit A](./Combinational%20Logic/Basic%20Gates/53/53.md)
* [Simple circuit B](./Combinational%20Logic/Basic%20Gates/54/54.md)
* [Combine circuits A and B](./Combinational%20Logic/Basic%20Gates/55/55.md)
* [Ring or vibrate?](./Combinational%20Logic/Basic%20Gates/56/56.md)
* [Thermostat](./Combinational%20Logic/Basic%20Gates/57/57.md)
* [3-bit population count](./Combinational%20Logic/Basic%20Gates/58/58.md)
* [Gates and vectors](./Combinational%20Logic/Basic%20Gates/59/59.md)
* [Even longer vectors](./Combinational%20Logic/Basic%20Gates/60/60.md)

### Multiplexers
* [2-to-1 multiplexer](./Combinational%20Logic/Multiplexers/61/61.md)
* [2-to-1 bus multiplexer](./Combinational%20Logic/Multiplexers/62/62.md)
* [9-to-1 multiplexer](./Combinational%20Logic/Multiplexers/63/63.md)
* [256-to-1 multiplexer](./Combinational%20Logic/Multiplexers/64/64.md)
* [256-to-1 4-bit multiplexer](./Combinational%20Logic/Multiplexers/65/65.md)

### Arithmetic Circuits
* [Half adder](./Combinational%20Logic/Arithmetic%20Circuits/66/66.md)
* [Full adder](./Combinational%20Logic/Arithmetic%20Circuits/67/67.md)
* [3-bit binary adder](./Combinational%20Logic/Arithmetic%20Circuits/68/68.md)
* [Adder](./Combinational%20Logic/Arithmetic%20Circuits/69/69.md)
* [Signed addition overflow](./Combinational%20Logic/Arithmetic%20Circuits/70/70.md)
* [100-bit binary adder](./Combinational%20Logic/Arithmetic%20Circuits/71/71.md)
* [4-digit BCD adder](./Combinational%20Logic/Arithmetic%20Circuits/72/72.md)

### Karnaugh Map to Circuit
* [3-variable](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/73/73.md)
* [4-variable](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/74/74.md)
* [4-variable](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/75/75.md)
* [4-variable](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/76/76.md)
* [Minimum SOP and POS](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/77/77.md)
* [Karnaugh map](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/78/78.md)
* [Karnaugh map](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/79/79.md)
* [K-map implemented with a multiplexer](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/80/80.md)

## Sequential Logic
### Latches and Flip-Flops
* [D flip-flop](./Sequential%20Logic/Latches%20and%20Flip-Flops/81/81.md)
* [D flip-flops](./Sequential%20Logic/Latches%20and%20Flip-Flops/82/82.md)
* [DFF with reset](./Sequential%20Logic/Latches%20and%20Flip-Flops/83/83.md)
* [DFF with reset value](./Sequential%20Logic/Latches%20and%20Flip-Flops/84/84.md)
* [DFF with asynchronous reset](./Sequential%20Logic/Latches%20and%20Flip-Flops/85/85.md)
* [DFF with byte enable](./Sequential%20Logic/Latches%20and%20Flip-Flops/86/86.md)
* [D Latch](./Sequential%20Logic/Latches%20and%20Flip-Flops/87/87.md)
* [DFF](./Sequential%20Logic/Latches%20and%20Flip-Flops/88/88.md)
* [DFF](./Sequential%20Logic/Latches%20and%20Flip-Flops/89/89.md)
* [DFF+gate](./Sequential%20Logic/Latches%20and%20Flip-Flops/90/90.md)
* [Mux and DFF](./Sequential%20Logic/Latches%20and%20Flip-Flops/91/91.md)
* [Mux and DFF](./Sequential%20Logic/Latches%20and%20Flip-Flops/92/92.md)
* [DFFs and gates](./Sequential%20Logic/Latches%20and%20Flip-Flops/93/93.md)
* [Create circuit from truth table](./Sequential%20Logic/Latches%20and%20Flip-Flops/94/94.md)
* [Detect an edge](./Sequential%20Logic/Latches%20and%20Flip-Flops/95/95.md)
* [Detect both edges](./Sequential%20Logic/Latches%20and%20Flip-Flops/96/96.md)
* [Edge capture register](./Sequential%20Logic/Latches%20and%20Flip-Flops/97/97.md)
* [Dual-edge triggered flip-flop](./Sequential%20Logic/Latches%20and%20Flip-Flops/98/98.md)

### Counters
* [Four-bit binary counter](./Sequential%20Logic/Counters/99/99.md)
* [Decade counter](./Sequential%20Logic/Counters/100/100.md)
* [Decade counter again](./Sequential%20Logic/Counters/101/101.md)
* [Slow decade counter](./Sequential%20Logic/Counters/102/102.md)
* [Counter 1-12](./Sequential%20Logic/Counters/103/103.md)
* [Counter 1000](./Sequential%20Logic/Counters/104/104.md)
* [4-digit decimal counter](./Sequential%20Logic/Counters/105/105.md)
* [12-hour clock](./Sequential%20Logic/Counters/106/106.md)

### Shift Registers
* [4-bit shift register](./Sequential%20Logic/Shift%20Registers/107/107.md)
* [Left/right rotator](./Sequential%20Logic/Shift%20Registers/108/108.md)
* [Left/right arithmetic shift by 1 or 8](./Sequential%20Logic/Shift%20Registers/109/109.md)
* [5-bit LFSR](./Sequential%20Logic/Shift%20Registers/110/110.md)
* [3-bit LFSR](./Sequential%20Logic/Shift%20Registers/111/111.md)
* [32-bit LFSR](./Sequential%20Logic/Shift%20Registers/112/112.md)
* [Shift register](./Sequential%20Logic/Shift%20Registers/113/113.md)
* [Shift register](./Sequential%20Logic/Shift%20Registers/114/114.md)
* [3-input LUT](./Sequential%20Logic/Shift%20Registers/115/115.md)

### More Circuits
* [Rule 90](./Sequential%20Logic/More%20Circuits/116/116.md)
* [Rule 110](./Sequential%20Logic/More%20Circuits/117/117.md)
* [Conway's Game of Life 16x16](./Sequential%20Logic/More%20Circuits/118/118.md)

### Finite State Machines
* [Simple FSM 1 (asynchronous reset)](./Sequential%20Logic/Finite%20State%20Machines/119/119.md)
* [Simple FSM 1 (synchronous reset)](./Sequential%20Logic/Finite%20State%20Machines/120/120.md)
* [Simple FSM 2 (asynchronous reset)](./Sequential%20Logic/Finite%20State%20Machines/121/121.md)
* [Simple FSM 2 (synchronous reset)](./Sequential%20Logic/Finite%20State%20Machines/122/122.md)
* [Simple state transitions 3](./Sequential%20Logic/Finite%20State%20Machines/123/123.md)
* Simple one-hot state transitions 3
* [Simple FSM 3 (asynchronous reset)](./Sequential%20Logic/Finite%20State%20Machines/125/125.md)
* [Simple FSM 3 (synchronous reset)](./Sequential%20Logic/Finite%20State%20Machines/126/126.md)
* Design a Moore FSM
* Lemmings 1
* Lemmings 2
* Lemmings 3
* Lemmings 4
* One-hot FSM
* PS/2 packet parser
* PS/2 packet parser and datapath
* Serial receiver
* Serial receiver and datapath
* Serial receiver with parity checking
* Sequence recognition
* Q8: Design a Mealy FSM
* Q5a: Serial two's complementer (Moore FSM)
* Q5b: Serial two's complementer (Mealy FSM)
* Q3a: FSM
* Q3b: FSM
* Q3c: FSM logic
* Q6b: FSM next-state logic
* Q6c: FSM one-hot next-state logic
* Q6: FSM
* Q2a: FSM
* Q2b: One-hot FSM equations
* Q2a: FSM
* Q2b: Another FSM

## Building Larger Circuits
* Counter with period 1000
* 4-bit shift register and down counter
* FSM: Sequence 1101 recognizer
* FSM: Enable shift register
* FSM: The complete FSM
* The complete timer
* FSM: One-hot logic equations