<!DOCTYPE html>
<html lang="en">
<head>
		<!-- currently running as speedy handler - DA 04-sep-2012 -->
 		<!-- Version xxx 4.1: Sep 2012 -->
<title>COM4507 Software and Hardware Verification</title>
<meta charset="UTF-8" />
<link rel="shortcut icon" href="https://www.shef.ac.uk/img/sheffield/favicon.ico" />
<link rel="stylesheet" href="https://www.shef.ac.uk/css/sheffield/general.css" />
<link rel="stylesheet" href="/css/local.css" />
<!--[if lt IE 9]>
<script src="https://www.shef.ac.uk/js/sheffield/html5.js"></script>
<![endif]-->
<script src="https://www.shef.ac.uk/js/sheffield/jquery/jquery-1.10.1.min.js"></script>
<script src="https://www.shef.ac.uk/js/sheffield/sheffield.js"></script>
<link rel="stylesheet" href="https://www.shef.ac.uk/cmlink/7.19964">
</head>
<body>
<nav id="globalNavigation">
<!-- global navigation links -->
<ul>
<li><a href="http://www.sheffield.ac.uk">University</a> |</li>
<li><a href="http://www.sheffield.ac.uk/faculty/engineering">Faculty</a> |</li>
<li><a href="http://www.sheffield.ac.uk/dcs">Department</a> |</li>
<li><a href="http://www.dcs.shef.ac.uk/intranet/" accesskey="1" title="Access Key: 1">Intranet</a> |</li>
<li><a href="http://www.sheffield.ac.uk/nap/panel/login" accesskey="m" title="Access Key: M">Log into MUSE</a> |</li>
<li><a href="http://portal.shef.ac.uk/cp/ip/login?sys=generic&nbsp;url=null?cpip=webct">Log into MOLE</a></li>
</ul>
<!-- // global navigation links -->
<!-- site search -->
<form name="gs" method="get" action="http://google.shef.ac.uk/search" id="searchBox">
	<fieldset>
		<label for="searchterms">Search for</label>
		<input type="search" name="q" size="20" maxlength="100" value=" your search" id="searchterms" onfocus="value=''" />
		<input type="submit" name="btnG" value="Search" class="submit" />
		<input type="hidden" name="sort" value="date:D:L:d1" />
		<input type="hidden" name="output" value="xml_no_dtd" />
		<input type="hidden" name="ie" value="UTF-8" />
		<input type="hidden" name="oe" value="UTF-8" />
		<input type="hidden" name="client" value="default_frontend" />
		<input type="hidden" name="proxystylesheet" value="default_frontend" />
		<input type="hidden" name="site" value="default_collection" />
	</fieldset>
</form>   
<!-- // site search --></nav><!-- header -->
<header>
	<table>
		<tr>
			<td id="headerLeft">
				<div id="headerCrest">
					<a href="http://www.sheffield.ac.uk" title="The University of Sheffield homepage" accesskey="1"><img src="https://www.shef.ac.uk/img/sheffield/crest-l.gif" alt="The University of Sheffield" /></a>
				</div>
			</td>
			<td id="headerRight">
				<div id="headerTitle">
					<span id="pageTitle">Department of Computer Science</span>
				</div>
			</td>
		</tr>
	</table>
</header>
<!-- // header -->
<!-- breadcrumbs -->
<!-- nav id="breadcrumbs"> You are here:
    <ol>
                            <li>
                <a href="/">
                                	Home</a>
                                 /             </li>
                    <li>
                <a href="/dcs">
                                	Computer Science</a>
                                            </li>
                    </ol></nav -->
<!-- // breadcrumbs --><!-- local navigation -->
<nav id="localNavigation">
<!-- ul><li>&nbsp;</li></ul -->
<p>&nbsp;</p>
</nav>
<!-- // local navigation -->
 		<!-- Local Content -->
		<table id="contentContainer" summary="content layout table" cellpadding="0" cellspacing="0" border="0">
 		<tr>
   			<td id="bodyContainer">
				<!-- content start -->
				<a name="content"></a>
				<h2>COM4507 Software and Hardware Verification</h2>
    <table align="center" cellpadding="2" cellspacing="2" width="100%">
      <tbody>
        <tr>
          <th>Summary</th>
          <td> This module introduces state-of-the-art software and
            hardware verification techniques which nowadays are widely
            used in industry. They are particularly important in
            safety-critical applications, where system failures can not
            be tolerated. Designing high quality dependable computing
            systems is widely believed to be the main challenge in
            computer science. Particular focus is on protocol
            verification and hardware design verification by model
            checking and program verification by formalisms such as
            Hoare logics. These techniques presume formal system
            specifications and use automated tools for analysing whether
            a system satisfies the properties required or imposed. Students should be aware that there are limited places available on this course.</td>
        </tr>
        <tr>
          <th>Session</th>
          <td>Spring 2018/19</td>
        </tr>
        <tr>
          <th>Credits</th>
          <td>15 </td>
        </tr>
        <tr>
          <th>Assessment</th>
          <td>Exam 100%</td>
        </tr>
        <tr>
          <th>Lecturer(s)</th>
          <td>Prof. Georg Struth </td>
        </tr>
        <tr>
          <th>Resources</th>
          <td>
            <ul>
              <li><a
                  href="https://vle.shef.ac.uk">MOLE</a></li>
              <li><a href="../../../campus/practicalmarks/com4507.pdf">Unconfirmed

                  practical marks when available</a></li>
              <li><a href="http://www.dcs.shef.ac.uk/intranet/teaching/campus/pastpapers.html">Exam Papers, past 2 years (where applicable)</a></li>
            </ul>
          </td>
        </tr>
        <tr>
          <th>Aims</th>
          <td>
            <ul>
              <li> To develop an understanding of hardware design and
                protocol verification by model checking as well as
                program verification by formalisms such as Hoare logics
                and separation logic </li>
              <li> To study model checking concepts such as temporal
                logic formulas, state space, reachability algorithms,
                automata theory, BDD algorithms, principles of hardware
                verification, and examine case studies with Promela and
                SPIN. </li>
              <li> To study program development and verification
                concepts like: assertions (pre- and post-conditions,
                invariants), Hoare logics and simple programming
                constructs, partial and total correctness, separation
                logic </li>
              <li>To discuss current research topics in hardware and
                software verification.</li>
            </ul>
          </td>
        </tr>
        <tr>
          <th>Objectives</th>
          <td> By the end of this module, a candidate will be able to
            <ul>
              <li> Understand the fundamental theory underlying hardware
                and software verification </li>
              <li> Appreciate the scope, potential and limitations of
                hardware and software specification and verification </li>
              <li> Be able to construct formal specifications for
                hardware and software systems, develop appropriate
                verification mechanisms and algorithms </li>
              <li> Utilise adequate tools and languages to formally
                verify hardware and software systems </li>
              <li> Develop his/her capacity to specify, analyse, verify
                and reason about different computing systems </li>
              <li>Have an understanding of current hardware and software
                verification research problems and topics</li>
            </ul>
          </td>
        </tr>
        <tr>
          <th>Content</th>
          <td>
            <ul>
              <li>Week 1: Introduction and automata-theoretic background</li>
              <li> Week 2-5: Automata-based and symbolic model checking
                (linear temporal logic, Buchi automata, BDDs, model
                checking algorithms) </li>
              <li>Week 6-10: Program verification based on theorem
                proving (Hoare logic, partial and total correctness
                semantics, interactive theorem proving, refinement,
                separation logic)</li>
            </ul>
          </td>
        </tr>
        <tr>
          <th>Teaching Method</th>
          <td>2 formal lectures plus 1 exercise/tutorial session per week.</td>
        </tr>
        <tr>
          <th>Feedback</th>
          <td>Weekly feedback is provided in the exercise/tutorial sessions.</td>
        </tr>
        <tr>
          <th>Recommended Reading</th>
          <td>A long list of reading material is available from the course web site.</td>
        </tr>
      </tbody>
    </table>
    <!-- footer -->
               	<!-- content end -->
			</td>
		</tr>
		</table>
		<!-- // Local Content -->
<!-- Footer -->
<div id="footer">
	<div id="footerLeft">
	  <ul>
	  <li>&nbsp;  Last modified: Tue Sep 11 11:47:29 2018.</li>
	  </ul>
	</div>
	<div id="footerRight">
	  <a href="mailto:com-webcontent@sheffield.ac.uk" accesskey="9" title="Access Key: 9">Report an Error</a>
	</div>
</div>
<!-- // Footer -->

</body>
</html>
