// Seed: 2094973428
module module_0;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_1 = 1;
  assign id_3 = 1'b0;
  specify
    (id_8 => id_9) = (1  : 1 != id_5#(
        .id_5(1),
        .id_2(1)
    ): 1'h0, id_8 == 1);
    specparam id_10 = 1;
  endspecify module_0();
endmodule
