

================================================================
== Vitis HLS Report for 'jacobi_1d_Pipeline_VITIS_LOOP_11_2'
================================================================
* Date:           Wed Apr  5 23:36:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        jacobi_1d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.253 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      199|      199|  0.995 us|  0.995 us|  199|  199|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_2  |      197|      197|         4|          2|          1|    98|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 1, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i_1, i7 99" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:11]   --->   Operation 14 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %for.inc19.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:11]   --->   Operation 16 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 17 'zext' 'i_cast1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_1, i2 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln12 = add i9 %shl_ln, i9 508" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 19 'add' 'add_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln12_1 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln12, i32 2, i32 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 20 'partselect' 'lshr_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 21 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 22 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%A_1_load = load i7 %A_1_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 23 'load' 'A_1_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr i32 %A_1, i64 0, i64 %i_cast1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 24 'getelementptr' 'A_1_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%A_1_load_1 = load i7 %A_1_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 25 'load' 'A_1_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln12_1 = add i7 %i_1, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 26 'add' 'add_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln12_2 = add i9 %shl_ln, i9 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 27 'add' 'add_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln12_2, i32 2, i32 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln11 = store i7 %add_ln12_1, i7 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:11]   --->   Operation 29 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%A_1_load = load i7 %A_1_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 30 'load' 'A_1_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%A_1_load_1 = load i7 %A_1_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 31 'load' 'A_1_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %lshr_ln" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 32 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr i32 %A_1, i64 0, i64 %zext_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 33 'getelementptr' 'A_1_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%A_1_load_2 = load i7 %A_1_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 34 'load' 'A_1_load_2' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.96>
ST_3 : Operation 35 [1/2] (1.23ns)   --->   "%A_1_load_2 = load i7 %A_1_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 35 'load' 'A_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_3 = add i32 %A_1_load, i32 %A_1_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 36 'add' 'add_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln12_4 = add i32 %add_ln12_3, i32 %A_1_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 37 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.25>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:6]   --->   Operation 38 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%shl_ln12 = shl i32 %add_ln12_4, i32 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 39 'shl' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln12 = sub i32 %shl_ln12, i32 %add_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 40 'sub' 'sub_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %i_cast1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 41 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %sub_ln12, i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:11]   --->   Operation 43 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
i_1               (load             ) [ 00000]
specpipeline_ln0  (specpipeline     ) [ 00000]
icmp_ln11         (icmp             ) [ 01100]
empty             (speclooptripcount) [ 00000]
br_ln11           (br               ) [ 00000]
i_cast1           (zext             ) [ 01111]
shl_ln            (bitconcatenate   ) [ 00000]
add_ln12          (add              ) [ 00000]
lshr_ln12_1       (partselect       ) [ 00000]
zext_ln12         (zext             ) [ 00000]
A_1_addr          (getelementptr    ) [ 00100]
A_1_addr_1        (getelementptr    ) [ 00100]
add_ln12_1        (add              ) [ 00000]
add_ln12_2        (add              ) [ 00000]
lshr_ln           (partselect       ) [ 00100]
store_ln11        (store            ) [ 00000]
A_1_load          (load             ) [ 01010]
A_1_load_1        (load             ) [ 01010]
zext_ln12_1       (zext             ) [ 00000]
A_1_addr_2        (getelementptr    ) [ 01010]
A_1_load_2        (load             ) [ 00000]
add_ln12_3        (add              ) [ 00000]
add_ln12_4        (add              ) [ 00101]
specloopname_ln6  (specloopname     ) [ 00000]
shl_ln12          (shl              ) [ 00000]
sub_ln12          (sub              ) [ 00000]
B_addr            (getelementptr    ) [ 00000]
store_ln12        (store            ) [ 00000]
br_ln11           (br               ) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="A_1_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
<pin id="67" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 A_1_load_1/1 A_1_load_2/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="A_1_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="7" slack="0"/>
<pin id="73" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_1_addr_2_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_2/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="B_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="7" slack="3"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln12_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln11_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_cast1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln12_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="lshr_ln12_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="5" slack="0"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln12_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln12_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln12_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln12_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lshr_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="5" slack="0"/>
<pin id="163" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln11_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln12_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln12_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_3/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln12_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln12_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln12/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln12_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln11_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_cast1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="3"/>
<pin id="211" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="A_1_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="A_1_addr_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="lshr_ln_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="1"/>
<pin id="226" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="229" class="1005" name="A_1_load_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load "/>
</bind>
</comp>

<comp id="234" class="1005" name="A_1_load_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="A_1_addr_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="add_ln12_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="103" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="131" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="150"><net_src comp="103" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="117" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="146" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="181"><net_src comp="59" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="192" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="201"><net_src comp="48" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="208"><net_src comp="106" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="112" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="217"><net_src comp="52" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="222"><net_src comp="69" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="227"><net_src comp="158" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="232"><net_src comp="59" pin="7"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="237"><net_src comp="59" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="242"><net_src comp="77" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="247"><net_src comp="182" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="192" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {4 }
 - Input state : 
	Port: jacobi_1d_Pipeline_VITIS_LOOP_11_2 : A_1 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln11 : 2
		br_ln11 : 3
		i_cast1 : 2
		shl_ln : 2
		add_ln12 : 3
		lshr_ln12_1 : 4
		zext_ln12 : 5
		A_1_addr : 6
		A_1_load : 7
		A_1_addr_1 : 3
		A_1_load_1 : 4
		add_ln12_1 : 2
		add_ln12_2 : 3
		lshr_ln : 4
		store_ln11 : 3
	State 2
		A_1_addr_2 : 1
		A_1_load_2 : 2
	State 3
		add_ln12_3 : 1
		add_ln12_4 : 2
	State 4
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln12_fu_125  |    0    |    16   |
|          |  add_ln12_1_fu_146 |    0    |    14   |
|    add   |  add_ln12_2_fu_152 |    0    |    16   |
|          |  add_ln12_3_fu_177 |    0    |    32   |
|          |  add_ln12_4_fu_182 |    0    |    32   |
|----------|--------------------|---------|---------|
|    sub   |   sub_ln12_fu_192  |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln11_fu_106  |    0    |    10   |
|----------|--------------------|---------|---------|
|          |   i_cast1_fu_112   |    0    |    0    |
|   zext   |  zext_ln12_fu_141  |    0    |    0    |
|          | zext_ln12_1_fu_173 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_117   |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect| lshr_ln12_1_fu_131 |    0    |    0    |
|          |   lshr_ln_fu_158   |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln12_fu_187  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   159   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|A_1_addr_1_reg_219|    7   |
|A_1_addr_2_reg_239|    7   |
| A_1_addr_reg_214 |    7   |
|A_1_load_1_reg_234|   32   |
| A_1_load_reg_229 |   32   |
|add_ln12_4_reg_244|   32   |
|  i_cast1_reg_209 |   64   |
|     i_reg_198    |    7   |
| icmp_ln11_reg_205|    1   |
|  lshr_ln_reg_224 |    7   |
+------------------+--------+
|       Total      |   196  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_59 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.952  ||    29   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   159  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   29   |
|  Register |    -   |   196  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   196  |   188  |
+-----------+--------+--------+--------+
