# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:53:25 on Oct 23,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.pc
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.instruction_decoder
# Loading __work.mux4_1
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.mux8_1
# Loading __work.register
# Loading __work.mux2_1
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left
# Loading __work.right
# Loading __work.add
# ** Error: (vsim-3033) Instantiation of 'branchCondition' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/x File: execute.v Line: 59
#         Searched libraries:
#             /home/chent/ece552/ece552_project/demo1/verilog/__work
# Loading __work.memory
# Loading __work.wb
# Error loading design
# End time: 17:53:25 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
