Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date              : Wed May 18 14:03:50 2016
| Host              : MarcusNotebook running 32-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file xillydemo_timing_summary_routed.rpt -rpx xillydemo_timing_summary_routed.rpx
| Design            : xillydemo
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.854        0.000                      0                12790        0.018        0.000                      0                12790        3.750        0.000                       0                  5142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk_fpga_1             {0.000 5.000}      10.000          100.000         
gclk                   {0.000 5.000}      10.000          100.000         
  vga_clk_ins/clk_fb   {0.000 20.000}     40.000          25.000          
  vga_clk_ins/clkout0  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                   2.446        0.000                      0                12397        0.018        0.000                      0                12397        3.750        0.000                       0                  4941  
gclk                         7.842        0.000                      0                    3        0.239        0.000                      0                    3        4.500        0.000                       0                     5  
  vga_clk_ins/clk_fb                                                                                                                                                    12.633        0.000                       0                     2  
  vga_clk_ins/clkout0        1.854        0.000                      0                  383        0.059        0.000                      0                  383        7.192        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_fpga_1           clk_fpga_1                 7.365        0.000                      0                    4        0.422        0.000                      0                    4  
**async_default**    vga_clk_ins/clkout0  vga_clk_ins/clkout0       12.897        0.000                      0                    3        0.655        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_19/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 1.014ns (13.599%)  route 6.442ns (86.401%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.447    10.277    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X46Y98         LUT3 (Prop_lut3_I0_O)        0.124    10.401 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_191/O
                         net (fo=1, routed)           0.000    10.401    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_19
    SLICE_X46Y98         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y98                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_19/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)        0.081    12.848    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_19
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_17/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 1.014ns (13.619%)  route 6.431ns (86.381%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.436    10.266    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X46Y98         LUT3 (Prop_lut3_I0_O)        0.124    10.390 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_171/O
                         net (fo=1, routed)           0.000    10.390    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_17
    SLICE_X46Y98         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y98                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_17/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)        0.077    12.844    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_17
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_12/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.014ns (13.837%)  route 6.314ns (86.163%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.319    10.149    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.124    10.273 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_121/O
                         net (fo=1, routed)           0.000    10.273    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_12
    SLICE_X45Y97         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X45Y97                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_12/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.029    12.796    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_12
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_14/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 1.014ns (13.842%)  route 6.311ns (86.158%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.316    10.146    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.124    10.270 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_141/O
                         net (fo=1, routed)           0.000    10.270    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_14
    SLICE_X45Y97         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X45Y97                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_14/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.031    12.798    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_14
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_22/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.014ns (13.788%)  route 6.340ns (86.212%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.345    10.175    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X46Y98         LUT3 (Prop_lut3_I0_O)        0.124    10.299 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_221/O
                         net (fo=1, routed)           0.000    10.299    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_22
    SLICE_X46Y98         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y98                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_22/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)        0.079    12.846    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_22
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_20/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 1.014ns (13.807%)  route 6.330ns (86.193%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.335    10.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X46Y98         LUT3 (Prop_lut3_I0_O)        0.124    10.289 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_201/O
                         net (fo=1, routed)           0.000    10.289    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_20
    SLICE_X46Y98         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y98                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_20/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)        0.079    12.846    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_20
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.014ns (13.790%)  route 6.339ns (86.210%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.344    10.174    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X46Y96         LUT3 (Prop_lut3_I0_O)        0.124    10.298 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_91/O
                         net (fo=1, routed)           0.000    10.298    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_9
    SLICE_X46Y96         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.478    12.657    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_9/C
                         clock pessimism              0.288    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)        0.079    12.870    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_9
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_18/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.014ns (13.928%)  route 6.266ns (86.072%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.271    10.101    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.124    10.225 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_181/O
                         net (fo=1, routed)           0.000    10.225    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_18
    SLICE_X45Y97         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X45Y97                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_18/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.032    12.799    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_18
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_15/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 1.014ns (13.937%)  route 6.261ns (86.063%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.266    10.096    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.124    10.220 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_151/O
                         net (fo=1, routed)           0.000    10.220    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_15
    SLICE_X45Y97         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.479    12.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X45Y97                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_15/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.031    12.798    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_15
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_16/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.014ns (13.913%)  route 6.274ns (86.087%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.651     2.945    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X46Y96                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_13/Q
                         net (fo=2, routed)           1.129     4.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read[13]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124     4.716 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]1/O
                         net (fo=1, routed)           0.956     5.672    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010[23]5/O
                         net (fo=3, routed)           1.910     7.707    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/n0010
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o1/O
                         net (fo=51, routed)          2.278    10.109    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/GND_3_o_GND_3_o_AND_8_o
    SLICE_X42Y98         LUT3 (Prop_lut3_I0_O)        0.124    10.233 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_161/O
                         net (fo=1, routed)           0.000    10.233    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/Mcount_left_to_read_eqn_16
    SLICE_X42Y98         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.480    12.659    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X42Y98                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_16/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X42Y98         FDRE (Setup_fdre_C_D)        0.077    12.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/left_to_read_16
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_DWs_last_write_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.524%)  route 0.207ns (59.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.548     0.884    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X51Y85                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length_5/Q
                         net (fo=1, routed)           0.207     1.232    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[5]
    SLICE_X49Y83         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_DWs_last_write_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.817     1.183    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X49Y83                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_DWs_last_write_5/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.066     1.214    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_DWs_last_write_5
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_14/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.555     0.891    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X33Y62                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_14/Q
                         net (fo=1, routed)           0.107     1.138    fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X2Y24         RAMB18E1                                     r  fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.865     1.231    fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y24                                                      r  fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.105    fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.546     0.882    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/Q
                         net (fo=128, routed)         0.147     1.169    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/A3
    SLICE_X36Y71         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.812     1.178    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/WCLK
    SLICE_X36Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X36Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.135    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.546     0.882    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/Q
                         net (fo=128, routed)         0.147     1.169    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/A3
    SLICE_X36Y71         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.812     1.178    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/WCLK
    SLICE_X36Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X36Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.135    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.546     0.882    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/Q
                         net (fo=128, routed)         0.147     1.169    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/A3
    SLICE_X36Y71         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.812     1.178    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/WCLK
    SLICE_X36Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X36Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.135    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.546     0.882    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_3/Q
                         net (fo=128, routed)         0.147     1.169    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/A3
    SLICE_X36Y71         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.812     1.178    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/WCLK
    SLICE_X36Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X36Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.135    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.557     0.893    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92                                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.116     1.149    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y91         SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.824     1.190    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91                                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.742%)  route 0.117ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.546     0.882    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/Q
                         net (fo=128, routed)         0.117     1.139    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/A4
    SLICE_X36Y71         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.812     1.178    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/WCLK
    SLICE_X36Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X36Y71         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.095    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.742%)  route 0.117ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.546     0.882    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/Q
                         net (fo=128, routed)         0.117     1.139    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/A4
    SLICE_X36Y71         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.812     1.178    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/WCLK
    SLICE_X36Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X36Y71         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.095    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.742%)  route 0.117ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.546     0.882    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_4/Q
                         net (fo=128, routed)         0.117     1.139    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/A4
    SLICE_X36Y71         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.812     1.178    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/WCLK
    SLICE_X36Y71                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X36Y71         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.095    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                          
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y26  audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y26  audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y28  audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK    
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y28  audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y26  fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK   
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y26  fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y24  fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y24  fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y32  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK                                                                                                                                                                           
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y32  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK                                                                                                                                                                           
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X30Y72  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61/DP/CLK                                                                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X30Y72  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61/SP/CLK                                                                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X30Y72  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62/DP/CLK                                                                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X30Y72  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62/SP/CLK                                                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/CLK                                                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/CLK                                                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/CLK                                                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/CLK                                                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X30Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61/DP/CLK                                                                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X30Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61/SP/CLK                                                                                                                                                                
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y68  demoarray_reg_0_31_4_4/SP/CLK                                                                                                                                                                                                                                
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y68  demoarray_reg_0_31_5_5/SP/CLK                                                                                                                                                                                                                                
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y68  demoarray_reg_0_31_6_6/SP/CLK                                                                                                                                                                                                                                
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y68  demoarray_reg_0_31_7_7/SP/CLK                                                                                                                                                                                                                                
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y95  litearray0_reg_0_31_0_0/SP/CLK                                                                                                                                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y95  litearray0_reg_0_31_1_1/SP/CLK                                                                                                                                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y95  litearray0_reg_0_31_2_2/SP/CLK                                                                                                                                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y95  litearray0_reg_0_31_3_3/SP/CLK                                                                                                                                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y94  litearray0_reg_0_31_4_4/SP/CLK                                                                                                                                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y94  litearray0_reg_0_31_5_5/SP/CLK                                                                                                                                                                                                                               



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        7.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.478ns (46.174%)  route 0.557ns (53.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.478     6.063 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.557     6.621    audio/p_0_in
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.626    15.109    audio/CLK
    OLOGIC_X0Y20                                                      r  audio/audio_mclk_reg/C
                         clock pessimism              0.394    15.503    
                         clock uncertainty           -0.035    15.467    
    OLOGIC_X0Y20         FDRE (Setup_fdre_C_D)       -1.005    14.462    audio/audio_mclk_reg
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.773%)  route 0.869ns (52.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.478     6.063 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.869     6.933    audio/p_0_in
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.317     7.250 r  audio/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    audio/n_0_clk_div[1]_i_1
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.645    15.128    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[1]/C
                         clock pessimism              0.457    15.585    
                         clock uncertainty           -0.035    15.550    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.118    15.668    audio/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.668    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.642ns (55.197%)  route 0.521ns (44.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.521     6.625    audio/n_0_clk_div_reg[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     6.749 r  audio/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.749    audio/n_0_clk_div[0]_i_1
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.645    15.128    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[0]/C
                         clock pessimism              0.457    15.585    
                         clock uncertainty           -0.035    15.550    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.077    15.627    audio/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  8.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     1.889    audio/n_0_clk_div_reg[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.043     1.932 r  audio/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    audio/n_0_clk_div[1]_i_1
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.883     2.077    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[1]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.131     1.693    audio/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.726 f  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     1.889    audio/n_0_clk_div_reg[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.934 r  audio/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    audio/n_0_clk_div[0]_i_1
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.883     2.077    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[0]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.120     1.682    audio/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.166%)  route 0.261ns (63.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/CLK
    SLICE_X0Y19                                                       r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.148     1.710 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.261     1.971    audio/p_0_in
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.880     2.074    audio/CLK
    OLOGIC_X0Y20                                                      r  audio/audio_mclk_reg/C
                         clock pessimism             -0.480     1.594    
    OLOGIC_X0Y20         FDRE (Hold_fdre_C_D)        -0.146     1.448    audio/audio_mclk_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                                                                                 
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y1   clk_100_IBUF_BUFG_inst/I                                                                            
Min Period        n/a     FDRE/C            n/a            1.474     10.000  8.526   OLOGIC_X0Y20    audio/audio_mclk_reg/C                                                                              
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1  
Min Period        n/a     FDRE/C            n/a            1.000     10.000  9.000   SLICE_X0Y19     audio/clk_div_reg[0]/C                                                                              
Min Period        n/a     FDRE/C            n/a            1.000     10.000  9.000   SLICE_X0Y19     audio/clk_div_reg[1]/C                                                                              
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1  
Low Pulse Width   Fast    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[0]/C                                                                              
Low Pulse Width   Fast    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[1]/C                                                                              
Low Pulse Width   Slow    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[0]/C                                                                              
Low Pulse Width   Slow    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[1]/C                                                                              
High Pulse Width  Fast    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[0]/C                                                                              
High Pulse Width  Fast    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[1]/C                                                                              
High Pulse Width  Slow    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[0]/C                                                                              
High Pulse Width  Slow    FDRE/C            n/a            0.500     5.000   4.500   SLICE_X0Y19     audio/clk_div_reg[1]/C                                                                              



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clk_fb
  To Clock:  vga_clk_ins/clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clk_fb
Waveform:           { 0 20 }
Period:             40.000
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                   
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    40.000  12.633   PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   40.000  120.000  PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[2]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 4.030ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.894     9.557    xillybus_ins/vga_clk
    OLOGIC_X1Y33                                                      r  xillybus_ins/vga_iob_ff[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y33         FDCE (Prop_fdce_C_Q)         0.472    10.029 r  xillybus_ins/vga_iob_ff[8]/Q
                         net (fo=1, routed)           0.001    10.030    vga4_green_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    13.588 r  vga4_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.588    vga4_green[2]
    AB21                                                              r  vga4_green[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[0]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 4.029ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.895     9.558    xillybus_ins/vga_clk
    OLOGIC_X1Y35                                                      r  xillybus_ins/vga_iob_ff[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         FDCE (Prop_fdce_C_Q)         0.472    10.030 r  xillybus_ins/vga_iob_ff[6]/Q
                         net (fo=1, routed)           0.001    10.031    vga4_green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    13.587 r  vga4_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.587    vga4_green[0]
    AB22                                                              r  vga4_green[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[1]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.895     9.558    xillybus_ins/vga_clk
    OLOGIC_X1Y36                                                      r  xillybus_ins/vga_iob_ff[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         FDCE (Prop_fdce_C_Q)         0.472    10.030 r  xillybus_ins/vga_iob_ff[7]/Q
                         net (fo=1, routed)           0.001    10.031    vga4_green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    13.578 r  vga4_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.578    vga4_green[1]
    AA22                                                              r  vga4_green[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.894     9.557    xillybus_ins/vga_clk
    OLOGIC_X1Y34                                                      r  xillybus_ins/vga_iob_ff[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         FDCE (Prop_fdce_C_Q)         0.472    10.029 r  xillybus_ins/vga_iob_ff[9]/Q
                         net (fo=1, routed)           0.001    10.030    vga4_green_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    13.577 r  vga4_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.577    vga4_green[3]
    AA21                                                              r  vga4_green[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_vsync
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 4.025ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.548ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.885     9.548    xillybus_ins/vga_clk
    OLOGIC_X1Y28                                                      r  xillybus_ins/vga_iob_ff[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         FDCE (Prop_fdce_C_Q)         0.472    10.020 r  xillybus_ins/vga_iob_ff[0]/Q
                         net (fo=1, routed)           0.001    10.021    vga_vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.553    13.574 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.574    vga_vsync
    Y19                                                               r  vga_vsync
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[0]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 4.010ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.561ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.898     9.561    xillybus_ins/vga_clk
    OLOGIC_X1Y39                                                      r  xillybus_ins/vga_iob_ff[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         FDCE (Prop_fdce_C_Q)         0.472    10.033 r  xillybus_ins/vga_iob_ff[10]/Q
                         net (fo=1, routed)           0.001    10.034    vga4_red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    13.571 r  vga4_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.571    vga4_red[0]
    V20                                                               r  vga4_red[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[2]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.550ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.887     9.550    xillybus_ins/vga_clk
    OLOGIC_X1Y29                                                      r  xillybus_ins/vga_iob_ff[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         FDCE (Prop_fdce_C_Q)         0.472    10.022 r  xillybus_ins/vga_iob_ff[4]/Q
                         net (fo=1, routed)           0.001    10.023    vga4_blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    13.570 r  vga4_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.570    vga4_blue[2]
    AB20                                                              r  vga4_blue[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[13]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 4.001ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.561ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.898     9.561    xillybus_ins/vga_clk
    OLOGIC_X1Y38                                                      r  xillybus_ins/vga_iob_ff[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         FDCE (Prop_fdce_C_Q)         0.472    10.033 r  xillybus_ins/vga_iob_ff[13]/Q
                         net (fo=1, routed)           0.001    10.034    vga4_red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    13.563 r  vga4_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.563    vga4_red[3]
    V18                                                               r  vga4_red[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_hsync
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 4.013ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.548ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.885     9.548    xillybus_ins/vga_clk
    OLOGIC_X1Y27                                                      r  xillybus_ins/vga_iob_ff[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         FDCE (Prop_fdce_C_Q)         0.472    10.020 r  xillybus_ins/vga_iob_ff[1]/Q
                         net (fo=1, routed)           0.001    10.021    vga_hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    13.562 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.562    vga_hsync
    AA19                                                              r  vga_hsync
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.550ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.887     9.550    xillybus_ins/vga_clk
    OLOGIC_X1Y30                                                      r  xillybus_ins/vga_iob_ff[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y30         FDCE (Prop_fdce_C_Q)         0.472    10.022 r  xillybus_ins/vga_iob_ff[5]/Q
                         net (fo=1, routed)           0.001    10.023    vga4_blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    13.559 r  vga4_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.559    vga4_blue[3]
    AB19                                                              r  vga4_blue[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  1.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/S
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.754%)  route 0.161ns (53.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.557     2.723    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X49Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram/Q
                         net (fo=2, routed)           0.161     3.025    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram
    SLICE_X51Y56         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/S
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.822     3.557    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X51Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
                         clock pessimism             -0.573     2.984    
    SLICE_X51Y56         FDSE (Hold_fdse_C_S)        -0.018     2.966    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/S
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.754%)  route 0.161ns (53.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.557     2.723    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X49Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram/Q
                         net (fo=2, routed)           0.161     3.025    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram
    SLICE_X51Y56         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/S
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.822     3.557    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X51Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/C
                         clock pessimism             -0.573     2.984    
    SLICE_X51Y56         FDSE (Hold_fdse_C_S)        -0.018     2.966    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.558     2.724    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X47Y53                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_3/Q
                         net (fo=2, routed)           0.098     2.964    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase[3]
    SLICE_X46Y53         LUT6 (Prop_lut6_I0_O)        0.045     3.009 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT4/O
                         net (fo=1, routed)           0.000     3.009    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT[3]
    SLICE_X46Y53         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.826     3.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X46Y53                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3/C
                         clock pessimism             -0.824     2.737    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     2.857    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.558     2.724    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X47Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_2/Q
                         net (fo=2, routed)           0.102     2.968    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase[2]
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.045     3.013 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT3/O
                         net (fo=1, routed)           0.000     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT[2]
    SLICE_X46Y54         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.826     3.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X46Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/C
                         clock pessimism             -0.824     2.737    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.121     2.858    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_5/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.288%)  route 0.225ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.554     2.720    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X52Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDSE (Prop_fdse_C_Q)         0.128     2.848 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/Q
                         net (fo=95, routed)          0.225     3.073    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset
    SLICE_X48Y56         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_5/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.826     3.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X48Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_5/C
                         clock pessimism             -0.573     2.988    
    SLICE_X48Y56         FDRE (Hold_fdre_C_R)        -0.071     2.917    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_5
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_8/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.288%)  route 0.225ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.554     2.720    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X52Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDSE (Prop_fdse_C_Q)         0.128     2.848 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/Q
                         net (fo=95, routed)          0.225     3.073    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset
    SLICE_X48Y56         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_8/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.826     3.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X48Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_8/C
                         clock pessimism             -0.573     2.988    
    SLICE_X48Y56         FDRE (Hold_fdre_C_R)        -0.071     2.917    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_8
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_9/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.288%)  route 0.225ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.554     2.720    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X52Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDSE (Prop_fdse_C_Q)         0.128     2.848 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset/Q
                         net (fo=95, routed)          0.225     3.073    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset
    SLICE_X48Y56         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_9/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.826     3.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X48Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_9/C
                         clock pessimism             -0.573     2.988    
    SLICE_X48Y56         FDRE (Hold_fdre_C_R)        -0.071     2.917    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_9
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.557     2.723    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X45Y57                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/Q
                         net (fo=1, routed)           0.110     2.974    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun
    SLICE_X45Y56         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.826     3.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X45Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/C
                         clock pessimism             -0.821     2.740    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.070     2.810    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.557     2.723    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X48Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_6/Q
                         net (fo=4, routed)           0.087     2.952    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin[6]
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.997 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT7/O
                         net (fo=1, routed)           0.000     2.997    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT[6]
    SLICE_X49Y54         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.826     3.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X49Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_6/C
                         clock pessimism             -0.825     2.736    
    SLICE_X49Y54         FDRE (Hold_fdre_C_D)         0.092     2.828    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_6
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.106%)  route 0.344ns (64.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.554     2.720    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X51Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDSE (Prop_fdse_C_Q)         0.141     2.861 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/Q
                         net (fo=6, routed)           0.344     3.205    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel[1]
    SLICE_X45Y52         LUT5 (Prop_lut5_I1_O)        0.045     3.250 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT81/O
                         net (fo=1, routed)           0.000     3.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT[7]
    SLICE_X45Y52         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.827     3.562    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X45Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
                         clock pessimism             -0.573     2.989    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.091     3.080    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                                                                                                                                                                                                                                            
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     15.385  12.809   RAMB18_X3Y23    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK                                                                                                                                                                                     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     15.385  12.809   RAMB18_X2Y20    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     BUFG/I              n/a            2.155     15.385  13.229   BUFGCTRL_X0Y0   xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I                                                                                                                                                                                                                                              
Min Period        n/a     FDCE/C              n/a            1.474     15.385  13.911   OLOGIC_X1Y28    xillybus_ins/vga_iob_ff[0]/C                                                                                                                                                                                                                                                                                                                   
Min Period        n/a     FDCE/C              n/a            1.474     15.385  13.911   OLOGIC_X1Y39    xillybus_ins/vga_iob_ff[10]/C                                                                                                                                                                                                                                                                                                                  
Min Period        n/a     FDCE/C              n/a            1.474     15.385  13.911   OLOGIC_X1Y40    xillybus_ins/vga_iob_ff[11]/C                                                                                                                                                                                                                                                                                                                  
Min Period        n/a     FDCE/C              n/a            1.474     15.385  13.911   OLOGIC_X1Y37    xillybus_ins/vga_iob_ff[12]/C                                                                                                                                                                                                                                                                                                                  
Min Period        n/a     FDCE/C              n/a            1.474     15.385  13.911   OLOGIC_X1Y38    xillybus_ins/vga_iob_ff[13]/C                                                                                                                                                                                                                                                                                                                  
Min Period        n/a     FDCE/C              n/a            1.474     15.385  13.911   OLOGIC_X1Y27    xillybus_ins/vga_iob_ff[1]/C                                                                                                                                                                                                                                                                                                                   
Min Period        n/a     FDCE/C              n/a            1.474     15.385  13.911   OLOGIC_X1Y31    xillybus_ins/vga_iob_ff[2]/C                                                                                                                                                                                                                                                                                                                   
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   15.385  144.615  PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0                                                                                                                                                                                                                                            
Low Pulse Width   Fast    FDSE/C              n/a            0.500     7.692   7.192    SLICE_X48Y93    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_0/C                                                                                                                                                                                                                                            
Low Pulse Width   Fast    FDSE/C              n/a            0.500     7.692   7.192    SLICE_X48Y93    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_1/C                                                                                                                                                                                                                                            
Low Pulse Width   Fast    FDSE/C              n/a            0.500     7.692   7.192    SLICE_X48Y93    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/C                                                                                                                                                                                                                                            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X45Y57    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C                                                                                                                                                                                                                                                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X49Y53    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_1/C                                                                                                                                                                                                                                              
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X48Y56    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_5/C                                                                                                                                                                                                                                              
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X48Y56    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_8/C                                                                                                                                                                                                                                              
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X48Y56    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_9/C                                                                                                                                                                                                                                              
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X49Y54    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_1/C                                                                                                                                                                                                                                            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X49Y55    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_5/C                                                                                                                                                                                                                                            
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X44Y53    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C                                                                                                                                                                                                                                                       
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X44Y55    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C                                                                                                                                                                                                                                              
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X46Y66    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C                                                                                                                                                                                                                                             
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X46Y66    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_1/C                                                                                                                                                                                                                                             
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X53Y92    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre_d_0/C                                                                                                                                                                                                                                               
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X53Y92    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre_d_1/C                                                                                                                                                                                                                                               
High Pulse Width  Fast    FDSE/C              n/a            0.500     7.692   7.192    SLICE_X48Y93    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_0/C                                                                                                                                                                                                                                            
High Pulse Width  Fast    FDSE/C              n/a            0.500     7.692   7.192    SLICE_X48Y93    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_1/C                                                                                                                                                                                                                                            
High Pulse Width  Fast    FDSE/C              n/a            0.500     7.692   7.192    SLICE_X48Y93    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/C                                                                                                                                                                                                                                            
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X45Y57    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C                                                                                                                                                                                                                                                    



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.629%)  route 1.519ns (72.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.693     2.987    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y60                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.812     4.255    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X27Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.379 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.707     5.086    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X27Y56         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.521    12.700    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    12.451    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.629%)  route 1.519ns (72.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.693     2.987    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y60                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.812     4.255    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X27Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.379 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.707     5.086    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X27Y56         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.521    12.700    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    12.451    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.826%)  route 0.609ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.698     2.992    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y58                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDPE (Prop_fdpe_C_Q)         0.456     3.448 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.609     4.057    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_d2
    SLICE_X28Y57         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.524    12.703    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X28Y57                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X28Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    12.454    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.655%)  route 0.521ns (53.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.698     2.992    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y58                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDPE (Prop_fdpe_C_Q)         0.456     3.448 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.521     3.969    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X28Y56         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        1.525    12.704    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    12.455    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  8.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.943%)  route 0.203ns (59.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.575     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y58                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.052 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.203     1.255    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X28Y56         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.844     1.210    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.928    
    SLICE_X28Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.833    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.968%)  route 0.212ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.575     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y58                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.052 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.212     1.263    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_d2
    SLICE_X28Y57         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.843     1.209    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X28Y57                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.282     0.927    
    SLICE_X28Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     0.832    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.227ns (35.566%)  route 0.411ns (64.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.572     0.908    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y59                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.156     1.192    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X27Y59         LUT2 (Prop_lut2_I0_O)        0.099     1.291 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.255     1.546    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X27Y56         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.843     1.209    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X27Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.227ns (35.566%)  route 0.411ns (64.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.572     0.908    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y59                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.156     1.192    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X27Y59         LUT2 (Prop_lut2_I0_O)        0.099     1.291 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.255     1.546    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X27Y56         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4944, routed)        0.843     1.209    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y56                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X27Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.897ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.642ns (32.355%)  route 1.342ns (67.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.536ns = ( 23.921 - 15.385 ) 
    Source Clock Delay      (SCD):    9.362ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.700     9.362    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y60                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     9.880 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.662    10.543    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.124    10.667 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680    11.347    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X29Y54         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.528    23.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.803    24.724    
                         clock uncertainty           -0.121    24.603    
    SLICE_X29Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    24.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.244    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 12.897    

Slack (MET) :             12.897ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.642ns (32.355%)  route 1.342ns (67.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.536ns = ( 23.921 - 15.385 ) 
    Source Clock Delay      (SCD):    9.362ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.700     9.362    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y60                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     9.880 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.662    10.543    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.124    10.667 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680    11.347    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X29Y54         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.528    23.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.803    24.724    
                         clock uncertainty           -0.121    24.603    
    SLICE_X29Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    24.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.244    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 12.897    

Slack (MET) :             12.897ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.642ns (32.355%)  route 1.342ns (67.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.536ns = ( 23.921 - 15.385 ) 
    Source Clock Delay      (SCD):    9.362ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.700     9.362    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y60                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     9.880 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.662    10.543    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.124    10.667 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680    11.347    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X29Y54         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         1.528    23.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.803    24.724    
                         clock uncertainty           -0.121    24.603    
    SLICE_X29Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    24.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.244    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 12.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.641%)  route 0.331ns (57.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.577     2.743    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y59                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDPE (Prop_fdpe_C_Q)         0.148     2.891 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.075     2.966    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X30Y59         LUT2 (Prop_lut2_I0_O)        0.098     3.064 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.256     3.320    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X29Y54         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.846     3.581    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.821     2.760    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     2.665    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.641%)  route 0.331ns (57.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.577     2.743    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y59                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDPE (Prop_fdpe_C_Q)         0.148     2.891 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.075     2.966    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X30Y59         LUT2 (Prop_lut2_I0_O)        0.098     3.064 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.256     3.320    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X29Y54         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.846     3.581    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.821     2.760    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     2.665    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.641%)  route 0.331ns (57.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.577     2.743    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y59                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDPE (Prop_fdpe_C_Q)         0.148     2.891 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.075     2.966    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X30Y59         LUT2 (Prop_lut2_I0_O)        0.098     3.064 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.256     3.320    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X29Y54         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=192, routed)         0.846     3.581    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y54                                                      r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.821     2.760    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     2.665    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.655    





