[
  {
    "name": "\n  譚巽言　Office Hours ",
    "email": "sytan@ntut.edu.tw",
    "latestUpdate": "2022-06-05 00:50:47",
    "objective": "最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之 VLSI 設計，使用 MSI 與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI 之設計與測試技巧，各種 CALD 軟體工具介紹。\n1.Algorithms for Optimization of combirational logic\n2.VLSI realizations of combination logic\n3.Multilevel logic using complex parts and cells.\n4.Components of sequential systems\n5.Synthesis of clock-mode sequential circuits.",
    "schedule": "Week 1     Review of Logic Design Fundamentals\nWeek 2-3   Introduction to Verilog\nWeek 4-6   Design Examples Discussion\nWeek 7-8   Introduction to Programmable Logic Devices\nWeek 9     Middle term examination\nWeek 10   State Machine Charts and Microprogramming\nWeek 11-12 Floating-Point Arithmetic\nWeek 13-14 Additional Topics in Verilog\nWeek 15    Designing with Field Programmable Gate Arrays\nWeek 16    Design of a RISC Microprocessor\nWeek 17    VLSI Realizations of Digital systems\nWeek 18    Final term examination",
    "scorePolicy": "Midterm Exam 100 points\nFinal Exam       100 points\nHomework        100 points\n----------------------------------\nFinal grade = Total / 3",
    "materials": "References:\n1. Charles Roth, Lizy Kurian John, and Byeong Kil Lee, Digital Systems Design Using Verilog, International Edition, 2016, Cengage Learning.\n2. M. Morris Mano, Charles R. Kime, and Tom Martin, Logic and Computer Design Fundamentals, 5th Edition, 2016, Pearson Prentice Hall.",
    "foreignLanguageTextbooks": true,
    "remarks": "同學如有加退選簽核或課程問題請 email: sytan@mail.ntut.edu.tw\n課程其他資料將透過 Line 群組公布"
  }
]
