#
# BCM56880 128x100g port configuration.
#
# configuration yaml file
#   device:
#       <unit>:
#           <table>:
#               ?
#                   <key_fld_1>: <value>
#                   <key_fld_2>: <value>
#                   ...
#                   <key_fld_n>: <value>
#               :
#                   <data_fld_1>: <value>
#                   <data_fld_2>: <value>
#                   ...
#                   <data_fld_n>: <value>
#
# $Copyright: (c) 2019 Broadcom.
# Broadcom Proprietary and Confidential. All rights reserved.$
#
---
device:
    0:
        DEVICE_CONFIG:
            # CORE CLOCK FREQUENCY
            CORE_CLK_FREQ: CLK_1350MHZ
            # PP CLOCK FREQUENCY
            PP_CLK_FREQ: CLK_1350MHZ
            VARIANT: DNA_4_11_4_0
...

---
component:
    trm_resources:
        max_entries: 32768
...

---
bcm_device:
    0:
        global:
            pktio_mode: 1
            vlan_flooding_l2mc_num_reserved: 0
            ipv6_lpm_128b_enable: 1
            shared_block_mask_section: uc_bc
            skip_protocol_default_entries: 1
            sai_tunnel_support : 1
            multi_network_groups : 1
            l3_alpm_template: 1
            sai_nbr_bcast_ifp_optimized: 1
            use_all_splithorizon_groups : 1
            riot_enable: 1
            riot_overlay_l3_intf_mem_size: 8192
            riot_overlay_l3_egress_mem_size: 32768
            l3_ecmp_levels: 2
            riot_overlay_ecmp_resilient_hash_size: 16384
            sai_feat_tail_timestamp : 1
            sai_port_phy_time_sync_en: 1
            sai_pfc_defaults_disable: 1
            mmu_init_config: "\"TD4-Ali\""
            sai_optimized_mmu: 1
            sai_verify_incoming_chksum: 0
            ipmc_age_mode: 1
            flexctr_action_reserved_ipmc_hitbit: 1
...

---
bcm_device:
    0:
        port:
            1:
                dport_map_port: 1
            2:
                dport_map_port: 2
            3:
                dport_map_port: 3
            4:
                dport_map_port: 4
            40:
                dport_map_port: 5
            41:
                dport_map_port: 6
            42:
                dport_map_port: 7
            43:
                dport_map_port: 8
            5:
                dport_map_port: 9
            6:
                dport_map_port: 10
            7:
                dport_map_port: 11
            8:
                dport_map_port: 12
            44:
                dport_map_port: 13
            45:
                dport_map_port: 14
            46:
                dport_map_port: 15
            47:
                dport_map_port: 16
            20:
                dport_map_port: 17
            21:
                dport_map_port: 18
            22:
                dport_map_port: 19
            23:
                dport_map_port: 20
            60:
                dport_map_port: 21
            61:
                dport_map_port: 22
            62:
                dport_map_port: 23
            63:
                dport_map_port: 24
            24:
                dport_map_port: 25
            25:
                dport_map_port: 26
            26:
                dport_map_port: 27
            27:
                dport_map_port: 28
            64:
                dport_map_port: 29
            65:
                dport_map_port: 30
            66:
                dport_map_port: 31
            67:
                dport_map_port: 32
            80:
                dport_map_port: 33
            81:
                dport_map_port: 34
            82:
                dport_map_port: 35
            83:
                dport_map_port: 36
            120:
                dport_map_port: 37
            121:
                dport_map_port: 38
            122:
                dport_map_port: 39
            123:
                dport_map_port: 40
            84:
                dport_map_port: 41
            85:
                dport_map_port: 42
            86:
                dport_map_port: 43
            87:
                dport_map_port: 44
            124:
                dport_map_port: 45
            125:
                dport_map_port: 46
            126:
                dport_map_port: 47
            127:
                dport_map_port: 48
            100:
                dport_map_port: 49
            101:
                dport_map_port: 50
            102:
                dport_map_port: 51
            103:
                dport_map_port: 52
            140:
                dport_map_port: 53
            141:
                dport_map_port: 54
            142:
                dport_map_port: 55
            143:
                dport_map_port: 56
            104:
                dport_map_port: 57
            105:
                dport_map_port: 58
            106:
                dport_map_port: 59
            107:
                dport_map_port: 60
            144:
                dport_map_port: 61
            145:
                dport_map_port: 62
            146:
                dport_map_port: 63
            147:
                dport_map_port: 64
            9:
                dport_map_port: 65
            10:
                dport_map_port: 66
            11:
                dport_map_port: 67
            12:
                dport_map_port: 68
            48:
                dport_map_port: 69
            49:
                dport_map_port: 70
            50:
                dport_map_port: 71
            51:
                dport_map_port: 72
            13:
                dport_map_port: 73
            14:
                dport_map_port: 74
            15:
                dport_map_port: 75
            16:
                dport_map_port: 76
            52:
                dport_map_port: 77
            53:
                dport_map_port: 78
            54:
                dport_map_port: 79
            55:
                dport_map_port: 80
            28:
                dport_map_port: 81
            29:
                dport_map_port: 82
            30:
                dport_map_port: 83
            31:
                dport_map_port: 84
            68:
                dport_map_port: 85
            69:
                dport_map_port: 86
            70:
                dport_map_port: 87
            71:
                dport_map_port: 88
            32:
                dport_map_port: 89
            33:
                dport_map_port: 90
            34:
                dport_map_port: 91
            35:
                dport_map_port: 92
            72:
                dport_map_port: 93
            73:
                dport_map_port: 94
            74:
                dport_map_port: 95
            75:
                dport_map_port: 96
            88:
                dport_map_port: 97
            89:
                dport_map_port: 98
            90:
                dport_map_port: 99
            91:
                dport_map_port: 100
            128:
                dport_map_port: 101
            129:
                dport_map_port: 102
            130:
                dport_map_port: 103
            131:
                dport_map_port: 104
            92:
                dport_map_port: 105
            93:
                dport_map_port: 106
            94:
                dport_map_port: 107
            95:
                dport_map_port: 108
            132:
                dport_map_port: 109
            133:
                dport_map_port: 110
            134:
                dport_map_port: 111
            135:
                dport_map_port: 112
            108:
                dport_map_port: 113
            109:
                dport_map_port: 114
            110:
                dport_map_port: 115
            111:
                dport_map_port: 116
            148:
                dport_map_port: 117
            149:
                dport_map_port: 118
            150:
                dport_map_port: 119
            151:
                dport_map_port: 120
            112:
                dport_map_port: 121
            113:
                dport_map_port: 122
            114:
                dport_map_port: 123
            115:
                dport_map_port: 124
            152:
                dport_map_port: 125
            153:
                dport_map_port: 126
            154:
                dport_map_port: 127
            155:
                dport_map_port: 128
            38:
                dport_map_port: 129
            78:
                dport_map_port: 130
            118:
                dport_map_port: 131
            158:
                dport_map_port: 132
...
---
device:
    0:
        PC_PM_CORE:
            ?
                PC_PM_ID: 2
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x7f
                TX_POLARITY_FLIP: 0x94
                RX_LANE_MAP: 0x64751302
                TX_LANE_MAP: 0x65704312
            ?
                PC_PM_ID: 10
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0xfa
                RX_LANE_MAP: 0x01674352
                TX_LANE_MAP: 0x13027654
            ?
                PC_PM_ID: 1
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x0
                TX_POLARITY_FLIP: 0x5d
                RX_LANE_MAP: 0x31206475
                TX_LANE_MAP: 0x01235467
            ?
                PC_PM_ID: 9
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x6e
                RX_LANE_MAP: 0x74652031
                TX_LANE_MAP: 0x57643102
            ?
                PC_PM_ID: 6
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x40
                RX_LANE_MAP: 0x46570213
                TX_LANE_MAP: 0x76543201
            ?
                PC_PM_ID: 14
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xab
                TX_POLARITY_FLIP: 0xf7
                RX_LANE_MAP: 0x27360514
                TX_LANE_MAP: 0x20314567
            ?
                PC_PM_ID: 5
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x22
                RX_LANE_MAP: 0x57461203
                TX_LANE_MAP: 0x76542301
            ?
                PC_PM_ID: 13
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0xdd
                RX_LANE_MAP: 0x47560213
                TX_LANE_MAP: 0x76451320
            ?
                PC_PM_ID: 18
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x92
                RX_LANE_MAP: 0x64751302
                TX_LANE_MAP: 0x67501432
            ?
                PC_PM_ID: 26
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x20
                RX_LANE_MAP: 0x75642130
                TX_LANE_MAP: 0x57642301
            ?
                PC_PM_ID: 17
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x0
                TX_POLARITY_FLIP: 0x4e
                RX_LANE_MAP: 0x21306574
                TX_LANE_MAP: 0x21406375
            ?
                PC_PM_ID: 25
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x37
                TX_POLARITY_FLIP: 0xac
                RX_LANE_MAP: 0x25613074
                TX_LANE_MAP: 0x72405163
            ?
                PC_PM_ID: 22
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xdf
                TX_POLARITY_FLIP: 0x80
                RX_LANE_MAP: 0x47560213
                TX_LANE_MAP: 0x67453102
            ?
                PC_PM_ID: 30
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x40
                RX_LANE_MAP: 0x64753021
                TX_LANE_MAP: 0x76345102
            ?
                PC_PM_ID: 21
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xcc
                TX_POLARITY_FLIP: 0xeb
                RX_LANE_MAP: 0x46021753
                TX_LANE_MAP: 0x73210654
            ?
                PC_PM_ID: 29
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xe7
                TX_POLARITY_FLIP: 0x54
                RX_LANE_MAP: 0x73625041
                TX_LANE_MAP: 0x56371204
            ?
                PC_PM_ID: 4
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x0
                TX_POLARITY_FLIP: 0xc0
                RX_LANE_MAP: 0x76543210
                TX_LANE_MAP: 0x67543102
            ?
                PC_PM_ID: 12
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0xe8
                RX_LANE_MAP: 0x46570312
                TX_LANE_MAP: 0x72530614
            ?
                PC_PM_ID: 3
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xdf
                TX_POLARITY_FLIP: 0x2d
                RX_LANE_MAP: 0x60514273
                TX_LANE_MAP: 0x45670213
            ?
                PC_PM_ID: 11
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x6e
                RX_LANE_MAP: 0x74652031
                TX_LANE_MAP: 0x57643102
            ?
                PC_PM_ID: 8
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x00
                TX_POLARITY_FLIP: 0x89
                RX_LANE_MAP: 0x04152736
                TX_LANE_MAP: 0x40526173
            ?
                PC_PM_ID: 16
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x0
                TX_POLARITY_FLIP: 0xff
                RX_LANE_MAP: 0x13025746
                TX_LANE_MAP: 0x35104276
            ?
                PC_PM_ID: 7
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x52
                RX_LANE_MAP: 0x57461203
                TX_LANE_MAP: 0x57643102
            ?
                PC_PM_ID: 15
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xfd
                TX_POLARITY_FLIP: 0x35
                RX_LANE_MAP: 0x47563120
                TX_LANE_MAP: 0x57063421
            ?
                PC_PM_ID: 20
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0xea
                RX_LANE_MAP: 0x37261540
                TX_LANE_MAP: 0x27654310
            ?
                PC_PM_ID: 28
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x44
                RX_LANE_MAP: 0x75643120
                TX_LANE_MAP: 0x76532401
            ?
                PC_PM_ID: 19
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x05
                TX_POLARITY_FLIP: 0xab
                RX_LANE_MAP: 0x05143726
                TX_LANE_MAP: 0x20317456
            ?
                PC_PM_ID: 27
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x6a
                RX_LANE_MAP: 0x74652031
                TX_LANE_MAP: 0x57643201
            ?
                PC_PM_ID: 24
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0xa0
                RX_LANE_MAP: 0x46570213
                TX_LANE_MAP: 0x67354102
            ?
                PC_PM_ID: 32
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x0
                TX_POLARITY_FLIP: 0xff
                RX_LANE_MAP: 0x02134657
                TX_LANE_MAP: 0x02314567
            ?
                PC_PM_ID: 23
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0x8c
                TX_POLARITY_FLIP: 0x0f
                RX_LANE_MAP: 0x14506723
                TX_LANE_MAP: 0x03152674
            ?
                PC_PM_ID: 31
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_POLARITY_FLIP: 0xff
                TX_POLARITY_FLIP: 0x98
                RX_LANE_MAP: 0x46573120
                TX_LANE_MAP: 0x75462013
            ?
                PC_PM_ID: 33
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x3012
                TX_LANE_MAP: 0x2031
                RX_POLARITY_FLIP: 0x0d
                TX_POLARITY_FLIP: 0x02
...
---
device:
    0:
        PC_PORT_PHYS_MAP:
            ?
                # CPU port
                PORT_ID: 0
            :
                PC_PHYS_PORT_ID: 0
            ?
                PORT_ID: 1
            :
                PC_PHYS_PORT_ID: 15
            ?
                PORT_ID: 2
            :
                PC_PHYS_PORT_ID: 13
            ?
                PORT_ID: 3
            :
                PC_PHYS_PORT_ID: 9
            ?
                PORT_ID: 4
            :
                PC_PHYS_PORT_ID: 11
            ?
                PORT_ID: 40
            :
                PC_PHYS_PORT_ID: 75
            ?
                PORT_ID: 41
            :
                PC_PHYS_PORT_ID: 73
            ?
                PORT_ID: 42
            :
                PC_PHYS_PORT_ID: 77
            ?
                PORT_ID: 43
            :
                PC_PHYS_PORT_ID: 79
            ?
                PORT_ID: 5
            :
                PC_PHYS_PORT_ID: 7
            ?
                PORT_ID: 6
            :
                PC_PHYS_PORT_ID: 5
            ?
                PORT_ID: 7
            :
                PC_PHYS_PORT_ID: 1
            ?
                PORT_ID: 8
            :
                PC_PHYS_PORT_ID: 3
            ?
                PORT_ID: 44
            :
                PC_PHYS_PORT_ID: 67
            ?
                PORT_ID: 45
            :
                PC_PHYS_PORT_ID: 65
            ?
                PORT_ID: 46
            :
                PC_PHYS_PORT_ID: 69
            ?
                PORT_ID: 47
            :
                PC_PHYS_PORT_ID: 71
            ?
                PORT_ID: 20
            :
                PC_PHYS_PORT_ID: 47
            ?
                PORT_ID: 21
            :
                PC_PHYS_PORT_ID: 45
            ?
                PORT_ID: 22
            :
                PC_PHYS_PORT_ID: 41
            ?
                PORT_ID: 23
            :
                PC_PHYS_PORT_ID: 43
            ?
                PORT_ID: 60
            :
                PC_PHYS_PORT_ID: 107
            ?
                PORT_ID: 61
            :
                PC_PHYS_PORT_ID: 105
            ?
                PORT_ID: 62
            :
                PC_PHYS_PORT_ID: 109
            ?
                PORT_ID: 63
            :
                PC_PHYS_PORT_ID: 111
            ?
                PORT_ID: 24
            :
                PC_PHYS_PORT_ID: 39
            ?
                PORT_ID: 25
            :
                PC_PHYS_PORT_ID: 37
            ?
                PORT_ID: 26
            :
                PC_PHYS_PORT_ID: 33
            ?
                PORT_ID: 27
            :
                PC_PHYS_PORT_ID: 35
            ?
                PORT_ID: 64
            :
                PC_PHYS_PORT_ID: 99
            ?
                PORT_ID: 65
            :
                PC_PHYS_PORT_ID: 97
            ?
                PORT_ID: 66
            :
                PC_PHYS_PORT_ID: 101
            ?
                PORT_ID: 67
            :
                PC_PHYS_PORT_ID: 103
            ?
                PORT_ID: 80
            :
                PC_PHYS_PORT_ID: 143
            ?
                PORT_ID: 81
            :
                PC_PHYS_PORT_ID: 141
            ?
                PORT_ID: 82
            :
                PC_PHYS_PORT_ID: 137
            ?
                PORT_ID: 83
            :
                PC_PHYS_PORT_ID: 139
            ?
                PORT_ID: 120
            :
                PC_PHYS_PORT_ID: 203
            ?
                PORT_ID: 121
            :
                PC_PHYS_PORT_ID: 201
            ?
                PORT_ID: 122
            :
                PC_PHYS_PORT_ID: 205
            ?
                PORT_ID: 123
            :
                PC_PHYS_PORT_ID: 207
            ?
                PORT_ID: 84
            :
                PC_PHYS_PORT_ID: 135
            ?
                PORT_ID: 85
            :
                PC_PHYS_PORT_ID: 133
            ?
                PORT_ID: 86
            :
                PC_PHYS_PORT_ID: 129
            ?
                PORT_ID: 87
            :
                PC_PHYS_PORT_ID: 131
            ?
                PORT_ID: 124
            :
                PC_PHYS_PORT_ID: 195
            ?
                PORT_ID: 125
            :
                PC_PHYS_PORT_ID: 193
            ?
                PORT_ID: 126
            :
                PC_PHYS_PORT_ID: 197
            ?
                PORT_ID: 127
            :
                PC_PHYS_PORT_ID: 199
            ?
                PORT_ID: 100
            :
                PC_PHYS_PORT_ID: 175
            ?
                PORT_ID: 101
            :
                PC_PHYS_PORT_ID: 173
            ?
                PORT_ID: 102
            :
                PC_PHYS_PORT_ID: 169
            ?
                PORT_ID: 103
            :
                PC_PHYS_PORT_ID: 171
            ?
                PORT_ID: 140
            :
                PC_PHYS_PORT_ID: 235
            ?
                PORT_ID: 141
            :
                PC_PHYS_PORT_ID: 233
            ?
                PORT_ID: 142
            :
                PC_PHYS_PORT_ID: 237
            ?
                PORT_ID: 143
            :
                PC_PHYS_PORT_ID: 239
            ?
                PORT_ID: 104
            :
                PC_PHYS_PORT_ID: 167
            ?
                PORT_ID: 105
            :
                PC_PHYS_PORT_ID: 165
            ?
                PORT_ID: 106
            :
                PC_PHYS_PORT_ID: 161
            ?
                PORT_ID: 107
            :
                PC_PHYS_PORT_ID: 163
            ?
                PORT_ID: 144
            :
                PC_PHYS_PORT_ID: 227
            ?
                PORT_ID: 145
            :
                PC_PHYS_PORT_ID: 225
            ?
                PORT_ID: 146
            :
                PC_PHYS_PORT_ID: 229
            ?
                PORT_ID: 147
            :
                PC_PHYS_PORT_ID: 231
            ?
                PORT_ID: 9
            :
                PC_PHYS_PORT_ID: 31
            ?
                PORT_ID: 10
            :
                PC_PHYS_PORT_ID: 29
            ?
                PORT_ID: 11
            :
                PC_PHYS_PORT_ID: 25
            ?
                PORT_ID: 12
            :
                PC_PHYS_PORT_ID: 27
            ?
                PORT_ID: 48
            :
                PC_PHYS_PORT_ID: 91
            ?
                PORT_ID: 49
            :
                PC_PHYS_PORT_ID: 89
            ?
                PORT_ID: 50
            :
                PC_PHYS_PORT_ID: 93
            ?
                PORT_ID: 51
            :
                PC_PHYS_PORT_ID: 95
            ?
                PORT_ID: 13
            :
                PC_PHYS_PORT_ID: 23
            ?
                PORT_ID: 14
            :
                PC_PHYS_PORT_ID: 21
            ?
                PORT_ID: 15
            :
                PC_PHYS_PORT_ID: 17
            ?
                PORT_ID: 16
            :
                PC_PHYS_PORT_ID: 19
            ?
                PORT_ID: 52
            :
                PC_PHYS_PORT_ID: 83
            ?
                PORT_ID: 53
            :
                PC_PHYS_PORT_ID: 81
            ?
                PORT_ID: 54
            :
                PC_PHYS_PORT_ID: 85
            ?
                PORT_ID: 55
            :
                PC_PHYS_PORT_ID: 87
            ?
                PORT_ID: 28
            :
                PC_PHYS_PORT_ID: 63
            ?
                PORT_ID: 29
            :
                PC_PHYS_PORT_ID: 61
            ?
                PORT_ID: 30
            :
                PC_PHYS_PORT_ID: 57
            ?
                PORT_ID: 31
            :
                PC_PHYS_PORT_ID: 59
            ?
                PORT_ID: 68
            :
                PC_PHYS_PORT_ID: 123
            ?
                PORT_ID: 69
            :
                PC_PHYS_PORT_ID: 121
            ?
                PORT_ID: 70
            :
                PC_PHYS_PORT_ID: 125
            ?
                PORT_ID: 71
            :
                PC_PHYS_PORT_ID: 127
            ?
                PORT_ID: 32
            :
                PC_PHYS_PORT_ID: 55
            ?
                PORT_ID: 33
            :
                PC_PHYS_PORT_ID: 53
            ?
                PORT_ID: 34
            :
                PC_PHYS_PORT_ID: 49
            ?
                PORT_ID: 35
            :
                PC_PHYS_PORT_ID: 51
            ?
                PORT_ID: 72
            :
                PC_PHYS_PORT_ID: 115
            ?
                PORT_ID: 73
            :
                PC_PHYS_PORT_ID: 113
            ?
                PORT_ID: 74
            :
                PC_PHYS_PORT_ID: 117
            ?
                PORT_ID: 75
            :
                PC_PHYS_PORT_ID: 119
            ?
                PORT_ID: 88
            :
                PC_PHYS_PORT_ID: 159
            ?
                PORT_ID: 89
            :
                PC_PHYS_PORT_ID: 157
            ?
                PORT_ID: 90
            :
                PC_PHYS_PORT_ID: 153
            ?
                PORT_ID: 91
            :
                PC_PHYS_PORT_ID: 155
            ?
                PORT_ID: 128
            :
                PC_PHYS_PORT_ID: 219
            ?
                PORT_ID: 129
            :
                PC_PHYS_PORT_ID: 217
            ?
                PORT_ID: 130
            :
                PC_PHYS_PORT_ID: 221
            ?
                PORT_ID: 131
            :
                PC_PHYS_PORT_ID: 223
            ?
                PORT_ID: 92
            :
                PC_PHYS_PORT_ID: 151
            ?
                PORT_ID: 93
            :
                PC_PHYS_PORT_ID: 149
            ?
                PORT_ID: 94
            :
                PC_PHYS_PORT_ID: 145
            ?
                PORT_ID: 95
            :
                PC_PHYS_PORT_ID: 147
            ?
                PORT_ID: 132
            :
                PC_PHYS_PORT_ID: 211
            ?
                PORT_ID: 133
            :
                PC_PHYS_PORT_ID: 209
            ?
                PORT_ID: 134
            :
                PC_PHYS_PORT_ID: 213
            ?
                PORT_ID: 135
            :
                PC_PHYS_PORT_ID: 215
            ?
                PORT_ID: 108
            :
                PC_PHYS_PORT_ID: 191
            ?
                PORT_ID: 109
            :
                PC_PHYS_PORT_ID: 189
            ?
                PORT_ID: 110
            :
                PC_PHYS_PORT_ID: 185
            ?
                PORT_ID: 111
            :
                PC_PHYS_PORT_ID: 187
            ?
                PORT_ID: 148
            :
                PC_PHYS_PORT_ID: 251
            ?
                PORT_ID: 149
            :
                PC_PHYS_PORT_ID: 249
            ?
                PORT_ID: 150
            :
                PC_PHYS_PORT_ID: 253
            ?
                PORT_ID: 151
            :
                PC_PHYS_PORT_ID: 255
            ?
                PORT_ID: 112
            :
                PC_PHYS_PORT_ID: 183
            ?
                PORT_ID: 113
            :
                PC_PHYS_PORT_ID: 181
            ?
                PORT_ID: 114
            :
                PC_PHYS_PORT_ID: 177
            ?
                PORT_ID: 115
            :
                PC_PHYS_PORT_ID: 179
            ?
                PORT_ID: 152
            :
                PC_PHYS_PORT_ID: 243
            ?
                PORT_ID: 153
            :
                PC_PHYS_PORT_ID: 241
            ?
                PORT_ID: 154
            :
                PC_PHYS_PORT_ID: 245
            ?
                PORT_ID: 155
            :
                PC_PHYS_PORT_ID: 247
            ?
                # Management port 0 (Pipe 1)
                PORT_ID: 38
            :
                PC_PHYS_PORT_ID: 257
            ?
                # Management port 1 (Pipe 3)
                PORT_ID: 78
            :
                PC_PHYS_PORT_ID: 258
            ?
                # Management port 2 (Pipe 5)
                PORT_ID: 118
            :
                PC_PHYS_PORT_ID: 259
            ?
                # Management port 3 (Pipe 7)
                PORT_ID: 158
            :
                PC_PHYS_PORT_ID: 260
...
---
device:
    0:
        PC_PORT:
            ?
                PORT_ID: 0
            :
                &port_mode_10g
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
            ?
                PORT_ID: [[1, 16],
                          [20, 35],
                          [40, 55],
                          [60, 75],
                          [80, 95],
                          [100, 115],
                          [120, 135],
                          [140, 155]]
            :
                &port_mode_100g
                ENABLE: 0
                SPEED: 100000
                NUM_LANES: 2
                FEC_MODE: PC_FEC_RS544
                MAX_FRAME_SIZE: 9416
                LINK_TRAINING: 0
            ?
                PORT_ID: [38,     # Management port 0 (Pipe 1)
                          78,     # Management port 1 (Pipe 3)
                          118,    # Management port 2 (Pipe 5)
                          158]    # Management port 3 (Pipe 7)
            :
                &port_mode_10g_xfi
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
                MAX_FRAME_SIZE: 9416
...
---
device:
    0:
        SER_CONFIG:
            SER_LOG_DEPTH: 10
            SER_ENABLE: 1
            MESSAGE_Q_DEPTH: 8

        FP_CONFIG:
            FP_ING_OPERMODE: GLOBAL_PIPE_AWARE

        TM_SCHEDULER_CONFIG:
            NUM_MC_Q: NUM_MC_Q_4

        # Per pipe flex counter configuration
        CTR_EFLEX_CONFIG:
            CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE: 0
            CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE: 0

        # Lossy vs Lossless mode
        TM_THD_CONFIG:
            THRESHOLD_MODE: LOSSY
            SKIP_BUFFER_RESERVATION: 1

        # Zero out all mins
#        TM_THD_UC_Q:
#            ?
#                PORT_ID: [[1, 16], [20, 35], [38],
#                          [40, 55], [60, 75], [78],
#                          [80, 95], [100, 115], [118],
#                          [120, 135], [140, 155], [158]]
#                TM_UC_Q_ID: [[0, 7]]
#            :
#                MIN_GUARANTEE_CELLS: 0

        TM_THD_MC_Q:
            ?
                PORT_ID: 0
                TM_MC_Q_ID: [[8, 47]]
            :
                MIN_GUARANTEE_CELLS: 0
#            ?
#                PORT_ID: [[1, 16], [20, 35], [38],
#                          [40, 55], [60, 75], [78],
#                          [80, 95], [100, 115], [118],
#                          [120, 135], [140, 155], [158]]
#                TM_MC_Q_ID: [[0, 3]]
#            :
#                MIN_GUARANTEE_CELLS: 0

#        TM_THD_Q_GRP:
#            ?
#                PORT_ID: [[0],
#                          [1, 16], [20, 35], [38],
#                          [40, 55], [60, 75], [78],
#                          [80, 95], [100, 115], [118],
#                          [120, 135], [140, 155], [158]]
#            :
#                UC_Q_GRP_MIN_GUARANTEE_CELLS: 0
#                MC_Q_GRP_MIN_GUARANTEE_CELLS: 0

        ###
        ### Start ingress configuration
        ###
        # MMU configurations
        # -----------------------
        # TM_ING_(UC/NON_UC)_ING_PRI_MAP
        #   TM_ING_UC_ING_PRI_MAP_ID  : MMU_THDI_(UC/NONUC)_INPPRI_PG_PROFILE.__INDEX;
        #   ING_PRI                   : INPPRI<int_pri>_PG
        #   TM_PRI_GRP_ID             : <pg_num>
        TM_ING_UC_ING_PRI_MAP:
            ?
                TM_ING_UC_ING_PRI_MAP_ID: 0
                ING_PRI: [[8, 15]]
            :
                TM_PRI_GRP_ID: 0
            ?
                TM_ING_UC_ING_PRI_MAP_ID: 1
                ING_PRI: [[0, 7]]
            :
                TM_PRI_GRP_ID: 7

        TM_ING_NONUC_ING_PRI_MAP:
            ?
                TM_ING_NONUC_ING_PRI_MAP_ID: 0
                ING_PRI: [[8, 15]]
            :
                TM_PRI_GRP_ID: 0
            ?
                TM_ING_NONUC_ING_PRI_MAP_ID: 1
                ING_PRI: [[0, 7]]
            :
                TM_PRI_GRP_ID: 7

        # Associate the ingress priority groups with the shared and
        # headroom pools using the following:
        # -----------------------
        # TM_PRI_GRP_POOL_MAP
        #   TM_PRI_GRP_POOL_MAP_ID  : MMU_THDI_PG_PROFILE.__INDEX;
        #   TM_PRI_GRP_ID           : PG<pg_num>  -+
        #   TM_ING_SERVICE_POOL_ID  : SPID        -+----> PG<pg_num>_SPID
        #   TM_HEADROOM_POOL_ID     : HPID        -+----> PG<pg_num>_HPID
        TM_PRI_GRP_POOL_MAP:
            ?
                TM_PRI_GRP_POOL_MAP_ID: 0
                TM_PRI_GRP_ID: [[0, 6]]
            :
                TM_ING_SERVICE_POOL_ID: 0
                TM_HEADROOM_POOL_ID: 0
            ?
                TM_PRI_GRP_POOL_MAP_ID: 0
                TM_PRI_GRP_ID: [7]
            :
                TM_ING_SERVICE_POOL_ID: 1
                TM_HEADROOM_POOL_ID: 1

        # -----------------------
        # TM_PFC_PRI_TO_PRI_GRP_MAP
        #   TM_PFC_PRI_TO_PRI_GRP_MAP_ID    : MMU_THDI_PFCPRI_PG_PROFILE.__INDEX;
        #   PFC_PRI                         : PFCPRI<pri_num>_PG
        #   TM_PRI_GRP_ID                   : <pg_num>
#        TM_PFC_PRI_TO_PRI_GRP_MAP:
#            ?
#                TM_PFC_PRI_TO_PRI_GRP_MAP_ID: 0
#                PFC_PRI: [[0, 4]]
#            :
#                TM_PRI_GRP_ID: 0
#            ?
#                TM_PFC_PRI_TO_PRI_GRP_MAP_ID: 0
#                PFC_PRI: [5]
#            :
#                TM_PRI_GRP_ID: 5
#            ?
#                TM_PFC_PRI_TO_PRI_GRP_MAP_ID: 0
#                PFC_PRI: [[6, 7]]
#            :
#                TM_PRI_GRP_ID: 0

        # Associate all ingress ports with the input priority -> PG mapping
        # and PG -> pool mapping profiles defined above
        # -----------------------
        # TM_ING_PORT  (MMU_THDI_ING_PORT_CONFIG)
        #   ING_PRI_MAP_ID : INPPRI_PROFILE_SEL;   (point to TM_ING_(UC/NON_UC)_ING_PRI_MAP)
        #   PRI_GRP_MAP_ID : PG_PROFILE_SEL;       (point to TM_PRI_GRP_POOL_MAP/TM_PFC_PRI_TO_PRI_GRP_MAP)
        #   PRI_GRP_IS_LOSSLESS: PG_IS_LOSSLESS;
        #
        TM_ING_PORT:
            ?
                PORT_ID: [0]
            :
                ING_PRI_MAP_ID: 1
                PRI_GRP_MAP_ID: 0
                PAUSE: 0
#            ?
#                PORT_ID: [[1, 16], [20, 35], [38],
#                          [40, 55], [60, 75], [78],
#                          [80, 95], [100, 115], [118],
#                          [120, 135], [140, 155], [158]]
#            :
#                ING_PRI_MAP_ID: 0
#                PRI_GRP_MAP_ID: 0
#                PAUSE: 0                        # MMU_THDI_ING_PORT_CONFIGr     PAUSE_ENABLEf

        # Per Port Registers : Input Port Thresholds
        # Disable lossless and indicate that PG-level min accounting is enabled for all ports
        TM_ING_PORT_PRI_GRP:
            ?
                PORT_ID: [0,
                          [1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_PRI_GRP_ID: [[0, 7]]
            :
                PFC: 0                          # MMU_THDI_ING_PORT_CONFIGr     PFC_PG_ENABLEf
                LOSSLESS: 0                     # MMU_THDI_ING_PORT_CONFIGr     PG_IS_LOSSLESSf
                ING_MIN_MODE: USE_PRI_GRP_MIN   # MMU_THDI_PORT_PG_MIN_CONFIGm  PG0~7_USE_PORTSP_MINf

        # Configure the PGs for each port.  All ports should have no min guarantee,
        # no headroom, and a static shared size equal to the size of the ingress
        # shared pool that their PGs are using
        TM_ING_THD_PORT_PRI_GRP:
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_PRI_GRP_ID: [7]
            :
                MIN_GUARANTEE_CELLS: 0              # MMU_THDI_PORT_PG_MIN_CONFIG       PG[0..7]_MIN_LIMIT
                HEADROOM_LIMIT_CELLS: 0             # MMU_THDI_PORT_PG_HDRM_CONFIG      PG[0..7]_HDRM_LIMIT
                DYNAMIC_SHARED_LIMITS: 0            # MMU_THDI_PORT_PG_SHARED_CONFIG    PG[0..7]_SHARED_DYNAMIC
#                SHARED_LIMIT_DYNAMIC: 0            # MMU_THDI_PORT_PG_SHARED_CONFIG    PG[0..7]_SHARED_LIMIT (alpha)
                SHARED_LIMIT_CELLS_STATIC: 265252   # MMU_THDI_PORT_PG_SHARED_CONFIG    PG[0..7]_SHARED_LIMIT
#                RESUME_OFFSET_CELLS: 0              # MMU_THDI_PORT_PG_RESUME_CONFIG    PG[0..7]_RESET_OFFSET
#                RESUME_FLOOR_CELLS: 0               # MMU_THDI_PORT_PG_RESUME_CONFIG    PG[0..7]_RESET_FLOOR
            ?
                PORT_ID: [0]
                TM_PRI_GRP_ID: [[0, 7]]
            :
                MIN_GUARANTEE_CELLS: 0
                HEADROOM_LIMIT_CELLS: 0
                DYNAMIC_SHARED_LIMITS: 0
#                SHARED_LIMIT_DYNAMIC: 0
                SHARED_LIMIT_CELLS_STATIC: 265252

        # Set the per-port shared pool limits to the pool sizes (port-level discards are not used)
        # -----------------------
        # TM_ING_THD_PORT_SERVICE_POOL  (MMU_THDI_PORTSP_CONFIG)
        #   TM_ING_SERVICE_POOL_ID  : PORT_SP<spid>     -+
        #   MIN_GUARANTEE_CELLS     : MIN_LIMIT         -+-->  PORT_SP<spid>_MIN_LIMIT
        #   SHARED_LIMIT_CELLS      : SHARED_LIMIT      -+-->  PORT_SP<spid>_SHARED_LIMIT
        #   RESUME_LIMIT_CELLS      : RESUME_LIMIT      -+-->  PORT_SP<spid>_RESUME_LIMIT
        TM_ING_THD_PORT_SERVICE_POOL:
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_ING_SERVICE_POOL_ID: [1]
            :
                MIN_GUARANTEE_CELLS: 0
                SHARED_LIMIT_CELLS: 265252
                RESUME_LIMIT_CELLS: 265252
            ?
                PORT_ID: [0]
                TM_ING_SERVICE_POOL_ID: [0]
            :
                MIN_GUARANTEE_CELLS: 0
                SHARED_LIMIT_CELLS: 265252
                RESUME_LIMIT_CELLS: 265252
            ?
                PORT_ID: [0]
                TM_ING_SERVICE_POOL_ID: [1]
            :
                MIN_GUARANTEE_CELLS: 0
                SHARED_LIMIT_CELLS: 265252
                RESUME_LIMIT_CELLS: 265252
            ?
                PORT_ID: [0,
                          [1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_ING_SERVICE_POOL_ID: [2, 3]
            :
                MIN_GUARANTEE_CELLS: 0
                SHARED_LIMIT_CELLS: 0
                RESUME_LIMIT_CELLS: 0

        # Set the headroom pools to 0 cells for each of the ITMs (ITM = BUFFER_POOL)
        TM_ING_THD_HEADROOM_POOL:
            ?
                BUFFER_POOL: [0, 1]
                TM_HEADROOM_POOL_ID: [[0, 1]]
            :
                LIMIT_CELLS: 0                  # MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HP[0~3].LIMIT

        # -----------------------
        ###
        ### End ingress configuration
        ###

        ###
        ### Start egress configuration
        ###
        # Map unicast queues 0..6 for all ports to egress pool 0
        # Map unicast queue 7 for all ports to egress pool 1
        TM_PORT_UC_Q_TO_SERVICE_POOL:
#            ?
#                PORT_ID: [[1, 16], [20, 35], [38],
#                          [40, 55], [60, 75], [78],
#                          [80, 95], [100, 115], [118],
#                          [120, 135], [140, 155], [158]]
#                TM_UC_Q_ID: [[0, 6]]
#            :
#                USE_QGROUP_MIN: 0                           # MMU_THDO_QUEUE_CONFIG/MMU_THDO_Q_TO_QGRP_MAPD0~3  USE_QGROUP_MIN/QGROUP_VALID
#                TM_EGR_SERVICE_POOL_ID: 0                   # MMU_THDO_QUEUE_CONFIG/MMU_THDO_Q_TO_QGRP_MAPD0~3  SPID/Q_SPID
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_UC_Q_ID: [7]
            :
                USE_QGROUP_MIN: 0
                TM_EGR_SERVICE_POOL_ID: 1

        # Map all CPU queues to egress pool 1
        # Map multicast queues 0..3 for all ports to egress pool 0
        # Map CPU queues 0..7 to pool 1
        TM_PORT_MC_Q_TO_SERVICE_POOL:
#            ?
#                PORT_ID: [[1, 16], [20, 35], [38],
#                          [40, 55], [60, 75], [78],
#                          [80, 95], [100, 115], [118],
#                          [120, 135], [140, 155], [158]]
#                TM_MC_Q_ID: [[0, 3]]
#            :
#                USE_QGROUP_MIN: 0                           # MMU_THDO_QUEUE_CONFIG/MMU_THDO_Q_TO_QGRP_MAPD0~3  USE_QGROUP_MIN/QGROUP_VALID
#                TM_EGR_SERVICE_POOL_ID: 0                   # MMU_THDO_QUEUE_CONFIG/MMU_THDO_Q_TO_QGRP_MAPD0~3  SPID/Q_SPID
            ?
                PORT_ID: [0]
                TM_MC_Q_ID: [[0, 7]]
            :
                USE_QGROUP_MIN: 0
                TM_EGR_SERVICE_POOL_ID: 1

        # Set min guarantee to zero and set a dynamic shared maximum for all egress {ports, UC queues}
        TM_THD_UC_Q:
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_UC_Q_ID: [[0, 6]]
            :
#                MIN_GUARANTEE_CELLS: 0                              # MMU_THDO_QUEUE_CONFIGm    MIN_LIMITf
#                SHARED_LIMITS: 1                                    # MMU_THDO_QUEUE_CONFIGm    LIMIT_ENABLEf
#                DYNAMIC_SHARED_LIMITS: 1                            # MMU_THDO_QUEUE_CONFIGm    LIMIT_DYNAMICf
                #SHARED_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf
                SHARED_LIMIT_DYNAMIC: ALPHA_1_2                     # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf (alpha)
#                COLOR_SPECIFIC_LIMITS: 1                            # MMU_THDO_QUEUE_CONFIGm    COLOR_ENABLEf
#                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1                    # MMU_THDO_QUEUE_CONFIGm    COLOR_LIMIT_MODEf
                #YELLOW_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    LIMIT_YELLOWf
#                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750                # MMU_THDO_QUEUE_CONFIGm    LIMIT_YELLOWf (percentage)
                #RED_LIMIT_CELLS_STATIC: xxxx                       # MMU_THDO_QUEUE_CONFIGm    LIMIT_REDf
#                RED_LIMIT_DYNAMIC: PERCENTAGE_675                   # MMU_THDO_QUEUE_CONFIGm    LIMIT_REDf (percentage)
                #RESUME_OFFSET_CELLS are in units of 8 (2 *8)
                RESUME_OFFSET_CELLS: 16                             # MMU_THDO_QUEUE_RESUME_OFFSETm     RESUME_OFFSETf
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_UC_Q_ID: [7]
            :
                MIN_GUARANTEE_CELLS: 0                              # MMU_THDO_QUEUE_CONFIGm    MIN_LIMITf
#                SHARED_LIMITS: 1                                    # MMU_THDO_QUEUE_CONFIGm    LIMIT_ENABLEf
                DYNAMIC_SHARED_LIMITS: 1                            # MMU_THDO_QUEUE_CONFIGm    LIMIT_DYNAMICf
                #SHARED_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf
                SHARED_LIMIT_DYNAMIC: ALPHA_1_2                     # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf (alpha)
                COLOR_SPECIFIC_LIMITS: 1                            # MMU_THDO_QUEUE_CONFIGm    COLOR_ENABLEf
                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1                    # MMU_THDO_QUEUE_CONFIGm    COLOR_LIMIT_MODEf
                #YELLOW_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    LIMIT_YELLOWf
                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750                # MMU_THDO_QUEUE_CONFIGm    LIMIT_YELLOWf (percentage)
                #RED_LIMIT_CELLS_STATIC: xxxx                       # MMU_THDO_QUEUE_CONFIGm    LIMIT_REDf
                RED_LIMIT_DYNAMIC: PERCENTAGE_675                   # MMU_THDO_QUEUE_CONFIGm    LIMIT_REDf (percentage)
                #RESUME_OFFSET_CELLS are in units of 8 (2 *8)
                RESUME_OFFSET_CELLS: 16                             # MMU_THDO_QUEUE_RESUME_OFFSETm     RESUME_OFFSETf

        # Set min guarantees and appropriate alphas for CPU queues
        # Set min guarantee to zero and set a dynamic shared maximum for all egress {ports, MC queues}
        TM_THD_MC_Q:
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_MC_Q_ID: [[0, 3]]
            :
#                MIN_GUARANTEE_CELLS: 0                              # MMU_THDO_QUEUE_CONFIGm    MIN_LIMITf
#                SHARED_LIMITS: 1                                    # MMU_THDO_QUEUE_CONFIGm    LIMIT_ENABLEf
#                DYNAMIC_SHARED_LIMITS: 1                            # MMU_THDO_QUEUE_CONFIGm    LIMIT_DYNAMICf
                #SHARED_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf
                SHARED_LIMIT_DYNAMIC: ALPHA_1_2                     # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf (alpha)
#                COLOR_SPECIFIC_LIMITS: 1                            # MMU_THDO_QUEUE_CONFIGm    COLOR_ENABLEf
#                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1                    # MMU_THDO_QUEUE_CONFIGm    COLOR_LIMIT_MODE
                #YELLOW_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    LIMIT_YELLOWf
#                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750                # MMU_THDO_QUEUE_CONFIGm    LIMIT_YELLOWf (percentage)
                #RED_LIMIT_CELLS_STATIC: xxxx                       # MMU_THDO_QUEUE_CONFIGm    LIMIT_REDf
#                RED_LIMIT_DYNAMIC: PERCENTAGE_675                   # MMU_THDO_QUEUE_CONFIGm    LIMIT_REDf (percentage)
                RESUME_OFFSET_CELLS: 16
            ?
                PORT_ID: [0]
                TM_MC_Q_ID: [[0, 5]]
            :
                MIN_GUARANTEE_CELLS: 7
                SHARED_LIMITS: 1
                DYNAMIC_SHARED_LIMITS: 1
                #SHARED_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf
                SHARED_LIMIT_DYNAMIC: ALPHA_1_4                     # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf (alpha)
                COLOR_SPECIFIC_LIMITS: 1
                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1
                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750
                RED_LIMIT_DYNAMIC: PERCENTAGE_675
                RESUME_OFFSET_CELLS: 16
            ?
                PORT_ID: [0]
                TM_MC_Q_ID: [[6, 7]]
            :
                MIN_GUARANTEE_CELLS: 37
                SHARED_LIMITS: 1
                DYNAMIC_SHARED_LIMITS: 1
                #SHARED_LIMIT_CELLS_STATIC: xxxx                    # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf
                SHARED_LIMIT_DYNAMIC: ALPHA_2                       # MMU_THDO_QUEUE_CONFIGm    SHARED_LIMITf (alpha)
                COLOR_SPECIFIC_LIMITS: 1
                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1
                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750
                RED_LIMIT_DYNAMIC: PERCENTAGE_675
                RESUME_OFFSET_CELLS: 16


        # Set static shared maximums for all unicast traffic per egress port
        TM_EGR_THD_UC_PORT_SERVICE_POOL:
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                COLOR_SPECIFIC_LIMITS: 1                                # MMU_THDO_CONFIG_PORT_UC(0..1)     SP0~3_COLOR_LIMIT_ENABLE
#                RED_SHARED_LIMIT_CELLS: 20426                           # MMU_THDO_CONFIG_PORT_UC(0..1)     SP0~3_RED_LIMIT
#                YELLOW_SHARED_LIMIT_CELLS: 24511                        # MMU_THDO_CONFIG_PORT_UC(0..1)     SP0~3_YELLOW_LIMIT
#                SHARED_LIMIT_CELLS: 261458                              # MMU_THDO_CONFIG_PORT_UC(0..1)     SP0~3_SHARED_LIMIT
#                RED_SHARED_RESUME_LIMIT_CELLS: 20424                    # MMU_THDO_RESUME_PORT_UC(0..1)     RED_RESUME(pool 0~3)
#                YELLOW_SHARED_RESUME_LIMIT_CELLS: 24509                 # MMU_THDO_RESUME_PORT_UC(0..1)     YELLOW_RESUME(pool 0~3)
#                SHARED_RESUME_LIMIT_CELLS: 32680                        # MMU_THDO_RESUME_PORT_UC(0..1)     SHARED_RESUME(pool 0~3)
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                COLOR_SPECIFIC_LIMITS: 1
                RED_SHARED_LIMIT_CELLS: 376 #47*8
                YELLOW_SHARED_LIMIT_CELLS: 448 #56*8
                SHARED_LIMIT_CELLS: 605
                RED_SHARED_RESUME_LIMIT_CELLS: 360 #45*8
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 432 #54*8
                SHARED_RESUME_LIMIT_CELLS: 584 #73
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_EGR_SERVICE_POOL_ID: [2, 3]
            :
                COLOR_SPECIFIC_LIMITS: 0
                RED_SHARED_LIMIT_CELLS: 0
                YELLOW_SHARED_LIMIT_CELLS: 0
                SHARED_LIMIT_CELLS: 0
                RED_SHARED_RESUME_LIMIT_CELLS: 0
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 0
                SHARED_RESUME_LIMIT_CELLS: 0

        # Set static shared maximums for all multicast traffic per egress port
        TM_EGR_THD_MC_PORT_SERVICE_POOL:
            ?
                PORT_ID: [[1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                COLOR_SPECIFIC_LIMITS: 1                                # MMU_THDO_CONFIG_PORTSP_MC     COLOR_LIMIT_ENABLE (pool 0~3)
#                RED_SHARED_LIMIT_CELLS: 1552                            # MMU_THDO_CONFIG_PORTSP_MC     SP_RED_LIMIT (pool 0~3)
#                YELLOW_SHARED_LIMIT_CELLS: 1863                         # MMU_THDO_CONFIG_PORTSP_MC     SP_YELLOW_LIMIT (pool 0~3)
#                SHARED_LIMIT_CELLS: 19875                               # MMU_THDO_CONFIG_PORTSP_MC     SP_SHARED_LIMIT (pool 0~3)
#                RED_SHARED_RESUME_LIMIT_CELLS: 1550                     # MMU_THDO_RESUME_PORT_MC(0..1) RED_RESUME (pool 0~3)
#                YELLOW_SHARED_RESUME_LIMIT_CELLS: 1861                  # MMU_THDO_RESUME_PORT_MC(0..1) YELLOW_RESUME (pool 0~3)
#                SHARED_RESUME_LIMIT_CELLS: 2482                         # MMU_THDO_RESUME_PORT_MC(0..1) SHARED_RESUME (pool 0~3)
            ?
                PORT_ID: [0]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                COLOR_SPECIFIC_LIMITS: 1                                # MMU_THDO_CONFIG_PORTSP_MC     COLOR_LIMIT_ENABLE (pool 0~3)
                RED_SHARED_LIMIT_CELLS: 12416 #1552*8                   # MMU_THDO_CONFIG_PORTSP_MC     SP_RED_LIMIT (pool 0~3)
                YELLOW_SHARED_LIMIT_CELLS: 14904 #1863*8                # MMU_THDO_CONFIG_PORTSP_MC     SP_YELLOW_LIMIT (pool 0~3)
                SHARED_LIMIT_CELLS: 19875                               # MMU_THDO_CONFIG_PORTSP_MC     SP_SHARED_LIMIT (pool 0~3)
                RED_SHARED_RESUME_LIMIT_CELLS: 12400 #1550*8            # MMU_THDO_RESUME_PORT_MC(0..1) RED_RESUME (pool 0~3)
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 14888 #1861*8         # MMU_THDO_RESUME_PORT_MC(0..1) YELLOW_RESUME (pool 0~3)
                SHARED_RESUME_LIMIT_CELLS: 19856 #2482*8                # MMU_THDO_RESUME_PORT_MC(0..1) SHARED_RESUME (pool 0~3)
            ?
                PORT_ID: [[0],
                          [1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                COLOR_SPECIFIC_LIMITS: 1
                RED_SHARED_LIMIT_CELLS: 376 #47*8
                YELLOW_SHARED_LIMIT_CELLS: 448 #56*8
                SHARED_LIMIT_CELLS: 605
                RED_SHARED_RESUME_LIMIT_CELLS: 360 #45*8
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 432 #54*8
                SHARED_RESUME_LIMIT_CELLS: 584 #73*8
            ?
                PORT_ID: [[0],
                          [1, 16], [20, 35], [38],
                          [40, 55], [60, 75], [78],
                          [80, 95], [100, 115], [118],
                          [120, 135], [140, 155], [158]]
                TM_EGR_SERVICE_POOL_ID: [2, 3]
            :
                COLOR_SPECIFIC_LIMITS: 0
                RED_SHARED_LIMIT_CELLS: 0
                YELLOW_SHARED_LIMIT_CELLS: 0
                SHARED_LIMIT_CELLS: 0
                RED_SHARED_RESUME_LIMIT_CELLS: 0
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 0
                SHARED_RESUME_LIMIT_CELLS: 0

        # -----------------------
        #  TM_ING_THD_SERVICE_POOL
        #       TM_ING_SERVICE_POOL_ID : MMU_THDI_BUFFER_CELL_LIMIT_SP.__INDEX / MMU_THDI_CELL_(RESET/SPAP_YELLOW/SPAP_RED)_LIMIT_OFFSET_SP.__INDEX;
        #       SHARED_LIMIT_CELLS     : MMU_THDI_BUFFER_CELL_LIMIT_SP.LIMIT;
        #       SHARED_RESUME_LIMIT_CELLS: MMU_THDI_CELL_RESET_LIMIT_OFFSET_SP.OFFSET;
        #       YELLOW_OFFEST_CELLS    : MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SP.OFFSET;
        #       RED_OFFEST_CELLS       : MMU_THDI_CELL_SPAP_RED_OFFSET_SP.OFFSET;
        TM_ING_THD_SERVICE_POOL:
            ?
                BUFFER_POOL: [0, 1]
                TM_ING_SERVICE_POOL_ID: 1
            :
                SHARED_LIMIT_CELLS: 605
                SHARED_RESUME_OFFSET_CELLS: 74
            ?
                BUFFER_POOL: [0, 1]
                TM_ING_SERVICE_POOL_ID: 0
            :
#                SHARED_LIMIT_CELLS: 261458
#                SHARED_RESUME_OFFSET_CELLS: 74
                SHARED_LIMIT_CELLS: 0
                SHARED_RESUME_OFFSET_CELLS: 0

        # Configure the egress shared pool sizes
        TM_EGR_THD_SERVICE_POOL:
            ?
                BUFFER_POOL: [0, 1]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                SHARED_LIMIT_CELLS: 605
                COLOR_SPECIFIC_LIMITS: 1
                YELLOW_SHARED_LIMIT_CELLS: 456 #57
                RED_SHARED_LIMIT_CELLS: 384 #48
                SHARED_RESUME_LIMIT_CELLS: 584 #73
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 440 #55
                RED_SHARED_RESUME_LIMIT_CELLS: 368 #46
            ?
                BUFFER_POOL: [0, 1]
                TM_EGR_SERVICE_POOL_ID: 0
            :
#                SHARED_LIMIT_CELLS: 261458                      # MMU_THDO_SHARED_DB_POOL_SHARED_LIMIT          SHARED_LIMIT[0~3]
                SHARED_LIMIT_CELLS: 0                           # MMU_THDO_SHARED_DB_POOL_SHARED_LIMIT          SHARED_LIMIT[0~3]
                COLOR_SPECIFIC_LIMITS: 1                        # MMU_THDO_SHARED_DB_POOL_CONFIG                POOL_COLOR_LIMIT_ENABLE
#                YELLOW_SHARED_LIMIT_CELLS: 24512                # MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMIT   YELLOW_SHARED_LIMIT[0~3]
#                RED_SHARED_LIMIT_CELLS: 20427                   # MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMIT      RED_SHARED_LIMIT[0~3]
#                SHARED_RESUME_LIMIT_CELLS: 32673                # MMU_THDO_SHARED_DB_POOL_RESUME_LIMIT          RESUME_LIMIT[0~3]
#                YELLOW_SHARED_RESUME_LIMIT_CELLS: 24502         # MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMIT   YELLOW_RESUME_LIMIT[0~3]
#                RED_SHARED_RESUME_LIMIT_CELLS: 20417            # MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMIT      RED_RESUME_LIMIT[0~3]

        TM_THD_MC_EGR_SERVICE_POOL:
            ?
                BUFFER_POOL: [0, 1]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                SHARED_LIMIT_CELLS: 605
                COLOR_SPECIFIC_LIMITS: 1
                YELLOW_SHARED_LIMIT_CELLS: 456 #57
                RED_SHARED_LIMIT_CELLS: 384 #48
                SHARED_RESUME_LIMIT_CELLS: 584 #73
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 440 #55
                RED_SHARED_RESUME_LIMIT_CELLS: 368 #46
            ?
                BUFFER_POOL: [0, 1]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                SHARED_LIMIT_CELLS: 19875                       # MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMIT          SHARED_LIMIT[0~3]
                COLOR_SPECIFIC_LIMITS: 1                        # MMU_THDO_MC_SHARED_CQE_POOL_CONFIG                POOL_COLOR_LIMIT_ENABLE
                YELLOW_SHARED_LIMIT_CELLS: 14912 #1864          # MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMIT   YELLOW_SHARED_LIMIT[0~3]
                RED_SHARED_LIMIT_CELLS: 12424 #1553             # MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMIT      RED_SHARED_LIMIT[0~3]
                SHARED_RESUME_LIMIT_CELLS: 19792 #2474          # MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMIT          RESUME_LIMIT[0~3]
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 14832 #1854   # MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMIT   YELLOW_RESUME_LIMIT[0~3]
                RED_SHARED_RESUME_LIMIT_CELLS: 12344 #1543      # MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMIT      RED_RESUME_LIMIT[0~3]

        # -----------------------
        ###
        ### End Egress configuration
        ###

        ###
        ### Start MOD configuration
        ###
        TM_MIRROR_ON_DROP_CONTROL:
            MIRROR_ON_DROP: 1                               # MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIG      MIRROR_ON_DROP_ENABLE
            RESERVED_LIMIT_CELLS: 2601                      # MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIG      MIRROR_ON_DROP_CELL_LIMIT

        TM_MIRROR_ON_DROP_PROFILE:
            ?
                TM_MIRROR_ON_DROP_PROFILE_ID: 0
            :
                PERCENTAGE_0_25: 32767                      # MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIG   PROBABILITY0 (0% to 25% queue usage)
                PERCENTAGE_25_50: 24575                     # MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIG   PROBABILITY1 (25% to 50% queue usage)
                PERCENTAGE_50_75: 18431                     # MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIG   PROBABILITY2 (50% to 75% queue usage)
                PERCENTAGE_75_100: 13823                    # MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIG   PROBABILITY3 (75% to 100% queue usage)

        # MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIG    DEST_QUEUE/DEST_PORT/ACTIVE=1
        # MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIG    MIRROR_ON_DROP_DESTINATION_PORT/MIRROR_ON_DROP_DESTINATION_QUEUE
        # MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIG     DESTINATION_QUEUE/DESTINATION_PORT
        # MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIG    VALID=1/DESTINATION_QUEUE/DESTINATION_PORT
        # MMU_EBCTM_EPIPE_CT_CFG                        MIRROR_ON_DROP_LOCAL_DEST_PORT/MIRROR_ON_DROP_DEST_PORT_ACTIVE=1
        TM_MIRROR_ON_DROP_DESTINATION:
            ?
                TM_MIRROR_ON_DROP_DESTINATION_ID: 0
            :
                TM_MC_Q_ID: 5 # cannot use 11                             # DEST_QUEUE
                #TM_UC_Q_ID: 11
                UC_Q: 0                                     # MCQ only for CPU port
                PORT_ID: 0                                  # DEST_PORT
######
## BCMLT.0> lt TM_MIRROR_ON_DROP_DESTINATION update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=11
## Table TM_MIRROR_ON_DROP_DESTINATION:
##   update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=0xb
## ERROR: lt TM_MIRROR_ON_DROP_DESTINATION update: Invalid parameter (error code -4).
## BCMLT.0> lt TM_MIRROR_ON_DROP_DESTINATION update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=7
## Table TM_MIRROR_ON_DROP_DESTINATION:
##   update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=7
## ERROR: lt TM_MIRROR_ON_DROP_DESTINATION update: Invalid parameter (error code -4).
## BCMLT.0> lt TM_MIRROR_ON_DROP_DESTINATION update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=6
## Table TM_MIRROR_ON_DROP_DESTINATION:
##   update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=6
## ERROR: lt TM_MIRROR_ON_DROP_DESTINATION update: Invalid parameter (error code -4).
## BCMLT.0> lt TM_MIRROR_ON_DROP_DESTINATION update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=5
## Table TM_MIRROR_ON_DROP_DESTINATION:
##   update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=5
## BCMLT.0> lt TM_MIRROR_ON_DROP_DESTINATION update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=4
## Table TM_MIRROR_ON_DROP_DESTINATION:
##   update TM_MIRROR_ON_DROP_DESTINATION_ID=0 TM_MC_Q_ID=4
## BCMLT.0>

        # -----------------------
        ###
        ### End MOD configuration
        ###
...

---
bcm_device:
    0:
        global:
        ###
        ### Start RQE configuration
        ###
            buf_rqepool_pool_limit: 1479550 # 5825 * 254        # MMU_THDR_QE_CONFIG_SP.SHARED_LIMIT
            buf_rqepool_pool_resume: 1475994 # 5811 * 254       # MMU_THDR_QE_CONFIG_SP.RESUME_LIMIT
            buf_rqepool_color_discard_enable: 1                 # MMU_THDR_QE_CONFIG_SP.POOL_COLOR_LIMIT_ENABLE
            buf_rqepool_yellow_limit: 1109472 # 4368 * 254      # MMU_THDR_QE_SHARED_COLOR_LIMIT_SP.SHARED_LIMIT_YELLOW
            buf_rqepool_yellow_resume: 1105916 # 4354 * 254     # MMU_THDR_QE_RESUME_COLOR_LIMIT_SP.RESUME_LIMIT_YELLOW
            buf_rqepool_red_limit: 924560 # 3640 * 254          # MMU_THDR_QE_SHARED_COLOR_LIMIT_SP.SHARED_LIMIT_RED
            buf_rqepool_red_resume: 921004 #3626 * 254          # MMU_THDR_QE_RESUME_COLOR_LIMIT_SP.RESUME_LIMIT_RED

            buf_rqequeue0_discard_enable: 1                     # MMU_THDR_QE_CONFIG1_PRIQ.LIMIT_ENABLE[0..8]
            buf_rqequeue1_discard_enable: 1
            buf_rqequeue2_discard_enable: 1
            buf_rqequeue3_discard_enable: 1
            buf_rqequeue4_discard_enable: 1
            buf_rqequeue5_discard_enable: 1
            buf_rqequeue6_discard_enable: 1
            buf_rqequeue7_discard_enable: 1
            buf_rqequeue8_discard_enable: 1
            buf_rqequeue0_dynamic_discard_enable: 1             # MMU_THDR_QE_CONFIG1_PRIQ.DYNAMIC_MODE[0..8]
            buf_rqequeue1_dynamic_discard_enable: 1
            buf_rqequeue2_dynamic_discard_enable: 1
            buf_rqequeue3_dynamic_discard_enable: 1
            buf_rqequeue4_dynamic_discard_enable: 1
            buf_rqequeue5_dynamic_discard_enable: 1
            buf_rqequeue6_dynamic_discard_enable: 1
            buf_rqequeue7_dynamic_discard_enable: 1
            buf_rqequeue8_dynamic_discard_enable: 1
            buf_rqequeue0_guarantee: 1778 # 7 * 254             # MMU_THDR_QE_LIMIT_MIN_PRIQ.MIN_LIMIT[0..8]
            buf_rqequeue1_guarantee: 1778
            buf_rqequeue2_guarantee: 1778
            buf_rqequeue3_guarantee: 1778
            buf_rqequeue4_guarantee: 1778
            buf_rqequeue5_guarantee: 1778
            buf_rqequeue6_guarantee: 1778
            buf_rqequeue7_guarantee: 1778
            buf_rqequeue8_guarantee: 1778
            # buf_rqequeue0_pool_limit                          # Applicable only if SHARED_LIMITS is enabled and DYNAMIC_SHARED_LIMITS is disabled.
            buf_rqequeue0_pool_scale: 7 # bcmCosqControlDropLimitAlpha_2  # MMU_THDR_QE_CONFIG_PRIQ.SHARED_LIMIT/SHARED_ALPHA[0..8]
            buf_rqequeue1_pool_scale: 7
            buf_rqequeue2_pool_scale: 7
            buf_rqequeue3_pool_scale: 7
            buf_rqequeue4_pool_scale: 7
            buf_rqequeue5_pool_scale: 7
            buf_rqequeue6_pool_scale: 7
            buf_rqequeue7_pool_scale: 7
            buf_rqequeue8_pool_scale: 7
            buf_rqequeue0_pool_resume: 28448 # 14 * 254 * 8     # MMU_THDR_QE_CONFIG_PRIQ.RESET_OFFSET[0..8]
            buf_rqequeue1_pool_resume: 28448
            buf_rqequeue2_pool_resume: 28448
            buf_rqequeue3_pool_resume: 28448
            buf_rqequeue4_pool_resume: 28448
            buf_rqequeue5_pool_resume: 28448
            buf_rqequeue6_pool_resume: 28448
            buf_rqequeue7_pool_resume: 28448
            buf_rqequeue8_pool_resume: 28448
            buf_rqequeue0_color_discard_enable: 1               # MMU_THDR_QE_CONFIG1_PRIQ.COLOR_ENABLE[0..8]
            buf_rqequeue1_color_discard_enable: 1
            buf_rqequeue2_color_discard_enable: 1
            buf_rqequeue3_color_discard_enable: 1
            buf_rqequeue4_color_discard_enable: 1
            buf_rqequeue5_color_discard_enable: 1
            buf_rqequeue6_color_discard_enable: 1
            buf_rqequeue7_color_discard_enable: 1
            buf_rqequeue8_color_discard_enable: 1
            buf_rqequeue0_color_dynamic_discard_enable: 1       # MMU_THDR_QE_CONFIG1_PRIQ.COLOR_LIMIT_MODE[0..8]
            buf_rqequeue1_color_dynamic_discard_enable: 1
            buf_rqequeue2_color_dynamic_discard_enable: 1
            buf_rqequeue3_color_dynamic_discard_enable: 1
            buf_rqequeue4_color_dynamic_discard_enable: 1
            buf_rqequeue5_color_dynamic_discard_enable: 1
            buf_rqequeue6_color_dynamic_discard_enable: 1
            buf_rqequeue7_color_dynamic_discard_enable: 1
            buf_rqequeue8_color_dynamic_discard_enable: 1
            # buf_rqequeue0_yellow_limit                        # Applicable only if SHARED_LIMITS and COLOR_SPECIFIC_LIMITS are enabled, and COLOR_SPECIFIC_DYNAMIC_LIMITS is disabled.
            buf_rqequeue0_yellow_percentage: 6 # PERCENTAGE_750 # MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQ.SHARED_LIMIT_OFFSET_YELLOW/SHARED_LIMIT_PCT_YELLOW[0..8]
            buf_rqequeue1_yellow_percentage: 6
            buf_rqequeue2_yellow_percentage: 6
            buf_rqequeue3_yellow_percentage: 6
            buf_rqequeue4_yellow_percentage: 6
            buf_rqequeue5_yellow_percentage: 6
            buf_rqequeue6_yellow_percentage: 6
            buf_rqequeue7_yellow_percentage: 6
            buf_rqequeue8_yellow_percentage: 6
            # buf_rqequeue0_red_limit                           # Applicable only if SHARED_LIMITS and COLOR_SPECIFIC_LIMITS are enabled, and COLOR_SPECIFIC_DYNAMIC_LIMITS is disabled.
            buf_rqequeue0_red_percentage: 5 # PERCENTAGE_675    # MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQ.SHARED_LIMIT_OFFSET_RED/SHARED_LIMIT_PCT_RED[0..8]
            buf_rqequeue1_red_percentage: 5
            buf_rqequeue2_red_percentage: 5
            buf_rqequeue3_red_percentage: 5
            buf_rqequeue4_red_percentage: 5
            buf_rqequeue5_red_percentage: 5
            buf_rqequeue6_red_percentage: 5
            buf_rqequeue7_red_percentage: 5
            buf_rqequeue8_red_percentage: 5
            buf_rqequeue0_yellow_resume: 3556 # 14 * 254        # MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQ.RESET_OFFSET_YELLOW[0..8]
            buf_rqequeue1_yellow_resume: 3556 # 14 * 254
            buf_rqequeue2_yellow_resume: 3556 # 14 * 254
            buf_rqequeue3_yellow_resume: 3556 # 14 * 254
            buf_rqequeue4_yellow_resume: 3556 # 14 * 254
            buf_rqequeue5_yellow_resume: 3556 # 14 * 254
            buf_rqequeue6_yellow_resume: 3556 # 14 * 254
            buf_rqequeue7_yellow_resume: 3556 # 14 * 254
            buf_rqequeue8_yellow_resume: 3556 # 14 * 254
            buf_rqequeue0_red_resume: 3556 # 14 * 254           # MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQ.RESET_OFFSET_RED[0..8]
            buf_rqequeue1_red_resume: 3556 # 14 * 254
            buf_rqequeue2_red_resume: 3556 # 14 * 254
            buf_rqequeue3_red_resume: 3556 # 14 * 254
            buf_rqequeue4_red_resume: 3556 # 14 * 254
            buf_rqequeue5_red_resume: 3556 # 14 * 254
            buf_rqequeue6_red_resume: 3556 # 14 * 254
            buf_rqequeue7_red_resume: 3556 # 14 * 254
            buf_rqequeue8_red_resume: 3556 # 14 * 254

        # -----------------------
        ###
        ### End RQE configuration
        ###

        ###
        ### Start IDB_OBM configuration
        ###

        # SDK-251908: CLONE - Config property for IDB_OBM setting  (Work In Progress)

        # -----------------------
        ###
        ### End IDB_OBM configuration
        ###
...

