

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_4'
================================================================
* Date:           Tue May 20 14:34:49 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      405|      405|  4.050 us|  4.050 us|  403|  403|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      403|      403|         3|          1|          1|   402|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ct_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ct"   --->   Operation 8 'read' 'ct_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index_load = load i9 %loop_index"   --->   Operation 11 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%exitcond8 = icmp_eq  i9 %loop_index_load, i9 402"   --->   Operation 12 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%empty = add i9 %loop_index_load, i9 1"   --->   Operation 13 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond8, void %load-store-loop.split, void %VITIS_LOOP_377_2.i7.i.exitStub"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_223 = trunc i9 %loop_index_load"   --->   Operation 15 'trunc' 'empty_223' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_index_udiv_cast = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %loop_index_load, i32 2, i32 8"   --->   Operation 16 'partselect' 'loop_index_udiv_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.56ns)   --->   "%switch_ln0 = switch i2 %empty_223, void %.case.334, i2 0, void %.case.031, i2 1, void %.case.132, i2 2, void %.case.233"   --->   Operation 17 'switch' 'switch_ln0' <Predicate = (!exitcond8)> <Delay = 1.56>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty, i9 %loop_index"   --->   Operation 18 'store' 'store_ln0' <Predicate = (!exitcond8)> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!exitcond8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i32 %ct_read"   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr"   --->   Operation 21 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (exitcond8)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 402, i64 402, i64 402"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.87ns)   --->   "%empty_224 = add i7 %loop_index_udiv_cast, i7 6"   --->   Operation 24 'add' 'empty_224' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast8 = zext i7 %empty_224"   --->   Operation 25 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i8 %temp, i32 0, i32 %p_cast8"   --->   Operation 26 'getelementptr' 'temp_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %p_cast8"   --->   Operation 27 'getelementptr' 'temp_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %p_cast8"   --->   Operation 28 'getelementptr' 'temp_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %p_cast8"   --->   Operation 29 'getelementptr' 'temp_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i8 %gmem0_addr_read, i7 %temp_2_addr"   --->   Operation 30 'store' 'store_ln0' <Predicate = (empty_223 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 31 'br' 'br_ln0' <Predicate = (empty_223 == 2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i8 %gmem0_addr_read, i7 %temp_1_addr"   --->   Operation 32 'store' 'store_ln0' <Predicate = (empty_223 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 33 'br' 'br_ln0' <Predicate = (empty_223 == 1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i8 %gmem0_addr_read, i7 %temp_addr"   --->   Operation 34 'store' 'store_ln0' <Predicate = (empty_223 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 35 'br' 'br_ln0' <Predicate = (empty_223 == 0)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i8 %gmem0_addr_read, i7 %temp_3_addr"   --->   Operation 36 'store' 'store_ln0' <Predicate = (empty_223 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 37 'br' 'br_ln0' <Predicate = (empty_223 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ct]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index            (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
ct_read               (read             ) [ 0110]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index_load       (load             ) [ 0000]
exitcond8             (icmp             ) [ 0110]
empty                 (add              ) [ 0000]
br_ln0                (br               ) [ 0000]
empty_223             (trunc            ) [ 0111]
loop_index_udiv_cast  (partselect       ) [ 0111]
switch_ln0            (switch           ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
gmem0_addr            (getelementptr    ) [ 0000]
gmem0_addr_read       (read             ) [ 0101]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
empty_224             (add              ) [ 0000]
p_cast8               (zext             ) [ 0000]
temp_addr             (getelementptr    ) [ 0000]
temp_1_addr           (getelementptr    ) [ 0000]
temp_2_addr           (getelementptr    ) [ 0000]
temp_3_addr           (getelementptr    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ct">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_88"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="loop_index_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ct_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ct_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="gmem0_addr_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="temp_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="temp_1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_1_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="temp_2_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_2_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="temp_3_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_3_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="1"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="1"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="1"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="9" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="loop_index_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="exitcond8_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="empty_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="empty_223_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_223/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="loop_index_udiv_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="0" index="3" bw="5" slack="0"/>
<pin id="156" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loop_index_udiv_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="gmem0_addr_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_224_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="2"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_224/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_cast8_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="loop_index_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="192" class="1005" name="ct_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ct_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="exitcond8_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="201" class="1005" name="empty_223_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="2"/>
<pin id="203" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_223 "/>
</bind>
</comp>

<comp id="205" class="1005" name="loop_index_udiv_cast_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="2"/>
<pin id="207" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="loop_index_udiv_cast "/>
</bind>
</comp>

<comp id="210" class="1005" name="gmem0_addr_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="89" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="82" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="75" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="96" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="132" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="165"><net_src comp="141" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="166" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="188"><net_src comp="60" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="195"><net_src comp="64" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="200"><net_src comp="135" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="147" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="151" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="213"><net_src comp="70" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="121" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_3 | {3 }
	Port: temp_2 | {3 }
	Port: temp_1 | {3 }
	Port: temp | {3 }
 - Input state : 
	Port: crypto_kem_enc.1_Pipeline_4 : gmem0 | {2 }
	Port: crypto_kem_enc.1_Pipeline_4 : ct | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_load : 1
		exitcond8 : 2
		empty : 2
		br_ln0 : 3
		empty_223 : 2
		loop_index_udiv_cast : 2
		switch_ln0 : 3
		store_ln0 : 3
	State 2
		gmem0_addr_read : 1
	State 3
		p_cast8 : 1
		temp_addr : 2
		temp_1_addr : 2
		temp_2_addr : 2
		temp_3_addr : 2
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |         empty_fu_141        |    0    |    14   |
|          |       empty_224_fu_172      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |       exitcond8_fu_135      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   read   |      ct_read_read_fu_64     |    0    |    0    |
|          |  gmem0_addr_read_read_fu_70 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       empty_223_fu_147      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect| loop_index_udiv_cast_fu_151 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        p_cast8_fu_177       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    42   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       ct_read_reg_192      |   32   |
|      empty_223_reg_201     |    2   |
|      exitcond8_reg_197     |    1   |
|   gmem0_addr_read_reg_210  |    8   |
|     loop_index_reg_185     |    9   |
|loop_index_udiv_cast_reg_205|    7   |
+----------------------------+--------+
|            Total           |   59   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   42   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   59   |    -   |
+-----------+--------+--------+
|   Total   |   59   |   42   |
+-----------+--------+--------+
