
*** Running vivado
    with args -log TopAdder.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopAdder.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source TopAdder.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top TopAdder -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 314.113 ; gain = 143.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopAdder' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder.v:154]
INFO: [Synth 8-638] synthesizing module 'TopAdder_AXILiteS_s_axi' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'TopAdder_AXILiteS_s_axi_ram' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:806]
INFO: [Synth 8-256] done synthesizing module 'TopAdder_AXILiteS_s_axi_ram' (1#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:806]
INFO: [Synth 8-638] synthesizing module 'TopAdder_AXILiteS_s_axi_ram__parameterized0' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:806]
INFO: [Synth 8-256] done synthesizing module 'TopAdder_AXILiteS_s_axi_ram__parameterized0' (1#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:806]
INFO: [Synth 8-638] synthesizing module 'TopAdder_AXILiteS_s_axi_ram__parameterized1' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:806]
INFO: [Synth 8-256] done synthesizing module 'TopAdder_AXILiteS_s_axi_ram__parameterized1' (1#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:806]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:447]
INFO: [Synth 8-256] done synthesizing module 'TopAdder_AXILiteS_s_axi' (2#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'TopAdder_addoperator_float' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_addoperator_float.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_addoperator_float.v:83]
INFO: [Synth 8-638] synthesizing module 'TopAdder_fadd_32ns_32ns_32_5_full_dsp' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'TopAdder_ap_fadd_3_full_dsp_32' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/synth/TopAdder_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/synth/TopAdder_ap_fadd_3_full_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (3#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (3#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay' (4#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (4#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (4#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (4#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (4#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (4#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (4#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (5#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (6#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (7#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (8#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'm2' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36318]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36324]
INFO: [Synth 8-113] binding component instance 'm0' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36330]
INFO: [Synth 8-113] binding component instance 'round_lut' to cell 'LUT6' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36337]
INFO: [Synth 8-113] binding component instance 'zero_lut_s' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36349]
INFO: [Synth 8-113] binding component instance 'zero_lut_di' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36359]
INFO: [Synth 8-113] binding component instance 'lsb_lut' to cell 'LUT6' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36370]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (9#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (10#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (11#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (11#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (11#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (11#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (11#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (11#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (12#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'compare' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (13#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (14#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (15#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (16#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (17#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (18#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (19#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'TopAdder_ap_fadd_3_full_dsp_32' (20#1) [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/synth/TopAdder_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TopAdder_fadd_32ns_32ns_32_5_full_dsp' (21#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'TopAdder_addoperator_float' (22#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder_addoperator_float.v:10]
INFO: [Synth 8-256] done synthesizing module 'TopAdder' (23#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 390.559 ; gain = 219.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 390.559 ; gain = 219.477
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder.xdc]
Finished Parsing XDC File [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder.xdc]
Parsing XDC File [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 609.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 609.035 ; gain = 437.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 609.035 ; gain = 437.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 609.035 ; gain = 437.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'output_M_real_addr_reg_195_reg[1:0]' into 'output_M_imag_addr_reg_200_reg[1:0]' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/TopAdder.v:448]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_168_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_168_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 609.035 ; gain = 437.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 609.035 ; gain = 437.953
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/impl/verilog/project.srcs/sources_1/ip/TopAdder_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TopAdder has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design TopAdder has port s_axi_AXILiteS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design TopAdder has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design TopAdder has port s_axi_AXILiteS_BRESP[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 609.035 ; gain = 437.953
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 609.035 ; gain = 437.953

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal TopAdder_AXILiteS_s_axi_U/int_output_M_real/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal TopAdder_AXILiteS_s_axi_U/int_input1_M_real/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal TopAdder_AXILiteS_s_axi_U/int_input1_M_imag/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal TopAdder_AXILiteS_s_axi_U/int_input2_M_real/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal TopAdder_AXILiteS_s_axi_U/int_input2_M_imag/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_TopAdder_addoperator_float_fu_118/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[0] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[1] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[1] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[2] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[2] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[3] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[3] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[4] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[4] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[5] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[5] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[6] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[6] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[7] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[7] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[8] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[8] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[9] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[9] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[10] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[10] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[11] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[11] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[12] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[12] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[13] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[13] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[14] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[14] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[15] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[15] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[16] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[16] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[17] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[17] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[18] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[18] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[19] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[19] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[20] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[20] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[21] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[21] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[22] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[22] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[23] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[23] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[24] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[24] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[25] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[25] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[26] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[26] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[27] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[27] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[28] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[28] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[29] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[29] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[30] '
INFO: [Synth 8-3886] merging instance '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[30] ' (FDRE) to '\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[31] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[31] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[30] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[29] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[28] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[27] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[26] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[25] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[24] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[23] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[22] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[21] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[20] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[19] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[18] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[17] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[16] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[15] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[14] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[13] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[12] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[11] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[10] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[9] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[8] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[7] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[6] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[5] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[4] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[3] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[2] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[1] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\TopAdder_AXILiteS_s_axi_U/int_ap_return_reg[0] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\grp_TopAdder_addoperator_float_fu_118/ap_CS_fsm_reg[0] ) is unused and will be removed from module TopAdder.
WARNING: [Synth 8-3332] Sequential element (\grp_TopAdder_addoperator_float_fu_118/ap_reg_ppiten_pp0_it1_reg ) is unused and will be removed from module TopAdder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'TopAdder_ap_fadd_3_full_dsp_32:/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to 'TopAdder_ap_fadd_3_full_dsp_32:/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] '
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 609.035 ; gain = 437.953
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 609.035 ; gain = 437.953

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 683.414 ; gain = 512.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 700.086 ; gain = 529.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_1191' (FD) to 'i_1190'
INFO: [Synth 8-3886] merging instance 'i_152' (FD) to 'i_1190'
INFO: [Synth 8-3886] merging instance 'i_1190' (FD) to 'i_282'
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_output_M_real/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input1_M_real/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input1_M_real/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input1_M_imag/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input1_M_imag/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input2_M_real/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input2_M_real/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input2_M_imag/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \TopAdder_AXILiteS_s_axi_U/int_input2_M_imag/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 710.953 ; gain = 539.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     6|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    10|
|5     |LUT2      |    63|
|6     |LUT3      |   357|
|7     |LUT4      |   141|
|8     |LUT5      |   193|
|9     |LUT6      |   252|
|10    |MUXCY     |   116|
|11    |MUXF7     |     2|
|12    |RAMB36E1  |     6|
|13    |XORCY     |    34|
|14    |FDE       |     6|
|15    |FDRE      |   971|
|16    |FDSE      |     7|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 710.953 ; gain = 539.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 710.953 ; gain = 261.254
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 710.953 ; gain = 539.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDE => FDRE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
643 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 710.953 ; gain = 479.730
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 710.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 21 15:42:15 2016...
