/*
 * \brief  PinePhone audio codec routing
 * \author Sebastian Sumpf
 * \date   2022-03-11
 */

/*
 * Copyright (C) 2022 Genode Labs GmbH
 *
 * This file is part of the Genode OS framework, which is distributed
 * under the terms of the GNU Affero General Public License version 3.
 */

#ifndef _AUDIO_CODEC_H_
#define _AUDIO_CODEC_H_

/* Genode includes */
#include <platform_session/device.h>

/* local includes */
#include <types.h>

namespace Audio_control {
	class Codec;
	class Analog_plain_access;
	template <size_t> class Analog_mmio;
	struct Analog;
	class Device;
}


class Audio_control::Codec : Platform::Device::Mmio<0x134>
{
	private:

		/**
		 * Codec
		 */
		struct System_clock_control : Register<0xc, 32>
		{
			struct Sysclk_src     : Bitfield<0, 1>  { enum { AIF = 0, AIF2 =  1 }; };
			struct Sysclk_enable  : Bitfield<3, 1>  { };
			struct Aif2clk_src    : Bitfield<4, 2>  { enum { AUDIO_PLL = 2 }; };
			struct Aif2clk_enable : Bitfield<7, 1>  { };
			struct Aif1clk_src    : Bitfield<8, 2>  { enum { AUDIO_PLL = 2 }; };
			struct Aif1clk_enable : Bitfield<11, 1> { };
		};

		struct Module_clock_control : Register<0x10, 32>
		{
			struct Dac  : Bitfield<2, 1>  { };
			struct Adc  : Bitfield<3, 1>  { };
			struct Aif2 : Bitfield<14, 1> { };
			struct Aif1 : Bitfield<15, 1> { };
		};

		struct Module_reset_control : Register<0x14, 32>
		{
			struct Dac  : Bitfield<2, 1>  { };
			struct Adc  : Bitfield<3, 1>  { };
			struct Aif2 : Bitfield<14, 1> { };
			struct Aif1 : Bitfield<15, 1> { };
		};

		struct System_sample_rate : Register<0x18, 32>
		{
			enum { KHZ8 = 0, KHZ441 = 0x7, KHZ48 = 0x8 };
			struct Aif2_fs : Bitfield<8,  4>  { };
			struct Aif1_fs : Bitfield<12, 4>  { };
		};

		struct Aif1_clock_control : Register<0x40, 32>
		{
			struct Data_fmt  : Bitfield<2, 2>  { enum { I2S = 0    }; };
			struct Word_size : Bitfield<4, 2>  { enum { _16BIT = 1 }; };
			struct Lrck_div  : Bitfield<6, 3>  { enum { DIV32 = 1  }; };
			struct Bclk_div  : Bitfield<9, 4>  { enum { DIV16 = 6  }; };
			struct Master    : Bitfield<15, 1> { enum { SLAVE = 1  }; };
		};

		struct Aif1_adcdat_control : Register<0x44, 32>
		{
			struct Adc0_right_enable : Bitfield<14, 1> { };
			struct Adc0_left_enable  : Bitfield<15, 1> { };
		};

		struct Aif1_dacdat_control : Register<0x48, 32>
		{
			enum { MIX_MONO = 0x3 }; /* (left + right) / 2 */
			struct Dac0r_src    : Bitfield<8, 2> { };
			struct Dac0l_src    : Bitfield<10, 2> { };
			struct Dac0r_enable : Bitfield<14, 1> { };
			struct Dac0l_enable : Bitfield<15, 1> { };
		};

		struct Aif1_digital_mixer_source : Register<0x4c, 32>
		{
			struct Adc0r_src : Bitfield<8, 4> { };
			struct Adc0l_src : Bitfield<12, 4> { };
		};

		struct Aif2_clock_control : Register<0x80, 32>
		{
			struct Data_fmt  : Bitfield<2, 2>  { enum { DSP      = 0x3 }; };
			struct Word_size : Bitfield<4, 2>  { enum { _16BIT   = 1   }; };
			struct Lrck_div  : Bitfield<6, 3>  { enum { DIV32    = 1   }; };
			struct Bclk_div  : Bitfield<9, 4>  { enum { DIV96    = 0xb }; };
			struct Bclk_inv  : Bitfield<14, 1> { enum { INVERTED = 1   }; };
			struct Master    : Bitfield<15, 1> { enum { MASTER   = 0   }; };
		};

		struct Aif2_adcdat_control : Register<0x84, 32>
		{
			struct Right_enable : Bitfield<14, 1> { };
			struct Left_enable  : Bitfield<15, 1> { };
			struct Loop : Bitfield<0, 1> { };
		};

		struct Aif2_dacdat_control : Register<0x88, 32>
		{
			enum { MIX_MONO = 0x3 }; /* (left + right) / 2 */
			struct Dacr_src    : Bitfield<8, 2>  { };
			struct Dacl_src    : Bitfield<10, 2> { };
			struct Dacl_enable : Bitfield<15, 1> { };
		};

		struct Aif2_digital_mixer_source : Register<0x8c, 32>
		{
			struct Adcr_scr : Bitfield<8, 4>  { };
			struct Adcl_scr : Bitfield<12, 4> { };
		};

		struct Adc_digital : Register<0x100, 32>
		{
			struct Enad : Bitfield<15, 1> { };
		};

		struct Hmic_control_1 : Register<0x110, 32>
		{
			struct Jack_in_irq_en           : Bitfield<4, 1> { };
			struct Mdata_threshold_debounce : Bitfield<5, 2> { };
		};

		struct Hmic_control_2 : Register<0x114, 32>
		{
			struct Sf            : Bitfield<6, 2>  { enum { X1X2 = 1 }; };
			struct Sample_select : Bitfield<14, 2> { enum { DOWN_BY_TWO = 1 }; };
		};

		struct Dac_control : Register<0x120, 32>
		{
			struct Enable : Bitfield<15, 1> { };
		};

		struct Dac_mixer_source : Register<0x130, 32>
		{
			struct Dacr_aif2_dacr  : Bitfield<9, 1>  { };
			struct Dacr_aif1_dac0r : Bitfield<11, 1>  { };
			struct Dacl_aif2_dacl  : Bitfield<13, 1> { };
			struct Dacl_aif1_dac0l : Bitfield<15, 1> { };
		};

		/* set defaults = modem from/to ADC/DAC path */
		void _init()
		{
			/*
			 * Use AIF2 as clock source because it should be on when not calling as
			 * well (AIF1 is interface from SOC to codec, AIF2 from modem to codec).
			 */
			using S = System_clock_control;
			write<S::Sysclk_src>(S::Sysclk_src::AIF2);
			write<S::Sysclk_enable>(1);
			write<S::Aif2clk_src>(S::Aif2clk_src::AUDIO_PLL);
			write<S::Aif2clk_enable>(1);
			write<S::Aif1clk_src>(S::Aif1clk_src::AUDIO_PLL);
			write<S::Aif1clk_enable>(1);

			write<Module_reset_control::Dac>(1);
			write<Module_reset_control::Adc>(1);
			write<Module_reset_control::Aif2>(1);
			write<Module_reset_control::Aif1>(1);

			write<System_sample_rate::Aif1_fs>(System_sample_rate::KHZ441);
			write<System_sample_rate::Aif2_fs>(System_sample_rate::KHZ8);

			/* AIF1 SOC */
			using A1 = Aif1_clock_control;
			write<A1::Data_fmt>(A1::Data_fmt::I2S);
			write<A1::Word_size>(A1::Word_size::_16BIT);
			write<A1::Lrck_div>(A1::Lrck_div::DIV32);
			write<A1::Bclk_div>(A1::Bclk_div::DIV16);
			write<A1::Master>(A1::Master::SLAVE);


			/* AIF2 goes to modem */
			using A2 = Aif2_clock_control;
			write<A2::Data_fmt>(A2::Data_fmt::DSP);
			write<A2::Word_size>(A2::Word_size::_16BIT);
			write<A2::Lrck_div>(A2::Lrck_div::DIV32);
			write<A2::Bclk_div>(A2::Bclk_div::DIV96);
			write<A2::Bclk_inv>(A2::Bclk_inv::INVERTED);
			write<A2::Master>(A2::Master::MASTER);

			/* enables clock */
			write<Module_clock_control::Aif1>(1);
			write<Module_clock_control::Aif2>(1);
			write<Module_clock_control::Dac>(1);
			write<Module_clock_control::Adc>(1);

			/* AIF1/2 capture - ADC enable */
			write<Aif1_adcdat_control::Adc0_right_enable>(1);
			write<Aif1_adcdat_control::Adc0_left_enable>(1);
			write<Aif2_adcdat_control::Right_enable>(1);
			write<Aif2_adcdat_control::Left_enable>(1);

			/* DAC sources */
			write<Aif1_dacdat_control::Dac0r_src>(Aif1_dacdat_control::MIX_MONO);
			write<Aif1_dacdat_control::Dac0l_src>(Aif1_dacdat_control::MIX_MONO);
			write<Aif1_dacdat_control::Dac0r_enable>(1);
			write<Aif1_dacdat_control::Dac0l_enable>(1);
			write<Aif2_dacdat_control::Dacr_src>(Aif2_dacdat_control::MIX_MONO);
			write<Aif2_dacdat_control::Dacl_src>(Aif2_dacdat_control::MIX_MONO);
			write<Aif2_dacdat_control::Dacl_enable>(1);

			/* AIF1/2 mixer source = ADC(L/R) (mic) */
			write<Aif1_digital_mixer_source::Adc0r_src>(2);
			write<Aif1_digital_mixer_source::Adc0l_src>(2);
			write<Aif2_digital_mixer_source::Adcr_scr>(1);
			write<Aif2_digital_mixer_source::Adcl_scr>(1);

			/* ADC Digital part enable */
			write<Adc_digital::Enad>(1);

			/* DAC mixer is AI1_DAC SOC, AIF2_DAC = modem */
			write<Dac_mixer_source::Dacr_aif1_dac0r>(1);
			write<Dac_mixer_source::Dacl_aif1_dac0l>(1);
			write<Dac_mixer_source::Dacr_aif2_dacr>(1);
			write<Dac_mixer_source::Dacl_aif2_dacl>(1);

			/* enable digital part */
			write<Dac_control::Enable>(1);

			write<Hmic_control_1::Jack_in_irq_en>(1);
			write<Hmic_control_1::Mdata_threshold_debounce>(1);

			using H = Hmic_control_2;
			write<H::Sf>(H::Sf::X1X2);
			write<H::Sample_select>(H::Sample_select::DOWN_BY_TWO);
		}

	public:

		Codec(Platform::Device &device)
		: Mmio(device)
		{ _init(); }
};


class Audio_control::Analog_plain_access
{
	friend Genode::Register_set_plain_access;

	private:

		class Analog_domain : Platform::Device::Mmio<0x4>
		{
			private:

				struct Ac_pr : Register<0x0, 32>
				{
					struct Out  : Bitfield<0, 8>  { };
					struct In   : Bitfield<8, 8>  { };
					struct Addr : Bitfield<16, 5> { };
					struct Rw   : Bitfield<24, 1> { };
					struct Rst  : Bitfield<28, 1> { };
				};

			public:

				Analog_domain(Platform::Device &device)
				: Mmio(device)
				{ }

				void write(uint8_t const opcode, uint8_t const data)
				{
					using Mmio = Platform::Device::Mmio<SIZE>;
					Mmio::write<Ac_pr::Rst>(1);
					Mmio::write<Ac_pr::Addr>(opcode);
					Mmio::write<Ac_pr::In>(data);
					Mmio::write<Ac_pr::Rw>(1);
					Mmio::write<Ac_pr::Rw>(0);
				}

				uint8_t read(uint8_t const opcode)
				{
					using Mmio = Platform::Device::Mmio<SIZE>;
					Mmio::write<Ac_pr::Rst>(1);
					Mmio::write<Ac_pr::Rw>(0);
					Mmio::write<Ac_pr::Addr>(opcode);
					return uint8_t(Mmio::read<Ac_pr::Out>());
				}
		};

		Analog_domain _analog;

		/**
		 * Write '_ACCESS_T' typed 'value' Ac_pr
		 */
		template <typename ACCESS_T>
		inline void _write(off_t const offset, ACCESS_T const value)
		{
			_analog.write(uint8_t(offset), value);
		}

		/**
		 * Read '_ACCESS_T' typed from  Ac_pr
		 */
		template <typename ACCESS_T>
		inline ACCESS_T _read(off_t const offset)
		{
			return _analog.read(uint8_t(offset));
		}

	public:

		Analog_plain_access(Platform::Device &device)
		: _analog(device) { }
};


template<Genode::size_t SIZE>
struct Audio_control::Analog_mmio : Analog_plain_access,
                                    Register_set<Analog_plain_access, SIZE>
{
	Analog_mmio(Platform::Device &device)
	:
		Analog_plain_access(device),
		Register_set<Analog_plain_access, SIZE>(*static_cast<Analog_plain_access *>(this))
	{ }
};


class Audio_control::Analog : public Analog_mmio<0xf>
{
	private:

		struct Headphone_amplifier : Register<0x0, 8>
		{
			struct Volume : Bitfield<0, 6> { }; /* mute: 0 */
			struct Enable : Bitfield<5, 1> { };
		};

		struct Output_mixer_left : Register<0x1, 8>
		{
			struct Dac_mute_left : Bitfield<1, 1> { };
		};

		struct Output_mixer_right : Register<0x2, 8>
		{
			struct Dac_mute_right : Bitfield<1, 1> { };
		};

		struct Earpiece_control0 : Register<0x3, 8>
		{
			struct Input_src : Bitfield<0, 2> { enum { DACL = 1 }; };
		};

		struct Earpiece_control1 : Register<0x4, 8>
		{
			struct Enable_pa : Bitfield<7, 1> { };
			struct Mute_off  : Bitfield<6, 1> { };
			struct Volume    : Bitfield<0, 5> { }; /* mute: 0 and 1 */
		};

		struct Lineout_control0 : Register<0x5, 8>
		{
			struct Right_src : Bitfield<4, 1> { enum { MONO_DIFF = 1  }; };
			struct Left_src  : Bitfield<5, 1> { enum { LEFT_RIGHT = 1 }; };
			struct Enable    : Bitfield<6, 2> { enum { LEFT_RIGHT = 3 }; };
		};

		struct Lineout_control1 : Register<0x6, 8>
		{
			struct Volume : Bitfield<0, 5> { }; /* mute: 0 and 1 */
		};

		struct Mic1_control : Register<0x7, 8>
		{
			struct Boost            : Bitfield<0, 3> { };
			struct Boost_amp_enable : Bitfield<3, 1> { };
			struct Gain             : Bitfield<4, 3> { };
		};

		struct Dac_mixer : Register<0xa, 8>
		{
			enum { LEFT_RIGHT = 0x3 };
			struct Headphone_mute : Bitfield<2, 2> { };
			struct Mixer_enable   : Bitfield<4, 2> { };
			struct Dac_enable     : Bitfield<6, 2> { };
		};

		struct Adc_mixer_left : Register<0xb, 8>
		{
			struct Mic1 : Bitfield<6, 1> { };
		};

		struct Adc_mixer_right : Register<0xc, 8>
		{
			struct Mic1 : Bitfield<6, 1> { };
		};

		struct Adc : Register<0xd, 8>
		{
			struct Input_gain    : Bitfield<0, 3> { };
			struct Left_enable   : Bitfield<6, 1> { };
			struct Right_enable  : Bitfield<7, 1> { };
		};

		struct Hs_mbias_control : Register<0xe, 8>
		{
			struct Master_mic_enable : Bitfield<7, 1> { };
		};

		enum { MUTE = 0u };

		uint8_t _volume(unsigned const volume, unsigned const max)
		{
			return uint8_t((max * (volume > 100u ? 100u : volume)) / 100);
		}

	public:

		void mic1_enabled(unsigned const volume)
		{
			bool enabled = volume != MUTE;

			write<Mic1_control::Boost_amp_enable>(enabled);
			write<Mic1_control::Boost>(0x3);
			write<Mic1_control::Gain>(_volume(volume, 0x7));

			write<Adc_mixer_left::Mic1>(enabled);
			write<Adc_mixer_right::Mic1>(enabled);

			write<Adc::Left_enable>(enabled);
			write<Adc::Right_enable>(enabled);

			write<Hs_mbias_control::Master_mic_enable>(enabled);
		}

		void earpiece_enabled(unsigned const volume)
		{
			bool enabled = volume != MUTE;

			using E0 = Earpiece_control0;
			write<E0::Input_src>(E0::Input_src::DACL);

			write<Earpiece_control1::Enable_pa>(enabled);
			write<Earpiece_control1::Mute_off>(enabled);
			write<Earpiece_control1::Volume>(_volume(volume, 0x1f));
		}

		void speaker_enabled(unsigned const volume)
		{
			bool enabled = volume != MUTE;

			write<Lineout_control1::Volume>(_volume(volume, 0x1f));

			using L0 = Lineout_control0;
			write<L0::Right_src>(L0::Right_src::MONO_DIFF);
			write<L0::Left_src>(L0::Left_src::LEFT_RIGHT);
			write<L0::Enable>(enabled ? L0::Enable::LEFT_RIGHT : 0);

			write<Output_mixer_left::Dac_mute_left>(enabled);
			write<Output_mixer_right::Dac_mute_right>(enabled);
		}

		void headphone_enabled(unsigned const volume)
		{
			bool enabled = volume != MUTE;

			write<Headphone_amplifier::Volume>(_volume(volume, 0x3f));
			write<Headphone_amplifier::Enable>(enabled ? 1 : 0);
			write<Dac_mixer::Headphone_mute>(enabled ? Dac_mixer::LEFT_RIGHT : 0);
		}

		void dac_mixer_enabled(bool enabled)
		{
			write<Dac_mixer::Dac_enable>  (enabled ? Dac_mixer::LEFT_RIGHT : 0);
			write<Dac_mixer::Mixer_enable>(enabled ? Dac_mixer::LEFT_RIGHT : 0);
		}

		Analog(Platform::Device &device) : Analog_mmio(device) { }
};


class Audio_control::Device
{
	private:

		Platform::Connection &_platform;

		Platform::Device _device_codec  { _platform, "audio_codec" };
		Platform::Device _device_analog { _platform, "audio_analog" };

		Constructible<Platform::Device> _device_codec_config { };

		Codec  _codec  { _device_codec };
		Analog _analog { _device_analog };

		enum Codec_state { NONE , SOC, MODEM };
		Codec_state _codec_state { NONE };

	public:

		Device(Platform::Connection &platform) : _platform(platform)
		{ }

		void apply_config(Node const &config)
		{
			unsigned mic = 0, earpiece = 0, speaker = 0, headphone = 0;
			bool config_soc = true;

			config.for_each_sub_node([&] (Node const &node) {

				if (node.has_type("mic"))
					mic = node.attribute_value("volume", 0u);

				if (node.has_type("earpiece"))
					earpiece = node.attribute_value("volume", 0u);

				if (node.has_type("speaker"))
					speaker = node.attribute_value("volume", 0u);

				if (node.has_type("headphone"))
					headphone = node.attribute_value("volume", 0u);

				if (node.has_type("codec")) {
					String<6> target = node.attribute_value("target", String<6> { });
					if (target == "modem") config_soc = false;
				}
			});

			/* reconfigure for 'modem' or 'soc' (default) mode */
			if (config_soc && _codec_state != SOC) {
				_device_codec_config.construct(_platform, "audio_codec_soc");
				_codec_state = SOC;
			} else if (!config_soc && _codec_state != MODEM) {
				_device_codec_config.construct(_platform, "audio_codec_modem");
				_codec_state = MODEM;
			}

			_analog.mic1_enabled(mic);
			_analog.earpiece_enabled(earpiece);
			_analog.speaker_enabled(speaker);
			_analog.headphone_enabled(headphone);
			_analog.dac_mixer_enabled(earpiece || speaker || headphone);
		}
};

#endif /* _AUDIO_CODEC_H_ */
