[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/RangeSelect/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/RangeSelect/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/RangeSelect/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/RangeSelect/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          1
BitSelect                                              1
Constant                                              10
Design                                                 1
HierPath                                               2
Identifier                                             2
IndexedPartSelect                                      2
LogicNet                                               2
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
Operation                                              1
Range                                                  3
RefObj                                                 1
RefTypespec                                            7
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/RangeSelect/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiName:work@top
  |vpiTypedef:
  \_TypedefTypespec: (tl_h2d_t), line:4:6, endln:4:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiName:
    \_Identifier: (tl_h2d_t)
      |vpiParent:
      \_TypedefTypespec: (tl_h2d_t), line:4:6, endln:4:14
      |vpiName:tl_h2d_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.tl_h2d_t), line:2:12, endln:4:5
      |vpiParent:
      \_TypedefTypespec: (tl_h2d_t), line:4:6, endln:4:14
      |vpiFullName:work@top.tl_h2d_t
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:4:5
  |vpiTypedef:
  \_StructTypespec: , line:2:12, endln:4:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (source), line:3:19, endln:3:25
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:4:5
      |vpiName:source
      |vpiTypespec:
      \_RefTypespec: (work@top.source), line:3:7, endln:3:18
        |vpiParent:
        \_TypespecMember: (source), line:3:19, endln:3:25
        |vpiFullName:work@top.source
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:3:13, endln:3:18
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:6:14, endln:6:17
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:6:15, endln:6:16
        |vpiParent:
        \_Range: , line:6:14, endln:6:17
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:6:15, endln:6:16
          |vpiParent:
          \_Operation: , line:6:15, endln:6:16
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.tl_h2d_t), line:6:4, endln:6:12
      |vpiParent:
      \_ArrayTypespec: 
      |vpiName:tl_h2d_t
      |vpiFullName:work@top.tl_h2d_t
      |vpiActual:
      \_TypedefTypespec: (tl_h2d_t), line:4:6, endln:4:14
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:9:10, endln:9:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:9:11, endln:9:12
        |vpiParent:
        \_Range: , line:9:10, endln:9:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:13, endln:9:14
        |vpiParent:
        \_Range: , line:9:10, endln:9:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (tl_h2d_t), line:4:6, endln:4:14
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@top.a), line:6:13, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a.tl_h2d_t), line:6:4, endln:6:12
      |vpiParent:
      \_ArrayNet: (work@top.a), line:6:13, endln:6:14
      |vpiName:tl_h2d_t
      |vpiFullName:work@top.a.tl_h2d_t
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_StructNet: (work@top.b), line:7:13, endln:7:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b.tl_h2d_t), line:7:4, endln:7:12
      |vpiParent:
      \_StructNet: (work@top.b), line:7:13, endln:7:14
      |vpiName:tl_h2d_t
      |vpiFullName:work@top.b.tl_h2d_t
      |vpiActual:
      \_TypedefTypespec: (tl_h2d_t), line:4:6, endln:4:14
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.c), line:8:10, endln:8:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:8:4, endln:8:9
      |vpiParent:
      \_LogicNet: (work@top.c), line:8:10, endln:8:11
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.d), line:9:16, endln:9:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.d), line:9:4, endln:9:15
      |vpiParent:
      \_LogicNet: (work@top.d), line:9:16, endln:9:17
      |vpiFullName:work@top.d
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_StructNet: (work@top.b), line:7:13, endln:7:14
  |vpiNet:
  \_LogicNet: (work@top.c), line:8:10, endln:8:11
  |vpiNet:
  \_LogicNet: (work@top.d), line:9:16, endln:9:17
  |vpiArrayNet:
  \_ArrayNet: (work@top.a), line:6:13, endln:6:14
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
