// Seed: 3677455782
module module_0;
  logic id_1;
  id_2(
      1'h0
  );
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    output wand id_3,
    input tri id_4,
    output tri id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri id_9,
    input uwire id_10,
    output supply0 id_11#(
        .id_22(1),
        .id_23(1)
    ),
    input supply1 id_12,
    input tri id_13,
    input uwire id_14,
    input wand id_15,
    output uwire id_16,
    output supply0 id_17,
    output supply0 id_18,
    input supply1 id_19,
    input wor id_20
);
  logic id_24;
  ;
  assign id_18 = id_12;
  module_0 modCall_1 ();
  parameter id_25 = -1;
  assign id_11 = -1 | id_24 & 1;
  id_26 :
  assert property (@((1) or posedge -1) id_0 ? id_0 : id_20)
  else;
endmodule
