{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603284893376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603284893379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 14:54:50 2020 " "Processing started: Wed Oct 21 14:54:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603284893379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284893379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284893379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603284895084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603284895084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2/synthesis/nios2.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_irq_mapper " "Found entity 1: nios2_irq_mapper" {  } { { "nios2/synthesis/submodules/nios2_irq_mapper.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0 " "Found entity 1: nios2_mm_interconnect_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_mm_interconnect_0_rsp_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907734 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_mm_interconnect_0_rsp_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_mm_interconnect_0_cmd_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_mm_interconnect_0_cmd_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603284907746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603284907768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_002_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907769 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_002 " "Found entity 2: nios2_mm_interconnect_0_router_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603284907771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603284907772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907773 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router " "Found entity 2: nios2_mm_interconnect_0_router" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_switches " "Found entity 1: nios2_switches" {  } { { "nios2/synthesis/submodules/nios2_switches.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_onchip_memory2_0 " "Found entity 1: nios2_onchip_memory2_0" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2 " "Found entity 1: nios2_nios2" {  } { { "nios2/synthesis/submodules/nios2_nios2.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2/synthesis/submodules/nios2_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_cpu_register_bank_a_module " "Found entity 1: nios2_nios2_cpu_register_bank_a_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_nios2_cpu_register_bank_b_module " "Found entity 2: nios2_nios2_cpu_register_bank_b_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_nios2_cpu_nios2_oci_debug " "Found entity 3: nios2_nios2_cpu_nios2_oci_debug" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_nios2_cpu_nios2_oci_break " "Found entity 4: nios2_nios2_cpu_nios2_oci_break" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios2_nios2_cpu_nios2_oci_xbrk" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios2_nios2_cpu_nios2_oci_dbrk" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios2_nios2_cpu_nios2_oci_itrace" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios2_nios2_cpu_nios2_oci_td_mode" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios2_nios2_cpu_nios2_oci_dtrace" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios2_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios2_nios2_cpu_nios2_oci_fifo" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_nios2_cpu_nios2_oci_pib " "Found entity 14: nios2_nios2_cpu_nios2_oci_pib" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_nios2_cpu_nios2_oci_im " "Found entity 15: nios2_nios2_cpu_nios2_oci_im" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios2_nios2_cpu_nios2_performance_monitors" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios2_nios2_cpu_nios2_avalon_reg" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios2_nios2_cpu_ociram_sp_ram_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_nios2_cpu_nios2_ocimem " "Found entity 19: nios2_nios2_cpu_nios2_ocimem" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_nios2_cpu_nios2_oci " "Found entity 20: nios2_nios2_cpu_nios2_oci" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_nios2_cpu " "Found entity 21: nios2_nios2_cpu" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios2_nios2_cpu_debug_slave_sysclk" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_cpu_debug_slave_tck " "Found entity 1: nios2_nios2_cpu_debug_slave_tck" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios2_nios2_cpu_debug_slave_wrapper" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_cpu_test_bench " "Found entity 1: nios2_nios2_cpu_test_bench" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_test_bench.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_leds " "Found entity 1: nios2_leds" {  } { { "nios2/synthesis/submodules/nios2_leds.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/nios2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_jtag_uart_0_sim_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907839 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_jtag_uart_0_scfifo_w " "Found entity 2: nios2_jtag_uart_0_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907839 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_jtag_uart_0_sim_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907839 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_jtag_uart_0_scfifo_r " "Found entity 4: nios2_jtag_uart_0_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907839 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_jtag_uart_0 " "Found entity 5: nios2_jtag_uart_0" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_hex " "Found entity 1: nios2_hex" {  } { { "nios2/synthesis/submodules/nios2_hex.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_hex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_buttons " "Found entity 1: nios2_buttons" {  } { { "nios2/synthesis/submodules/nios2_buttons.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284907844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284907844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2 " "Elaborating entity \"nios2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603284908212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_buttons nios2_buttons:buttons " "Elaborating entity \"nios2_buttons\" for hierarchy \"nios2_buttons:buttons\"" {  } { { "nios2/synthesis/nios2.v" "buttons" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284908501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_hex nios2_hex:hex " "Elaborating entity \"nios2_hex\" for hierarchy \"nios2_hex:hex\"" {  } { { "nios2/synthesis/nios2.v" "hex" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284908610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_0 nios2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_jtag_uart_0\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2/synthesis/nios2.v" "jtag_uart_0" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284908639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_0_scfifo_w nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "the_nios2_jtag_uart_0_scfifo_w" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284908656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "wfifo" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284909648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284909675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284909694 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603284909694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284909840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284909840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284909840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284909862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284909862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284909862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284909877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284909877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284909877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284909936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284909936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284909937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284910032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284910032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284910032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284910114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284910114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284910114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_0_scfifo_r nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_r:the_nios2_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_r:the_nios2_jtag_uart_0_scfifo_r\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "the_nios2_jtag_uart_0_scfifo_r" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284910123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "nios2_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284910427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284910472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284910472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284910472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284910472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284910472 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603284910472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284911850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284911993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_leds nios2_leds:leds " "Elaborating entity \"nios2_leds\" for hierarchy \"nios2_leds:leds\"" {  } { { "nios2/synthesis/nios2.v" "leds" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2 nios2_nios2:nios2 " "Elaborating entity \"nios2_nios2\" for hierarchy \"nios2_nios2:nios2\"" {  } { { "nios2/synthesis/nios2.v" "nios2" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu nios2_nios2:nios2\|nios2_nios2_cpu:cpu " "Elaborating entity \"nios2_nios2_cpu\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\"" {  } { { "nios2/synthesis/submodules/nios2_nios2.v" "cpu" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_test_bench nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_test_bench:the_nios2_nios2_cpu_test_bench " "Elaborating entity \"nios2_nios2_cpu_test_bench\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_test_bench:the_nios2_nios2_cpu_test_bench\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_test_bench" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_register_bank_a_module nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a " "Elaborating entity \"nios2_nios2_cpu_register_bank_a_module\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "nios2_nios2_cpu_register_bank_a" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912365 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603284912365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284912406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284912406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_a_module:nios2_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_register_bank_b_module nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_b_module:nios2_nios2_cpu_register_bank_b " "Elaborating entity \"nios2_nios2_cpu_register_bank_b_module\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_register_bank_b_module:nios2_nios2_cpu_register_bank_b\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "nios2_nios2_cpu_register_bank_b" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci " "Elaborating entity \"nios2_nios2_cpu_nios2_oci\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_debug nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_debug\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_debug" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_debug:the_nios2_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912617 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603284912617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_break nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_break:the_nios2_nios2_cpu_nios2_oci_break " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_break\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_break:the_nios2_nios2_cpu_nios2_oci_break\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_break" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_xbrk nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_xbrk:the_nios2_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_xbrk:the_nios2_nios2_cpu_nios2_oci_xbrk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_dbrk nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_dbrk:the_nios2_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_dbrk:the_nios2_nios2_cpu_nios2_oci_dbrk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_itrace nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_itrace:the_nios2_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_itrace:the_nios2_nios2_cpu_nios2_oci_itrace\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_dtrace nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_dtrace:the_nios2_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_dtrace:the_nios2_nios2_cpu_nios2_oci_dtrace\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_td_mode nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_dtrace:the_nios2_nios2_cpu_nios2_oci_dtrace\|nios2_nios2_cpu_nios2_oci_td_mode:nios2_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_dtrace:the_nios2_nios2_cpu_nios2_oci_dtrace\|nios2_nios2_cpu_nios2_oci_td_mode:nios2_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "nios2_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_fifo nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo\|nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo\|nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo\|nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo\|nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_fifo_cnt_inc nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo\|nios2_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios2_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_fifo:the_nios2_nios2_cpu_nios2_oci_fifo\|nios2_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios2_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_pib nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_pib:the_nios2_nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_pib\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_pib:the_nios2_nios2_cpu_nios2_oci_pib\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_pib" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_oci_im nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_im:the_nios2_nios2_cpu_nios2_oci_im " "Elaborating entity \"nios2_nios2_cpu_nios2_oci_im\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_oci_im:the_nios2_nios2_cpu_nios2_oci_im\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_oci_im" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_avalon_reg nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_avalon_reg:the_nios2_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_avalon_reg:the_nios2_nios2_cpu_nios2_avalon_reg\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_nios2_ocimem nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem " "Elaborating entity \"nios2_nios2_cpu_nios2_ocimem\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_nios2_ocimem" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_ociram_sp_ram_module nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios2_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "nios2_nios2_cpu_ociram_sp_ram" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284912949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284912949 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603284912949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284913013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284913013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|nios2_nios2_cpu_ociram_sp_ram_module:nios2_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_debug_slave_wrapper nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "the_nios2_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_debug_slave_tck nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_tck:the_nios2_nios2_cpu_debug_slave_tck " "Elaborating entity \"nios2_nios2_cpu_debug_slave_tck\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_tck:the_nios2_nios2_cpu_debug_slave_tck\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" "the_nios2_nios2_cpu_debug_slave_tck" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_cpu_debug_slave_sysclk nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" "the_nios2_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" "nios2_nios2_cpu_debug_slave_phy" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913435 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603284913435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_onchip_memory2_0 nios2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2_onchip_memory2_0\" for hierarchy \"nios2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios2/synthesis/nios2.v" "onchip_memory2_0" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603284913552 ""}  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603284913552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/altsyncram_uoc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284913654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284913654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284913823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284913823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284913896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284913896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/altsyncram_uoc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_switches nios2_switches:switches " "Elaborating entity \"nios2_switches\" for hierarchy \"nios2_switches:switches\"" {  } { { "nios2/synthesis/nios2.v" "switches" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0 nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_mm_interconnect_0\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_0" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284913916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router " "Elaborating entity \"nios2_mm_interconnect_0_router\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_default_decode nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002 nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_mm_interconnect_0_router_002\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_002" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002_default_decode nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_irq_mapper nios2_irq_mapper:irq_mapper " "Elaborating entity \"nios2_irq_mapper\" for hierarchy \"nios2_irq_mapper:irq_mapper\"" {  } { { "nios2/synthesis/nios2.v" "irq_mapper" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller_001" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/nios2.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284914820 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603284916656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.21.14:55:21 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl " "2020.10.21.14:55:21 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284921468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284950261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284950424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284968803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284972012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284975176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284978710 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284978755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284978756 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603284979534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/alt_sld_fab.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/ip/sld78a6c0c4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284979836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284979836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284979928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284979928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284979930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284979930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284980005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284980005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284980117 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284980117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284980117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603284980196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284980196 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603284985418 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2878 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3878 -1 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3500 -1 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 398 -1 0 } } { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/logiciel/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/nios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1603284985788 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1603284985789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284988211 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603284990144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/DE10_LITE.map.smsg " "Generated suppressed messages file C:/Users/Kasim/Desktop/Systemes-embarques/FPGA/Altera/DE10/DE10_Project/DE10_LITE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284990785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603284994297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603284994297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2302 " "Implemented 2302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603284996056 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603284996056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2089 " "Implemented 2089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603284996056 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603284996056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603284996056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603284996103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 14:56:36 2020 " "Processing ended: Wed Oct 21 14:56:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603284996103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603284996103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603284996103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603284996103 ""}
