{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522513749398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522513749400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:29:09 2018 " "Processing started: Sat Mar 31 18:29:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522513749400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522513749400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522513749401 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522513749647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750164 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750165 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750167 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750186 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-comportament " "Found design unit 1: memory-comportament" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750188 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750189 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750192 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750193 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750195 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750197 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750198 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522513750198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522513750198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAMController " "Elaborating entity \"SRAMController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522513750289 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(47) " "VHDL Process Statement warning at SRAMController.vhd(47): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750293 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(53) " "VHDL Process Statement warning at SRAMController.vhd(53): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(62) " "VHDL Process Statement warning at SRAMController.vhd(62): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(63) " "VHDL Process Statement warning at SRAMController.vhd(63): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(64) " "VHDL Process Statement warning at SRAMController.vhd(64): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(74) " "VHDL Process Statement warning at SRAMController.vhd(74): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(78) " "VHDL Process Statement warning at SRAMController.vhd(78): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(81) " "VHDL Process Statement warning at SRAMController.vhd(81): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750294 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(83) " "VHDL Process Statement warning at SRAMController.vhd(83): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522513750295 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_ADDR SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750295 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750295 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750295 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750296 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750296 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750296 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750296 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522513750296 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750297 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750297 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750298 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750299 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750300 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750300 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750300 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750300 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750300 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750300 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750300 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750301 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_OE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750302 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[16\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[17\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522513750303 "|SRAMController"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SRAM_OE_N\$latch SRAM_CE_N\$latch " "Duplicate LATCH primitive \"SRAM_OE_N\$latch\" merged with LATCH primitive \"SRAM_CE_N\$latch\"" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522513750700 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1522513750700 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522513750721 "|SRAMController|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522513750721 "|SRAMController|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522513750721 "|SRAMController|SRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522513750721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522513750931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522513750931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522513751020 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522513751020 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522513751020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522513751020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522513751020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522513751031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:29:11 2018 " "Processing ended: Sat Mar 31 18:29:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522513751031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522513751031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522513751031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522513751031 ""}
