// Seed: 1662493096
`timescale 1 ps / 1ps
module module_0;
  reg id_0;
  assign id_0 = 1;
  tri1  id_1;
  tri   id_2 = id_1;
  logic id_3;
  reg   id_4;
  logic id_5;
  always @(posedge 1) begin
    if (1) id_2[1] <= 1;
    id_4 <= 1;
    id_0 <= id_4 < 1;
  end
  always @(*) begin
    SystemTFIdentifier;
  end
  logic id_6;
endmodule
