<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_197_3</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %stddev_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %stddev

]]></Node>
<StgValue><ssdm name="stddev_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean

]]></Node>
<StgValue><ssdm name="mean_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc27.i:0 %i_12 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27.i:2 %icmp_ln197 = icmp_eq  i16 %i_12, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc27.i:4 %add_ln197 = add i16 %i_12, i16 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.i:5 %br_ln197 = br i1 %icmp_ln197, void %for.inc27.i.split, void %if.end68.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="16">
<![CDATA[
for.inc27.i.split:0 %i_24_cast = zext i16 %i_12

]]></Node>
<StgValue><ssdm name="i_24_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.split:2 %x_addr = getelementptr i32 %x, i64 0, i64 %i_24_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="15">
<![CDATA[
for.inc27.i.split:3 %x_load = load i15 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.i.split:10 %store_ln197 = store i16 %add_ln197, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="15">
<![CDATA[
for.inc27.i.split:3 %x_load = load i15 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:4 %sub22_i = fsub i32 %x_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="sub22_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:4 %sub22_i = fsub i32 %x_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="sub22_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="37" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:4 %sub22_i = fsub i32 %x_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="sub22_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="38" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:4 %sub22_i = fsub i32 %x_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="sub22_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="39" st_id="7" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="40" st_id="8" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="41" st_id="9" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="42" st_id="10" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="43" st_id="11" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="44" st_id="12" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="45" st_id="13" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="46" st_id="14" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="47" st_id="15" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i.split:5 %y = fdiv i32 %sub22_i, i32 %stddev_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="48" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc27.i.split:6 %bitcast_ln200 = bitcast i32 %y

]]></Node>
<StgValue><ssdm name="bitcast_ln200"/></StgValue>
</operation>

<operation id="49" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc27.i.split:7 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln200, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="54" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
if.end68.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="50" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.i.split:1 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="51" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.split:8 %buf2_addr = getelementptr i16 %buf2, i64 0, i64 %i_24_cast

]]></Node>
<StgValue><ssdm name="buf2_addr"/></StgValue>
</operation>

<operation id="52" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
for.inc27.i.split:9 %store_ln200 = store i16 %trunc_ln, i15 %buf2_addr

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="53" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.i.split:11 %br_ln197 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
