/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [6:0] _02_;
  reg [2:0] _03_;
  wire [5:0] _04_;
  reg [6:0] _05_;
  wire [6:0] _06_;
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [15:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [17:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_13z[1] & in_data[86]);
  assign celloutsig_0_20z = ~(celloutsig_0_4z & celloutsig_0_2z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[2] | celloutsig_0_2z) & in_data[65]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[2] | celloutsig_1_0z) & (celloutsig_1_2z[7] | in_data[164]));
  assign celloutsig_1_13z = ~((celloutsig_1_3z[0] | celloutsig_1_12z[3]) & (celloutsig_1_5z | celloutsig_1_8z));
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_0z);
  assign celloutsig_0_14z = celloutsig_0_0z[2] | ~(in_data[74]);
  assign celloutsig_0_19z = celloutsig_0_13z[1] | ~(celloutsig_0_3z);
  assign celloutsig_0_30z = celloutsig_0_27z[0] ^ celloutsig_0_1z[2];
  assign celloutsig_1_16z = celloutsig_1_8z ^ celloutsig_1_2z[5];
  assign celloutsig_0_22z = celloutsig_0_9z ^ celloutsig_0_0z[1];
  assign celloutsig_0_23z = _00_ ^ celloutsig_0_16z;
  assign celloutsig_0_28z = celloutsig_0_22z ^ celloutsig_0_14z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[127]);
  assign celloutsig_1_12z = in_data[162:158] + { celloutsig_1_9z[3:0], celloutsig_1_8z };
  assign celloutsig_0_27z = { _02_[6:3], _00_, celloutsig_0_2z, celloutsig_0_22z } + { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_29z = { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_12z } + { in_data[39:35], celloutsig_0_9z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_17z[8:6];
  reg [5:0] _25_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 6'h00;
    else _25_ <= { celloutsig_0_1z[6:2], celloutsig_0_5z };
  assign { _04_[5], _02_[6:3], _00_ } = _25_;
  reg [15:0] _26_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _26_ <= 16'h0000;
    else _26_ <= { in_data[144:132], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_13z };
  assign out_data[143:128] = _26_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 7'h00;
    else _05_ <= celloutsig_0_1z[6:0];
  reg [6:0] _28_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 7'h00;
    else _28_ <= { _05_[2:1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_19z };
  assign { _01_[4:1], _06_[2:0] } = _28_;
  assign celloutsig_0_11z = { _05_[3:0], celloutsig_0_9z, celloutsig_0_5z } & { _04_[5], _02_[6:3], _00_ };
  assign celloutsig_0_33z = { celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_14z } / { 1'h1, celloutsig_0_1z[7:0], celloutsig_0_29z };
  assign celloutsig_0_46z = { celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_3z } / { 1'h1, celloutsig_0_39z[9:3] };
  assign celloutsig_1_2z = in_data[127:107] / { 1'h1, in_data[111:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_8z } && { celloutsig_1_2z[4:1], celloutsig_1_11z };
  assign celloutsig_0_16z = { _02_[5:4], celloutsig_0_5z } && { celloutsig_0_11z[2:1], celloutsig_0_4z };
  assign celloutsig_1_7z = ! celloutsig_1_3z[8:1];
  assign celloutsig_1_10z = ! { celloutsig_1_9z[3:2], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_2z = ! in_data[64:55];
  assign celloutsig_0_26z = { _05_[6:2], celloutsig_0_2z, celloutsig_0_14z } || { in_data[59:57], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_21z };
  assign celloutsig_1_8z = in_data[161:153] < { celloutsig_1_2z[14:8], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[36:33], 2'h3, celloutsig_0_0z, celloutsig_0_4z } < { in_data[9:3], celloutsig_0_5z, celloutsig_0_3z, 1'h1, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_0z[3:2], celloutsig_0_9z, celloutsig_0_20z } < { celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_10z = { _04_[5], _02_[6:5] } % { 1'h1, in_data[46:45] };
  assign celloutsig_0_1z = in_data[93:81] % { 1'h1, in_data[9:2], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[77] ? in_data[35:32] : in_data[88:85];
  assign celloutsig_0_39z = celloutsig_0_30z ? celloutsig_0_1z[12:2] : celloutsig_0_35z[11:1];
  assign celloutsig_0_51z = celloutsig_0_33z[11] ? celloutsig_0_13z : celloutsig_0_46z[7:5];
  assign celloutsig_1_3z = in_data[100] ? in_data[113:105] : { in_data[126:119], celloutsig_1_0z };
  assign celloutsig_0_12z = _05_[6] ? { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } : { in_data[23:20], 1'h1 };
  assign celloutsig_0_17z = celloutsig_0_3z ? { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_9z } : { celloutsig_0_1z[5:0], celloutsig_0_13z };
  assign celloutsig_0_35z = ~ { celloutsig_0_18z[9:1], celloutsig_0_15z, celloutsig_0_34z, _01_[4:1], _06_[2:0] };
  assign celloutsig_0_50z = ~ { celloutsig_0_17z[6:3], celloutsig_0_22z, celloutsig_0_28z, _03_ };
  assign celloutsig_1_9z = ~ { celloutsig_1_2z[11:5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_3z = | { in_data[49:47], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_11z = | { celloutsig_1_3z[7:2], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_2z[17];
  assign celloutsig_0_34z = ~^ { celloutsig_0_24z, celloutsig_0_18z[9:1], celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_26z, 1'h1, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_28z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_3z[7:0], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_12z[3], celloutsig_0_9z, celloutsig_0_2z } >> celloutsig_0_11z[5:3];
  assign celloutsig_0_5z = ~((celloutsig_0_0z[1] & celloutsig_0_0z[3]) | celloutsig_0_4z);
  assign celloutsig_1_0z = ~((in_data[143] & in_data[171]) | in_data[157]);
  assign celloutsig_0_24z = ~((celloutsig_0_13z[0] & celloutsig_0_17z[0]) | celloutsig_0_2z);
  assign celloutsig_0_18z[9:1] = celloutsig_0_1z[9:1] & { celloutsig_0_0z[1], celloutsig_0_5z, _04_[5], _02_[6:3], _00_, celloutsig_0_3z };
  assign _01_[0] = celloutsig_0_30z;
  assign _02_[2:0] = { _00_, celloutsig_0_2z, celloutsig_0_22z };
  assign _04_[4:0] = { _02_[6:3], _00_ };
  assign _06_[6:3] = _01_[4:1];
  assign celloutsig_0_18z[0] = celloutsig_0_2z;
  assign { out_data[96], out_data[40:32], out_data[2:0] } = { celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
