#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 22 09:54:16 2023
# Process ID: 1720
# Current directory: C:/Travail/s4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11496 C:\Travail\s4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/Travail/s4InfoAtelier4/vivado.log
# Journal file: C:/Travail/s4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Travail/s4InfoAtelier4/s4InfoAtelier4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.531 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Reading block design file <C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Successfully read diagram <atelier4> from block design file <C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
Wrote  : <C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ui/bd_3fe9f658.ui> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1383.391 ; gain = 273.676
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1383.391 ; gain = 273.676
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1830.117 ; gain = 0.000
[Wed Mar 22 09:59:45 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 09:59:45 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:01:17 . Memory (MB): peak = 1830.117 ; gain = 371.613
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
[Wed Mar 22 10:28:01 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 10:28:01 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1971.145 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
[Wed Mar 22 10:49:44 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 10:49:44 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:01:10 . Memory (MB): peak = 2145.055 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
[Wed Mar 22 11:30:47 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 11:30:47 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:01:15 . Memory (MB): peak = 2253.594 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.801 ; gain = 20.891
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2346.270 ; gain = 0.000
[Wed Mar 22 11:43:10 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 11:43:10 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:16 . Memory (MB): peak = 2346.270 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.773 ; gain = 21.582
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
generate_target Simulation [get_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 2454.645 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd] -directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/sim_scripts -ip_user_files_dir C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files -ipstatic_source_dir C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/modelsim} {questa=C:/Travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/questa} {riviera=C:/Travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/riviera} {activehdl=C:/Travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'atelier4_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj atelier4_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atelier4_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atelier4_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_processing_system7_0_0/sim/atelier4_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atelier4_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31
INFO: [VRFC 10-311] analyzing module clk_map_imp_WAD2WF
INFO: [VRFC 10-311] analyzing module i_nodes_imp_1EEUOZL
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_133TYD0
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1P96GPK
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_178QCQC
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_I97R72
INFO: [VRFC 10-311] analyzing module m02_exit_pipeline_imp_194HR5G
INFO: [VRFC 10-311] analyzing module m02_nodes_imp_H3YU2D
INFO: [VRFC 10-311] analyzing module m03_exit_pipeline_imp_1EDBTKK
INFO: [VRFC 10-311] analyzing module m03_nodes_imp_18KNFLV
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_4EAGXJ
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_7BIKH9
INFO: [VRFC 10-311] analyzing module switchboards_imp_VIKX15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_de31_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_de31_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_de31_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_de31_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_de31_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_de31_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_de31_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_de31_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_de31_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_de31_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_de31_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_de31_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_de31_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_de31_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_de31_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_de31_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_de31_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_de31_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_de31_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_de31_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_de31_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_de31_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_de31_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_de31_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_de31_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_de31_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_de31_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_de31_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_de31_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_de31_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_de31_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_de31_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_de31_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_de31_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_de31_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_de31_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_de31_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_de31_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_de31_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m01e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_de31_m02s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m02s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_de31_m02arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m02arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_de31_m02rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m02rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_de31_m02awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m02awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_de31_m02wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m02wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_de31_m02bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m02bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_de31_m02e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m02e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_de31_m03s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m03s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_de31_m03arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m03arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_de31_m03rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m03rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_de31_m03awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m03awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_de31_m03wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m03wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_54/sim/bd_de31_m03bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m03bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_55/sim/bd_de31_m03e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_de31_m03e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/sim/atelier4_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atelier4_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0
INFO: [VRFC 10-311] analyzing module clk_map_imp_FM4AGO
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1HIXSF7
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_146YTQN
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_ISRH9C
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_NZSEUY
INFO: [VRFC 10-311] analyzing module s01_entry_pipeline_imp_1O4K92S
INFO: [VRFC 10-311] analyzing module s01_nodes_imp_1KGBGI4
INFO: [VRFC 10-311] analyzing module switchboards_imp_H2VBXQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_1ef0_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_1ef0_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_1ef0_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_1ef0_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_1ef0_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_1ef0_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_1ef0_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_1ef0_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_1ef0_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_1ef0_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_1ef0_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_1ef0_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_1ef0_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_1ef0_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_1ef0_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_1ef0_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_1ef0_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_1ef0_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_1ef0_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_1ef0_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_1ef0_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_1ef0_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_1ef0_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_1ef0_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_27/sim/bd_1ef0_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_28/sim/bd_1ef0_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_1ef0_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/sim/atelier4_smartconnect_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atelier4_smartconnect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/sim/atelier4_v_axi4s_vid_out_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atelier4_v_axi4s_vid_out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/sim/bd_0cc7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7
INFO: [VRFC 10-311] analyzing module clk_map_imp_SOQOCP
INFO: [VRFC 10-311] analyzing module i_nodes_imp_1A7JDWN
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_18C4U8I
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1LPL5BY
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_11ZC1QQ
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_N0I5VS
INFO: [VRFC 10-311] analyzing module m02_exit_pipeline_imp_1DA34IA
INFO: [VRFC 10-311] analyzing module m02_nodes_imp_CX4DQR
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_80J7RL
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_2LGW0B
INFO: [VRFC 10-311] analyzing module switchboards_imp_RDLVZ3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_0/sim/bd_0cc7_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_2/sim/bd_0cc7_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_3/sim/bd_0cc7_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_4/sim/bd_0cc7_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_5/sim/bd_0cc7_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_6/sim/bd_0cc7_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_7/sim/bd_0cc7_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_8/sim/bd_0cc7_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_9/sim/bd_0cc7_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_10/sim/bd_0cc7_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_11/sim/bd_0cc7_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_12/sim/bd_0cc7_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_13/sim/bd_0cc7_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_14/sim/bd_0cc7_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_15/sim/bd_0cc7_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_16/sim/bd_0cc7_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_17/sim/bd_0cc7_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_18/sim/bd_0cc7_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_19/sim/bd_0cc7_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_20/sim/bd_0cc7_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_21/sim/bd_0cc7_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_22/sim/bd_0cc7_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_23/sim/bd_0cc7_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_24/sim/bd_0cc7_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_25/sim/bd_0cc7_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_26/sim/bd_0cc7_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_27/sim/bd_0cc7_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_28/sim/bd_0cc7_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_29/sim/bd_0cc7_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_30/sim/bd_0cc7_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_31/sim/bd_0cc7_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_32/sim/bd_0cc7_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_33/sim/bd_0cc7_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_34/sim/bd_0cc7_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_35/sim/bd_0cc7_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_36/sim/bd_0cc7_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_37/sim/bd_0cc7_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_38/sim/bd_0cc7_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_39/sim/bd_0cc7_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m01e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_40/sim/bd_0cc7_m02s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m02s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_41/sim/bd_0cc7_m02arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m02arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_42/sim/bd_0cc7_m02rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m02rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_43/sim/bd_0cc7_m02awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m02awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_44/sim/bd_0cc7_m02wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m02wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_45/sim/bd_0cc7_m02bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m02bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_46/sim/bd_0cc7_m02e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0cc7_m02e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_0/sim/bd_0837_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_AXIvideo2MultiPixStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_AXIvideo2MultiPixStream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_Block_split4_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_Block_split4_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_CTRL_s_axi
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_CTRL_s_axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w8_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w8_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w8_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w8_d3_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w10_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w10_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w10_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w10_d4_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w11_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w11_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w11_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w24_d16_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w24_d16_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w24_d16_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_MultiPixStream2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_MultiPixStream2AXIvideo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_reg_unsigned_short_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_reg_unsigned_short_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_regslice_both
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_v_vcresampler_core_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_start_for_v_vcresampler_core_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_start_for_v_vcresampler_core_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vcresampler_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_vscale_core_polyphase
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vscaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0_v_vscaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/sim/bd_0837_vsc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_vsc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_AXIvideo2MultiPixStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_AXIvideo2MultiPixStream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_Block_split1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_Block_split1_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_Block_split12_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_Block_split12_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_CTRL_s_axi
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_CTRL_s_axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w1_d6_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w1_d6_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d7_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w1_d7_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w1_d7_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w8_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w8_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w24_d16_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w24_d16_S_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_fifo_w24_d16_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_hscale_core_polyphase
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_polyphase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_hscale_polyphase
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_MultiPixStream2AXIvideo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mux_32_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mux_32_8_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mux_83_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_mux_83_8_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_reg_ap_uint_9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_reg_ap_uint_9_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_regslice_both
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_Block_split1_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_Block_split1_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_Block_split1_proc_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hcresampler_core_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_v_hcresampler_core_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_v_hcresampler_core_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hscaler_entry32_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_v_hscaler_entry32_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_v_hscaler_entry32_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_vcresampler_core_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_v_vcresampler_core_U0_shiftReg
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_start_for_v_vcresampler_core_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hcresampler_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_hcresampler_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hcresampler_core26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_hcresampler_core26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler_entry4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_hscaler_entry4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler_entry32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_hscaler_entry32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_vcresampler_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0_v_hscaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/sim/bd_0837_hsc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_hsc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/tdata_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/tuser_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/tstrb_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tstrb_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/tkeep_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/tid_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tid_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/tdest_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdest_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/tlast_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlast_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/top_bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/sim/bd_0837_input_size_set_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_input_size_set_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/sim/bd_0837_axis_register_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_axis_register_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_7/sim/bd_0837_axis_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_axis_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_8/sim/bd_0837_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_9/sim/bd_0837_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0837_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj atelier4_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/ppu_package.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/BackGroundManager.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'BackGroundManager'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/Datapath.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/colorConverter.vhdl" into library work
INFO: [VRFC 10-3107] analyzing entity 'colorConverter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_package.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'tile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/new/testPatternGen2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testPatternGen2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_axi_vdma_0_0/sim/atelier4_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_axi_vdma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ipshared/91fd/hdl/mycolorRegister_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mycolorRegister_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ipshared/91fd/hdl/mycolorRegister_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mycolorRegister_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_mycolorRegister_0_0/sim/atelier4_mycolorRegister_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_mycolorRegister_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/sim/atelier4_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ipshared/d57c/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ipshared/d57c/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ipshared/d57c/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ipshared/d57c/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ipshared/d57c/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ipshared/d57c/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ipshared/d57c/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_rgb2dvi_0_0/sim/atelier4_rgb2dvi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_rgb2dvi_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_de31_psr0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_de31_psr0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_de31_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_de31_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_de31_psr_aclk1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_de31_psr_aclk1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_1ef0_psr0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_1ef0_psr0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_1ef0_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_1ef0_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_1ef0_psr_aclk1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_1ef0_psr_aclk1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/sim/bd_0cc7_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_0cc7_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/sim/bd_0837_rst_axis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_0837_rst_axis_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/sim/bd_0837_reset_sel_axis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_0837_reset_sel_axis_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/sim/bd_0837.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_0837'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/sim/atelier4_v_proc_ss_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_v_proc_ss_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_tc_0_0/sim/atelier4_v_tc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_v_tc_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ipshared/7229/hdl/pixelDataToVideoStream_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixelDataToVideoStream_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ipshared/7229/hdl/pixelDataToVideoStream_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixelDataToVideoStream_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/sim/atelier4_pixelDataToVideoStre_0_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_pixelDataToVideoStre_0_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_testPatternGen2_0_0/sim/atelier4_testPatternGen2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_testPatternGen2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/sim/atelier4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atelier4_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2454.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '35' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_vdma_v6_3_10 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L v_tc_v6_2_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot atelier4_wrapper_behav xil_defaultlib.atelier4_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_vdma_v6_3_10 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L v_tc_v6_2_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot atelier4_wrapper_behav xil_defaultlib.atelier4_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-4969] module 'axi_vdma_v6_3_10_axis_register_slice_v1_0_axis_register_slice' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v:978]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_processing_system7_0_0/sim/atelier4_processing_system7_0_0.v:281]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2061]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2068]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2075]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1001]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1008]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1015]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/sim/bd_0cc7.v:1583]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_10.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.dvi_constants
Compiling package work.ppu_package
Compiling package work.tile_package
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package v_tc_v6_2_1.video_ctrl_pkg
Compiling package v_tc_v6_2_1.hwt_pkg
Compiling module xil_defaultlib.glbl
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mm2s_axis_dwidth_converter [\axi_vdma_mm2s_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vregister [axi_vdma_vregister_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vaddrreg_mux [axi_vdma_vaddrreg_mux_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_greycoder [axi_vdma_greycoder_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_10.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_m_axis_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_s2mm_axis_dwidth_converter [\axi_vdma_s2mm_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_10.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_family="zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture atelier4_axi_vdma_0_0_arch of entity xil_defaultlib.atelier4_axi_vdma_0_0 [atelier4_axi_vdma_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.atelier4_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.atelier4_clk_wiz_0_0
Compiling architecture arch_imp of entity xil_defaultlib.mycolorRegister_v1_0_S00_AXI [mycolorregister_v1_0_s00_axi_def...]
Compiling architecture arch_imp of entity xil_defaultlib.mycolorRegister_v1_0 [mycolorregister_v1_0_default]
Compiling architecture atelier4_mycolorregister_0_0_arch of entity xil_defaultlib.atelier4_mycolorRegister_0_0 [atelier4_mycolorregister_0_0_def...]
Compiling architecture arch_imp of entity xil_defaultlib.pixelDataToVideoStream_v1_0_S00_AXI [pixeldatatovideostream_v1_0_s00_...]
Compiling architecture arch_imp of entity xil_defaultlib.pixelDataToVideoStream_v1_0 [pixeldatatovideostream_v1_0_defa...]
Compiling architecture atelier4_pixeldatatovideostre_0_3_arch of entity xil_defaultlib.atelier4_pixelDataToVideoStre_0_3 [atelier4_pixeldatatovideostre_0_...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture atelier4_proc_sys_reset_0_0_arch of entity xil_defaultlib.atelier4_proc_sys_reset_0_0 [atelier4_proc_sys_reset_0_0_defa...]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_f...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_d...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10(C...
Compiling module xil_defaultlib.atelier4_processing_system7_0_0
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=20,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkrange=3,kclkprimit...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkrange=3,krstactiveh...]
Compiling architecture atelier4_rgb2dvi_0_0_arch of entity xil_defaultlib.atelier4_rgb2dvi_0_0 [atelier4_rgb2dvi_0_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_de31_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_de31_psr0_0_arch of entity xil_defaultlib.bd_de31_psr0_0 [bd_de31_psr0_0_default]
Compiling architecture bd_de31_psr_aclk_0_arch of entity xil_defaultlib.bd_de31_psr_aclk_0 [bd_de31_psr_aclk_0_default]
Compiling architecture bd_de31_psr_aclk1_0_arch of entity xil_defaultlib.bd_de31_psr_aclk1_0 [bd_de31_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_WAD2WF
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_133TYD0
Compiling module xil_defaultlib.bd_de31_m00arn_0
Compiling module xil_defaultlib.bd_de31_m00awn_0
Compiling module xil_defaultlib.bd_de31_m00bn_0
Compiling module xil_defaultlib.bd_de31_m00rn_0
Compiling module xil_defaultlib.bd_de31_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1P96GPK
Compiling module xil_defaultlib.bd_de31_m00s2a_0
Compiling module xil_defaultlib.bd_de31_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_178QCQC
Compiling module xil_defaultlib.bd_de31_m01arn_0
Compiling module xil_defaultlib.bd_de31_m01awn_0
Compiling module xil_defaultlib.bd_de31_m01bn_0
Compiling module xil_defaultlib.bd_de31_m01rn_0
Compiling module xil_defaultlib.bd_de31_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_I97R72
Compiling module xil_defaultlib.bd_de31_m01s2a_0
Compiling module xil_defaultlib.bd_de31_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_194HR5G
Compiling module xil_defaultlib.bd_de31_m02arn_0
Compiling module xil_defaultlib.bd_de31_m02awn_0
Compiling module xil_defaultlib.bd_de31_m02bn_0
Compiling module xil_defaultlib.bd_de31_m02rn_0
Compiling module xil_defaultlib.bd_de31_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_H3YU2D
Compiling module xil_defaultlib.bd_de31_m02s2a_0
Compiling module xil_defaultlib.bd_de31_m03e_0
Compiling module xil_defaultlib.m03_exit_pipeline_imp_1EDBTKK
Compiling module xil_defaultlib.bd_de31_m03arn_0
Compiling module xil_defaultlib.bd_de31_m03awn_0
Compiling module xil_defaultlib.bd_de31_m03bn_0
Compiling module xil_defaultlib.bd_de31_m03rn_0
Compiling module xil_defaultlib.bd_de31_m03wn_0
Compiling module xil_defaultlib.m03_nodes_imp_18KNFLV
Compiling module xil_defaultlib.bd_de31_m03s2a_0
Compiling module xil_defaultlib.bd_de31_s00a2s_0
Compiling module xil_defaultlib.bd_de31_s00mmu_0
Compiling module xil_defaultlib.bd_de31_s00sic_0
Compiling module xil_defaultlib.bd_de31_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_4EAGXJ
Compiling module xil_defaultlib.bd_de31_sarn_0
Compiling module xil_defaultlib.bd_de31_sawn_0
Compiling module xil_defaultlib.bd_de31_sbn_0
Compiling module xil_defaultlib.bd_de31_srn_0
Compiling module xil_defaultlib.bd_de31_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_7BIKH9
Compiling module xil_defaultlib.bd_de31_arinsw_0
Compiling module xil_defaultlib.bd_de31_aroutsw_0
Compiling module xil_defaultlib.bd_de31_awinsw_0
Compiling module xil_defaultlib.bd_de31_awoutsw_0
Compiling module xil_defaultlib.bd_de31_binsw_0
Compiling module xil_defaultlib.bd_de31_boutsw_0
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_arni_0
Compiling module xil_defaultlib.bd_de31_awni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_bni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_rni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1EEUOZL
Compiling module xil_defaultlib.bd_de31_rinsw_0
Compiling module xil_defaultlib.bd_de31_routsw_0
Compiling module xil_defaultlib.bd_de31_winsw_0
Compiling module xil_defaultlib.bd_de31_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_VIKX15
Compiling module xil_defaultlib.bd_de31
Compiling module xil_defaultlib.atelier4_smartconnect_0_0
Compiling module xil_defaultlib.bd_1ef0_one_0
Compiling architecture bd_1ef0_psr0_0_arch of entity xil_defaultlib.bd_1ef0_psr0_0 [bd_1ef0_psr0_0_default]
Compiling architecture bd_1ef0_psr_aclk_0_arch of entity xil_defaultlib.bd_1ef0_psr_aclk_0 [bd_1ef0_psr_aclk_0_default]
Compiling architecture bd_1ef0_psr_aclk1_0_arch of entity xil_defaultlib.bd_1ef0_psr_aclk1_0 [bd_1ef0_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_FM4AGO
Compiling module xil_defaultlib.bd_1ef0_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1HIXSF7
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xil_defaultlib.bd_1ef0_m00arn_0
Compiling module xil_defaultlib.bd_1ef0_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=25...
Compiling module xil_defaultlib.bd_1ef0_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=27...
Compiling module xil_defaultlib.bd_1ef0_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_1ef0_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_146YTQN
Compiling module xil_defaultlib.bd_1ef0_m00s2a_0
Compiling module xil_defaultlib.bd_1ef0_s00a2s_0
Compiling module xil_defaultlib.bd_1ef0_s00mmu_0
Compiling module xil_defaultlib.bd_1ef0_s00sic_0
Compiling module xil_defaultlib.bd_1ef0_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_ISRH9C
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_1ef0_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_1ef0_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_NZSEUY
Compiling module xil_defaultlib.bd_1ef0_s01a2s_0
Compiling module xil_defaultlib.bd_1ef0_s01mmu_0
Compiling module xil_defaultlib.bd_1ef0_s01sic_0
Compiling module xil_defaultlib.bd_1ef0_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_1O4K92S
Compiling module xil_defaultlib.bd_1ef0_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=83...
Compiling module xil_defaultlib.bd_1ef0_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=28...
Compiling module xil_defaultlib.bd_1ef0_swn_0
Compiling module xil_defaultlib.s01_nodes_imp_1KGBGI4
Compiling module xil_defaultlib.bd_1ef0_arsw_0
Compiling module xil_defaultlib.bd_1ef0_awsw_0
Compiling module xil_defaultlib.bd_1ef0_bsw_0
Compiling module xil_defaultlib.bd_1ef0_rsw_0
Compiling module xil_defaultlib.bd_1ef0_wsw_0
Compiling module xil_defaultlib.switchboards_imp_H2VBXQ
Compiling module xil_defaultlib.bd_1ef0
Compiling module xil_defaultlib.atelier4_smartconnect_0_1
Compiling architecture behavioral of entity work.BackGroundManager [backgroundmanager_default]
Compiling architecture behavioral of entity work.tile [tile_default]
Compiling architecture behavioral of entity work.colorConverter [colorconverter_default]
Compiling architecture behavioral of entity work.Datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.testPatternGen2 [testpatterngen2_default]
Compiling architecture atelier4_testpatterngen2_0_0_arch of entity xil_defaultlib.atelier4_testPatternGen2_0_0 [atelier4_testpatterngen2_0_0_def...]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_cdc_sing...
Compiling module xpm.xpm_fifo_rst_default_5
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_fifo_syn...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_coupler(...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_sync_def...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_formatte...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11(C_FAMILY...
Compiling module xil_defaultlib.atelier4_v_axi4s_vid_out_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bd_0837_axis_fifo_0
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module xil_defaultlib.bd_0837_axis_register_slice_0_0
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi(C_S_AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler_entry4
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler_entry32
Compiling module xil_defaultlib.bd_0837_hsc_0_Block_split1_proc
Compiling module xil_defaultlib.bd_0837_hsc_0_Block_split12_proc
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_AXIvideo2MultiPixS...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_mux_83_8_1_1(ID=1,...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_polyphase
Compiling module xil_defaultlib.bd_0837_hsc_0_reg_ap_uint_9_s
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hcresampler_core
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_mux_32_8_1_1(ID=1,...
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w8_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w8_d2_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d2_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d6_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d6_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d7_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d7_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w24_d16_S_shi...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w24_d16_S
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hscale...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hscale...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_Block_sp...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_Block_sp...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler(C_S_AXI_...
Compiling module xil_defaultlib.bd_0837_hsc_0
Compiling module axis_subset_converter_v1_1_22.axis_subset_converter_v1_1_22_co...
Compiling module xil_defaultlib.tdata_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tuser_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tid_bd_0837_input_size_set_0(C_S...
Compiling module xil_defaultlib.tdest_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tstrb_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tkeep_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tlast_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.top_bd_0837_input_size_set_0(C_F...
Compiling module xil_defaultlib.bd_0837_input_size_set_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_24.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_24.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture bd_0837_reset_sel_axis_0_arch of entity xil_defaultlib.bd_0837_reset_sel_axis_0 [bd_0837_reset_sel_axis_0_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_0837_rst_axis_0_arch of entity xil_defaultlib.bd_0837_rst_axis_0 [bd_0837_rst_axis_0_default]
Compiling module xil_defaultlib.bd_0cc7_one_0
Compiling architecture bd_0cc7_psr_aclk_0_arch of entity xil_defaultlib.bd_0cc7_psr_aclk_0 [bd_0cc7_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_SOQOCP
Compiling module xil_defaultlib.bd_0cc7_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_18C4U8I
Compiling module xil_defaultlib.bd_0cc7_m00arn_0
Compiling module xil_defaultlib.bd_0cc7_m00awn_0
Compiling module xil_defaultlib.bd_0cc7_m00bn_0
Compiling module xil_defaultlib.bd_0cc7_m00rn_0
Compiling module xil_defaultlib.bd_0cc7_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1LPL5BY
Compiling module xil_defaultlib.bd_0cc7_m00s2a_0
Compiling module xil_defaultlib.bd_0cc7_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_11ZC1QQ
Compiling module xil_defaultlib.bd_0cc7_m01arn_0
Compiling module xil_defaultlib.bd_0cc7_m01awn_0
Compiling module xil_defaultlib.bd_0cc7_m01bn_0
Compiling module xil_defaultlib.bd_0cc7_m01rn_0
Compiling module xil_defaultlib.bd_0cc7_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_N0I5VS
Compiling module xil_defaultlib.bd_0cc7_m01s2a_0
Compiling module xil_defaultlib.bd_0cc7_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_1DA34IA
Compiling module xil_defaultlib.bd_0cc7_m02arn_0
Compiling module xil_defaultlib.bd_0cc7_m02awn_0
Compiling module xil_defaultlib.bd_0cc7_m02bn_0
Compiling module xil_defaultlib.bd_0cc7_m02rn_0
Compiling module xil_defaultlib.bd_0cc7_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_CX4DQR
Compiling module xil_defaultlib.bd_0cc7_m02s2a_0
Compiling module xil_defaultlib.bd_0cc7_s00a2s_0
Compiling module xil_defaultlib.bd_0cc7_s00mmu_0
Compiling module xil_defaultlib.bd_0cc7_s00sic_0
Compiling module xil_defaultlib.bd_0cc7_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_80J7RL
Compiling module xil_defaultlib.bd_0cc7_sarn_0
Compiling module xil_defaultlib.bd_0cc7_sawn_0
Compiling module xil_defaultlib.bd_0cc7_sbn_0
Compiling module xil_defaultlib.bd_0cc7_srn_0
Compiling module xil_defaultlib.bd_0cc7_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_2LGW0B
Compiling module xil_defaultlib.bd_0cc7_arinsw_0
Compiling module xil_defaultlib.bd_0cc7_aroutsw_0
Compiling module xil_defaultlib.bd_0cc7_awinsw_0
Compiling module xil_defaultlib.bd_0cc7_awoutsw_0
Compiling module xil_defaultlib.bd_0cc7_binsw_0
Compiling module xil_defaultlib.bd_0cc7_boutsw_0
Compiling module xil_defaultlib.bd_0cc7_arni_0
Compiling module xil_defaultlib.bd_0cc7_awni_0
Compiling module xil_defaultlib.bd_0cc7_bni_0
Compiling module xil_defaultlib.bd_0cc7_rni_0
Compiling module xil_defaultlib.bd_0cc7_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1A7JDWN
Compiling module xil_defaultlib.bd_0cc7_rinsw_0
Compiling module xil_defaultlib.bd_0cc7_routsw_0
Compiling module xil_defaultlib.bd_0cc7_winsw_0
Compiling module xil_defaultlib.bd_0cc7_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_RDLVZ3
Compiling module xil_defaultlib.bd_0cc7
Compiling module xil_defaultlib.bd_0837_smartconnect_0_0
Compiling module xil_defaultlib.bd_0837_vsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_vsc_0_CTRL_s_axi
Compiling module xil_defaultlib.bd_0837_vsc_0_Block_split4_proc
Compiling module xil_defaultlib.bd_0837_vsc_0_reg_unsigned_short...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_AXIvideo2MultiPixS...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d2_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d4_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d4_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w32_d4_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w32_d4_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w11_d2_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w11_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d3_S_shift...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d3_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w24_d16_S_shi...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w24_d16_S
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vscaler
Compiling module xil_defaultlib.bd_0837_vsc_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.bd_0837_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.bd_0837_xlslice_1_0
Compiling architecture structure of entity xil_defaultlib.bd_0837 [bd_0837_default]
Compiling architecture atelier4_v_proc_ss_0_0_arch of entity xil_defaultlib.atelier4_v_proc_ss_0_0 [atelier4_v_proc_ss_0_0_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,IN...
Compiling architecture rtl of entity v_tc_v6_2_1.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_1.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_1.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture imp of entity v_tc_v6_2_1.v_tc [\v_tc(c_has_axi4_lite=0,c_gen_vi...]
Compiling architecture atelier4_v_tc_0_0_arch of entity xil_defaultlib.atelier4_v_tc_0_0 [atelier4_v_tc_0_0_default]
Compiling architecture structure of entity xil_defaultlib.atelier4 [atelier4_default]
Compiling architecture structure of entity xil_defaultlib.atelier4_wrapper
Built simulation snapshot atelier4_wrapper_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/xsim.dir/atelier4_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 12:03:52 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:03 . Memory (MB): peak = 2454.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '123' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "atelier4_wrapper_behav -key {Behavioral:sim_1:Functional:atelier4_wrapper} -tclbatch {atelier4_wrapper.tcl} -protoinst "protoinst_files/bd_de31.protoinst" -protoinst "protoinst_files/bd_1ef0.protoinst" -protoinst "protoinst_files/bd_0cc7.protoinst" -protoinst "protoinst_files/bd_0837.protoinst" -protoinst "protoinst_files/atelier4.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_de31.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m03_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m03_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_1ef0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_nodes/m00_aw_node/M_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_nodes/m00_w_node/S_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0cc7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0837.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_fifo/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_fifo/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_register_slice_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_register_slice_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/m_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/s_axi_CTRL
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/s_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//input_size_set/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//input_size_set/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//reset_sel_axis/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/m_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/s_axi_CTRL
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/s_axis_video
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/S_AXI_LITE
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Wavedata 42-559] Protocol instance "/atelier4_wrapper/atelier4_i//pixelDataToVideoStre_0/M00_AXIS" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/atelier4_wrapper/atelier4_i//v_axi4s_vid_out_0/video_in" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source atelier4_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_258  Scope: atelier4_wrapper.atelier4_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_45  Scope: atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_no_fsync_logic.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_no_fsync_logic/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_127  Scope: atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_no_fsync_logic.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.v_axi4s_vid_out_0.inst.COUPLER_INST.\generate_sync_fifo.FIFO_INST .XPM_FIFO_SYNC_INST.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_6867  Scope: atelier4_wrapper.atelier4_i.v_axi4s_vid_out_0.inst.COUPLER_INST.\generate_sync_fifo.FIFO_INST .XPM_FIFO_SYNC_INST.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.v_proc_ss_0.U0.axis_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_6949  Scope: atelier4_wrapper.atelier4_i.v_proc_ss_0.U0.axis_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
WARNING: 10 ns atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 10 ns atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP0.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
                  10 else checking line ......1
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2466.297 ; gain = 11.652
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atelier4_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:02:58 . Memory (MB): peak = 2466.297 ; gain = 11.652
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2471.902 ; gain = 0.000
[Wed Mar 22 12:10:44 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 12:10:44 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 2471.902 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
[Wed Mar 22 12:45:25 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 12:45:25 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 2615.043 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.008 ; gain = 1.129
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
[Wed Mar 22 13:24:02 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 13:24:02 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 2681.008 ; gain = 0.000
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2683.348 ; gain = 0.000
[Wed Mar 22 13:26:54 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 13:26:55 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2683.348 ; gain = 0.000
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2691.012 ; gain = 0.000
[Wed Mar 22 13:35:49 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 13:35:49 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 2691.012 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
[Wed Mar 22 13:50:06 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 13:50:06 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 2882.289 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2974.684 ; gain = 21.480
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2974.684 ; gain = 0.000
[Wed Mar 22 14:05:53 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 14:05:53 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:01:28 . Memory (MB): peak = 2974.684 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3054.695 ; gain = 21.426
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = 372ef54b4ddb9ee4; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = 55c4870e73f3df4c; cache size = 97.980 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = db1f6c6c552981e8; cache size = 97.980 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3054.695 ; gain = 0.000
[Wed Mar 22 14:39:20 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 22 14:39:20 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:01:31 . Memory (MB): peak = 3054.695 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'atelier4_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj atelier4_wrapper_vlog.prj"
"xvhdl --incr --relax -prj atelier4_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/BackGroundManager.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'BackGroundManager'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_vdma_v6_3_10 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L v_tc_v6_2_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot atelier4_wrapper_behav xil_defaultlib.atelier4_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_vdma_v6_3_10 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L v_tc_v6_2_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot atelier4_wrapper_behav xil_defaultlib.atelier4_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-4969] module 'axi_vdma_v6_3_10_axis_register_slice_v1_0_axis_register_slice' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v:978]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_processing_system7_0_0/sim/atelier4_processing_system7_0_0.v:281]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2061]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2068]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2075]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1001]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1008]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1015]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/sim/bd_0cc7.v:1583]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_10.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.dvi_constants
Compiling package work.ppu_package
Compiling package work.tile_package
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package v_tc_v6_2_1.video_ctrl_pkg
Compiling package v_tc_v6_2_1.hwt_pkg
Compiling module xil_defaultlib.glbl
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mm2s_axis_dwidth_converter [\axi_vdma_mm2s_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vregister [axi_vdma_vregister_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vaddrreg_mux [axi_vdma_vaddrreg_mux_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_greycoder [axi_vdma_greycoder_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_10.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_m_axis_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_s2mm_axis_dwidth_converter [\axi_vdma_s2mm_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_10.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_family="zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture atelier4_axi_vdma_0_0_arch of entity xil_defaultlib.atelier4_axi_vdma_0_0 [atelier4_axi_vdma_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.atelier4_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.atelier4_clk_wiz_0_0
Compiling architecture arch_imp of entity xil_defaultlib.mycolorRegister_v1_0_S00_AXI [mycolorregister_v1_0_s00_axi_def...]
Compiling architecture arch_imp of entity xil_defaultlib.mycolorRegister_v1_0 [mycolorregister_v1_0_default]
Compiling architecture atelier4_mycolorregister_0_0_arch of entity xil_defaultlib.atelier4_mycolorRegister_0_0 [atelier4_mycolorregister_0_0_def...]
Compiling architecture arch_imp of entity xil_defaultlib.pixelDataToVideoStream_v1_0_S00_AXI [pixeldatatovideostream_v1_0_s00_...]
Compiling architecture arch_imp of entity xil_defaultlib.pixelDataToVideoStream_v1_0 [pixeldatatovideostream_v1_0_defa...]
Compiling architecture atelier4_pixeldatatovideostre_0_3_arch of entity xil_defaultlib.atelier4_pixelDataToVideoStre_0_3 [atelier4_pixeldatatovideostre_0_...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture atelier4_proc_sys_reset_0_0_arch of entity xil_defaultlib.atelier4_proc_sys_reset_0_0 [atelier4_proc_sys_reset_0_0_defa...]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_f...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_d...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10(C...
Compiling module xil_defaultlib.atelier4_processing_system7_0_0
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=20,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkrange=3,kclkprimit...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkrange=3,krstactiveh...]
Compiling architecture atelier4_rgb2dvi_0_0_arch of entity xil_defaultlib.atelier4_rgb2dvi_0_0 [atelier4_rgb2dvi_0_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_de31_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_de31_psr0_0_arch of entity xil_defaultlib.bd_de31_psr0_0 [bd_de31_psr0_0_default]
Compiling architecture bd_de31_psr_aclk_0_arch of entity xil_defaultlib.bd_de31_psr_aclk_0 [bd_de31_psr_aclk_0_default]
Compiling architecture bd_de31_psr_aclk1_0_arch of entity xil_defaultlib.bd_de31_psr_aclk1_0 [bd_de31_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_WAD2WF
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_133TYD0
Compiling module xil_defaultlib.bd_de31_m00arn_0
Compiling module xil_defaultlib.bd_de31_m00awn_0
Compiling module xil_defaultlib.bd_de31_m00bn_0
Compiling module xil_defaultlib.bd_de31_m00rn_0
Compiling module xil_defaultlib.bd_de31_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1P96GPK
Compiling module xil_defaultlib.bd_de31_m00s2a_0
Compiling module xil_defaultlib.bd_de31_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_178QCQC
Compiling module xil_defaultlib.bd_de31_m01arn_0
Compiling module xil_defaultlib.bd_de31_m01awn_0
Compiling module xil_defaultlib.bd_de31_m01bn_0
Compiling module xil_defaultlib.bd_de31_m01rn_0
Compiling module xil_defaultlib.bd_de31_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_I97R72
Compiling module xil_defaultlib.bd_de31_m01s2a_0
Compiling module xil_defaultlib.bd_de31_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_194HR5G
Compiling module xil_defaultlib.bd_de31_m02arn_0
Compiling module xil_defaultlib.bd_de31_m02awn_0
Compiling module xil_defaultlib.bd_de31_m02bn_0
Compiling module xil_defaultlib.bd_de31_m02rn_0
Compiling module xil_defaultlib.bd_de31_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_H3YU2D
Compiling module xil_defaultlib.bd_de31_m02s2a_0
Compiling module xil_defaultlib.bd_de31_m03e_0
Compiling module xil_defaultlib.m03_exit_pipeline_imp_1EDBTKK
Compiling module xil_defaultlib.bd_de31_m03arn_0
Compiling module xil_defaultlib.bd_de31_m03awn_0
Compiling module xil_defaultlib.bd_de31_m03bn_0
Compiling module xil_defaultlib.bd_de31_m03rn_0
Compiling module xil_defaultlib.bd_de31_m03wn_0
Compiling module xil_defaultlib.m03_nodes_imp_18KNFLV
Compiling module xil_defaultlib.bd_de31_m03s2a_0
Compiling module xil_defaultlib.bd_de31_s00a2s_0
Compiling module xil_defaultlib.bd_de31_s00mmu_0
Compiling module xil_defaultlib.bd_de31_s00sic_0
Compiling module xil_defaultlib.bd_de31_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_4EAGXJ
Compiling module xil_defaultlib.bd_de31_sarn_0
Compiling module xil_defaultlib.bd_de31_sawn_0
Compiling module xil_defaultlib.bd_de31_sbn_0
Compiling module xil_defaultlib.bd_de31_srn_0
Compiling module xil_defaultlib.bd_de31_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_7BIKH9
Compiling module xil_defaultlib.bd_de31_arinsw_0
Compiling module xil_defaultlib.bd_de31_aroutsw_0
Compiling module xil_defaultlib.bd_de31_awinsw_0
Compiling module xil_defaultlib.bd_de31_awoutsw_0
Compiling module xil_defaultlib.bd_de31_binsw_0
Compiling module xil_defaultlib.bd_de31_boutsw_0
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_arni_0
Compiling module xil_defaultlib.bd_de31_awni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_bni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_rni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1EEUOZL
Compiling module xil_defaultlib.bd_de31_rinsw_0
Compiling module xil_defaultlib.bd_de31_routsw_0
Compiling module xil_defaultlib.bd_de31_winsw_0
Compiling module xil_defaultlib.bd_de31_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_VIKX15
Compiling module xil_defaultlib.bd_de31
Compiling module xil_defaultlib.atelier4_smartconnect_0_0
Compiling module xil_defaultlib.bd_1ef0_one_0
Compiling architecture bd_1ef0_psr0_0_arch of entity xil_defaultlib.bd_1ef0_psr0_0 [bd_1ef0_psr0_0_default]
Compiling architecture bd_1ef0_psr_aclk_0_arch of entity xil_defaultlib.bd_1ef0_psr_aclk_0 [bd_1ef0_psr_aclk_0_default]
Compiling architecture bd_1ef0_psr_aclk1_0_arch of entity xil_defaultlib.bd_1ef0_psr_aclk1_0 [bd_1ef0_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_FM4AGO
Compiling module xil_defaultlib.bd_1ef0_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1HIXSF7
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xil_defaultlib.bd_1ef0_m00arn_0
Compiling module xil_defaultlib.bd_1ef0_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=25...
Compiling module xil_defaultlib.bd_1ef0_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=27...
Compiling module xil_defaultlib.bd_1ef0_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_1ef0_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_146YTQN
Compiling module xil_defaultlib.bd_1ef0_m00s2a_0
Compiling module xil_defaultlib.bd_1ef0_s00a2s_0
Compiling module xil_defaultlib.bd_1ef0_s00mmu_0
Compiling module xil_defaultlib.bd_1ef0_s00sic_0
Compiling module xil_defaultlib.bd_1ef0_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_ISRH9C
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_1ef0_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_1ef0_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_NZSEUY
Compiling module xil_defaultlib.bd_1ef0_s01a2s_0
Compiling module xil_defaultlib.bd_1ef0_s01mmu_0
Compiling module xil_defaultlib.bd_1ef0_s01sic_0
Compiling module xil_defaultlib.bd_1ef0_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_1O4K92S
Compiling module xil_defaultlib.bd_1ef0_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=83...
Compiling module xil_defaultlib.bd_1ef0_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=28...
Compiling module xil_defaultlib.bd_1ef0_swn_0
Compiling module xil_defaultlib.s01_nodes_imp_1KGBGI4
Compiling module xil_defaultlib.bd_1ef0_arsw_0
Compiling module xil_defaultlib.bd_1ef0_awsw_0
Compiling module xil_defaultlib.bd_1ef0_bsw_0
Compiling module xil_defaultlib.bd_1ef0_rsw_0
Compiling module xil_defaultlib.bd_1ef0_wsw_0
Compiling module xil_defaultlib.switchboards_imp_H2VBXQ
Compiling module xil_defaultlib.bd_1ef0
Compiling module xil_defaultlib.atelier4_smartconnect_0_1
Compiling architecture behavioral of entity work.BackGroundManager [backgroundmanager_default]
Compiling architecture behavioral of entity work.tile [tile_default]
Compiling architecture behavioral of entity work.colorConverter [colorconverter_default]
Compiling architecture behavioral of entity work.Datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.testPatternGen2 [testpatterngen2_default]
Compiling architecture atelier4_testpatterngen2_0_0_arch of entity xil_defaultlib.atelier4_testPatternGen2_0_0 [atelier4_testpatterngen2_0_0_def...]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_cdc_sing...
Compiling module xpm.xpm_fifo_rst_default_5
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_fifo_syn...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_coupler(...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_sync_def...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_formatte...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11(C_FAMILY...
Compiling module xil_defaultlib.atelier4_v_axi4s_vid_out_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bd_0837_axis_fifo_0
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module xil_defaultlib.bd_0837_axis_register_slice_0_0
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi(C_S_AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler_entry4
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler_entry32
Compiling module xil_defaultlib.bd_0837_hsc_0_Block_split1_proc
Compiling module xil_defaultlib.bd_0837_hsc_0_Block_split12_proc
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_AXIvideo2MultiPixS...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_mux_83_8_1_1(ID=1,...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_polyphase
Compiling module xil_defaultlib.bd_0837_hsc_0_reg_ap_uint_9_s
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hcresampler_core
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_mux_32_8_1_1(ID=1,...
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w8_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w8_d2_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d2_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d6_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d6_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d7_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d7_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w24_d16_S_shi...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w24_d16_S
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hscale...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hscale...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_Block_sp...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_Block_sp...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler(C_S_AXI_...
Compiling module xil_defaultlib.bd_0837_hsc_0
Compiling module axis_subset_converter_v1_1_22.axis_subset_converter_v1_1_22_co...
Compiling module xil_defaultlib.tdata_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tuser_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tid_bd_0837_input_size_set_0(C_S...
Compiling module xil_defaultlib.tdest_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tstrb_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tkeep_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tlast_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.top_bd_0837_input_size_set_0(C_F...
Compiling module xil_defaultlib.bd_0837_input_size_set_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_24.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_24.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture bd_0837_reset_sel_axis_0_arch of entity xil_defaultlib.bd_0837_reset_sel_axis_0 [bd_0837_reset_sel_axis_0_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_0837_rst_axis_0_arch of entity xil_defaultlib.bd_0837_rst_axis_0 [bd_0837_rst_axis_0_default]
Compiling module xil_defaultlib.bd_0cc7_one_0
Compiling architecture bd_0cc7_psr_aclk_0_arch of entity xil_defaultlib.bd_0cc7_psr_aclk_0 [bd_0cc7_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_SOQOCP
Compiling module xil_defaultlib.bd_0cc7_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_18C4U8I
Compiling module xil_defaultlib.bd_0cc7_m00arn_0
Compiling module xil_defaultlib.bd_0cc7_m00awn_0
Compiling module xil_defaultlib.bd_0cc7_m00bn_0
Compiling module xil_defaultlib.bd_0cc7_m00rn_0
Compiling module xil_defaultlib.bd_0cc7_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1LPL5BY
Compiling module xil_defaultlib.bd_0cc7_m00s2a_0
Compiling module xil_defaultlib.bd_0cc7_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_11ZC1QQ
Compiling module xil_defaultlib.bd_0cc7_m01arn_0
Compiling module xil_defaultlib.bd_0cc7_m01awn_0
Compiling module xil_defaultlib.bd_0cc7_m01bn_0
Compiling module xil_defaultlib.bd_0cc7_m01rn_0
Compiling module xil_defaultlib.bd_0cc7_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_N0I5VS
Compiling module xil_defaultlib.bd_0cc7_m01s2a_0
Compiling module xil_defaultlib.bd_0cc7_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_1DA34IA
Compiling module xil_defaultlib.bd_0cc7_m02arn_0
Compiling module xil_defaultlib.bd_0cc7_m02awn_0
Compiling module xil_defaultlib.bd_0cc7_m02bn_0
Compiling module xil_defaultlib.bd_0cc7_m02rn_0
Compiling module xil_defaultlib.bd_0cc7_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_CX4DQR
Compiling module xil_defaultlib.bd_0cc7_m02s2a_0
Compiling module xil_defaultlib.bd_0cc7_s00a2s_0
Compiling module xil_defaultlib.bd_0cc7_s00mmu_0
Compiling module xil_defaultlib.bd_0cc7_s00sic_0
Compiling module xil_defaultlib.bd_0cc7_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_80J7RL
Compiling module xil_defaultlib.bd_0cc7_sarn_0
Compiling module xil_defaultlib.bd_0cc7_sawn_0
Compiling module xil_defaultlib.bd_0cc7_sbn_0
Compiling module xil_defaultlib.bd_0cc7_srn_0
Compiling module xil_defaultlib.bd_0cc7_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_2LGW0B
Compiling module xil_defaultlib.bd_0cc7_arinsw_0
Compiling module xil_defaultlib.bd_0cc7_aroutsw_0
Compiling module xil_defaultlib.bd_0cc7_awinsw_0
Compiling module xil_defaultlib.bd_0cc7_awoutsw_0
Compiling module xil_defaultlib.bd_0cc7_binsw_0
Compiling module xil_defaultlib.bd_0cc7_boutsw_0
Compiling module xil_defaultlib.bd_0cc7_arni_0
Compiling module xil_defaultlib.bd_0cc7_awni_0
Compiling module xil_defaultlib.bd_0cc7_bni_0
Compiling module xil_defaultlib.bd_0cc7_rni_0
Compiling module xil_defaultlib.bd_0cc7_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1A7JDWN
Compiling module xil_defaultlib.bd_0cc7_rinsw_0
Compiling module xil_defaultlib.bd_0cc7_routsw_0
Compiling module xil_defaultlib.bd_0cc7_winsw_0
Compiling module xil_defaultlib.bd_0cc7_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_RDLVZ3
Compiling module xil_defaultlib.bd_0cc7
Compiling module xil_defaultlib.bd_0837_smartconnect_0_0
Compiling module xil_defaultlib.bd_0837_vsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_vsc_0_CTRL_s_axi
Compiling module xil_defaultlib.bd_0837_vsc_0_Block_split4_proc
Compiling module xil_defaultlib.bd_0837_vsc_0_reg_unsigned_short...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_AXIvideo2MultiPixS...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d2_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d4_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d4_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w32_d4_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w32_d4_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w11_d2_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w11_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d3_S_shift...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d3_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w24_d16_S_shi...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w24_d16_S
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vscaler
Compiling module xil_defaultlib.bd_0837_vsc_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.bd_0837_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.bd_0837_xlslice_1_0
Compiling architecture structure of entity xil_defaultlib.bd_0837 [bd_0837_default]
Compiling architecture atelier4_v_proc_ss_0_0_arch of entity xil_defaultlib.atelier4_v_proc_ss_0_0 [atelier4_v_proc_ss_0_0_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,IN...
Compiling architecture rtl of entity v_tc_v6_2_1.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_1.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_1.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture imp of entity v_tc_v6_2_1.v_tc [\v_tc(c_has_axi4_lite=0,c_gen_vi...]
Compiling architecture atelier4_v_tc_0_0_arch of entity xil_defaultlib.atelier4_v_tc_0_0 [atelier4_v_tc_0_0_default]
Compiling architecture structure of entity xil_defaultlib.atelier4 [atelier4_default]
Compiling architecture structure of entity xil_defaultlib.atelier4_wrapper
Built simulation snapshot atelier4_wrapper_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:52 . Memory (MB): peak = 3105.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '111' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "atelier4_wrapper_behav -key {Behavioral:sim_1:Functional:atelier4_wrapper} -tclbatch {atelier4_wrapper.tcl} -protoinst "protoinst_files/bd_de31.protoinst" -protoinst "protoinst_files/bd_1ef0.protoinst" -protoinst "protoinst_files/bd_0cc7.protoinst" -protoinst "protoinst_files/bd_0837.protoinst" -protoinst "protoinst_files/atelier4.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_de31.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m03_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m03_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_1ef0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_nodes/m00_aw_node/M_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_nodes/m00_w_node/S_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0cc7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0837.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_fifo/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_fifo/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_register_slice_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_register_slice_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/m_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/s_axi_CTRL
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/s_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//input_size_set/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//input_size_set/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//reset_sel_axis/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/m_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/s_axi_CTRL
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/s_axis_video
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/S_AXI_LITE
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Wavedata 42-559] Protocol instance "/atelier4_wrapper/atelier4_i//pixelDataToVideoStre_0/M00_AXIS" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/atelier4_wrapper/atelier4_i//v_axi4s_vid_out_0/video_in" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source atelier4_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
ERROR: Index 255 out of bound 0 to 64
Time: 0 ps  Iteration: 3  Process: /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/line__77
  File: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/BackGroundManager.vhd

HDL Line: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/BackGroundManager.vhd:86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atelier4_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:02:12 . Memory (MB): peak = 3142.324 ; gain = 41.508
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'atelier4_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj atelier4_wrapper_vlog.prj"
"xvhdl --incr --relax -prj atelier4_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/BackGroundManager.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'BackGroundManager'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 3142.324 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_vdma_v6_3_10 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L v_tc_v6_2_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot atelier4_wrapper_behav xil_defaultlib.atelier4_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_vdma_v6_3_10 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L v_tc_v6_2_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot atelier4_wrapper_behav xil_defaultlib.atelier4_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-4969] module 'axi_vdma_v6_3_10_axis_register_slice_v1_0_axis_register_slice' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v:978]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_processing_system7_0_0/sim/atelier4_processing_system7_0_0.v:281]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2061]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2068]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2075]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1001]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1008]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1015]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/sim/bd_0cc7.v:1583]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_10.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.dvi_constants
Compiling package work.ppu_package
Compiling package work.tile_package
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package v_tc_v6_2_1.video_ctrl_pkg
Compiling package v_tc_v6_2_1.hwt_pkg
Compiling module xil_defaultlib.glbl
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_infrastruc...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_register_s...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mm2s_axis_dwidth_converter [\axi_vdma_mm2s_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vregister [axi_vdma_vregister_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vaddrreg_mux [axi_vdma_vaddrreg_mux_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_greycoder [axi_vdma_greycoder_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_10.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_m_axis_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling module axi_vdma_v6_3_10.axi_vdma_v6_3_10_axis_dwidth_con...
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_s2mm_axis_dwidth_converter [\axi_vdma_s2mm_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_10.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_family="zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_10.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture atelier4_axi_vdma_0_0_arch of entity xil_defaultlib.atelier4_axi_vdma_0_0 [atelier4_axi_vdma_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.atelier4_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.atelier4_clk_wiz_0_0
Compiling architecture arch_imp of entity xil_defaultlib.mycolorRegister_v1_0_S00_AXI [mycolorregister_v1_0_s00_axi_def...]
Compiling architecture arch_imp of entity xil_defaultlib.mycolorRegister_v1_0 [mycolorregister_v1_0_default]
Compiling architecture atelier4_mycolorregister_0_0_arch of entity xil_defaultlib.atelier4_mycolorRegister_0_0 [atelier4_mycolorregister_0_0_def...]
Compiling architecture arch_imp of entity xil_defaultlib.pixelDataToVideoStream_v1_0_S00_AXI [pixeldatatovideostream_v1_0_s00_...]
Compiling architecture arch_imp of entity xil_defaultlib.pixelDataToVideoStream_v1_0 [pixeldatatovideostream_v1_0_defa...]
Compiling architecture atelier4_pixeldatatovideostre_0_3_arch of entity xil_defaultlib.atelier4_pixelDataToVideoStre_0_3 [atelier4_pixeldatatovideostre_0_...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture atelier4_proc_sys_reset_0_0_arch of entity xil_defaultlib.atelier4_proc_sys_reset_0_0 [atelier4_proc_sys_reset_0_0_defa...]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_f...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_d...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10(C...
Compiling module xil_defaultlib.atelier4_processing_system7_0_0
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=20,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkrange=3,kclkprimit...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkrange=3,krstactiveh...]
Compiling architecture atelier4_rgb2dvi_0_0_arch of entity xil_defaultlib.atelier4_rgb2dvi_0_0 [atelier4_rgb2dvi_0_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_de31_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_de31_psr0_0_arch of entity xil_defaultlib.bd_de31_psr0_0 [bd_de31_psr0_0_default]
Compiling architecture bd_de31_psr_aclk_0_arch of entity xil_defaultlib.bd_de31_psr_aclk_0 [bd_de31_psr_aclk_0_default]
Compiling architecture bd_de31_psr_aclk1_0_arch of entity xil_defaultlib.bd_de31_psr_aclk1_0 [bd_de31_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_WAD2WF
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_133TYD0
Compiling module xil_defaultlib.bd_de31_m00arn_0
Compiling module xil_defaultlib.bd_de31_m00awn_0
Compiling module xil_defaultlib.bd_de31_m00bn_0
Compiling module xil_defaultlib.bd_de31_m00rn_0
Compiling module xil_defaultlib.bd_de31_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1P96GPK
Compiling module xil_defaultlib.bd_de31_m00s2a_0
Compiling module xil_defaultlib.bd_de31_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_178QCQC
Compiling module xil_defaultlib.bd_de31_m01arn_0
Compiling module xil_defaultlib.bd_de31_m01awn_0
Compiling module xil_defaultlib.bd_de31_m01bn_0
Compiling module xil_defaultlib.bd_de31_m01rn_0
Compiling module xil_defaultlib.bd_de31_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_I97R72
Compiling module xil_defaultlib.bd_de31_m01s2a_0
Compiling module xil_defaultlib.bd_de31_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_194HR5G
Compiling module xil_defaultlib.bd_de31_m02arn_0
Compiling module xil_defaultlib.bd_de31_m02awn_0
Compiling module xil_defaultlib.bd_de31_m02bn_0
Compiling module xil_defaultlib.bd_de31_m02rn_0
Compiling module xil_defaultlib.bd_de31_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_H3YU2D
Compiling module xil_defaultlib.bd_de31_m02s2a_0
Compiling module xil_defaultlib.bd_de31_m03e_0
Compiling module xil_defaultlib.m03_exit_pipeline_imp_1EDBTKK
Compiling module xil_defaultlib.bd_de31_m03arn_0
Compiling module xil_defaultlib.bd_de31_m03awn_0
Compiling module xil_defaultlib.bd_de31_m03bn_0
Compiling module xil_defaultlib.bd_de31_m03rn_0
Compiling module xil_defaultlib.bd_de31_m03wn_0
Compiling module xil_defaultlib.m03_nodes_imp_18KNFLV
Compiling module xil_defaultlib.bd_de31_m03s2a_0
Compiling module xil_defaultlib.bd_de31_s00a2s_0
Compiling module xil_defaultlib.bd_de31_s00mmu_0
Compiling module xil_defaultlib.bd_de31_s00sic_0
Compiling module xil_defaultlib.bd_de31_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_4EAGXJ
Compiling module xil_defaultlib.bd_de31_sarn_0
Compiling module xil_defaultlib.bd_de31_sawn_0
Compiling module xil_defaultlib.bd_de31_sbn_0
Compiling module xil_defaultlib.bd_de31_srn_0
Compiling module xil_defaultlib.bd_de31_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_7BIKH9
Compiling module xil_defaultlib.bd_de31_arinsw_0
Compiling module xil_defaultlib.bd_de31_aroutsw_0
Compiling module xil_defaultlib.bd_de31_awinsw_0
Compiling module xil_defaultlib.bd_de31_awoutsw_0
Compiling module xil_defaultlib.bd_de31_binsw_0
Compiling module xil_defaultlib.bd_de31_boutsw_0
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_arni_0
Compiling module xil_defaultlib.bd_de31_awni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_bni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_rni_0
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_de31_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1EEUOZL
Compiling module xil_defaultlib.bd_de31_rinsw_0
Compiling module xil_defaultlib.bd_de31_routsw_0
Compiling module xil_defaultlib.bd_de31_winsw_0
Compiling module xil_defaultlib.bd_de31_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_VIKX15
Compiling module xil_defaultlib.bd_de31
Compiling module xil_defaultlib.atelier4_smartconnect_0_0
Compiling module xil_defaultlib.bd_1ef0_one_0
Compiling architecture bd_1ef0_psr0_0_arch of entity xil_defaultlib.bd_1ef0_psr0_0 [bd_1ef0_psr0_0_default]
Compiling architecture bd_1ef0_psr_aclk_0_arch of entity xil_defaultlib.bd_1ef0_psr_aclk_0 [bd_1ef0_psr_aclk_0_default]
Compiling architecture bd_1ef0_psr_aclk1_0_arch of entity xil_defaultlib.bd_1ef0_psr_aclk1_0 [bd_1ef0_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_FM4AGO
Compiling module xil_defaultlib.bd_1ef0_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1HIXSF7
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xil_defaultlib.bd_1ef0_m00arn_0
Compiling module xil_defaultlib.bd_1ef0_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=25...
Compiling module xil_defaultlib.bd_1ef0_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=27...
Compiling module xil_defaultlib.bd_1ef0_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_1ef0_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_146YTQN
Compiling module xil_defaultlib.bd_1ef0_m00s2a_0
Compiling module xil_defaultlib.bd_1ef0_s00a2s_0
Compiling module xil_defaultlib.bd_1ef0_s00mmu_0
Compiling module xil_defaultlib.bd_1ef0_s00sic_0
Compiling module xil_defaultlib.bd_1ef0_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_ISRH9C
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_1ef0_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_1ef0_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_NZSEUY
Compiling module xil_defaultlib.bd_1ef0_s01a2s_0
Compiling module xil_defaultlib.bd_1ef0_s01mmu_0
Compiling module xil_defaultlib.bd_1ef0_s01sic_0
Compiling module xil_defaultlib.bd_1ef0_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_1O4K92S
Compiling module xil_defaultlib.bd_1ef0_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=83...
Compiling module xil_defaultlib.bd_1ef0_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=28...
Compiling module xil_defaultlib.bd_1ef0_swn_0
Compiling module xil_defaultlib.s01_nodes_imp_1KGBGI4
Compiling module xil_defaultlib.bd_1ef0_arsw_0
Compiling module xil_defaultlib.bd_1ef0_awsw_0
Compiling module xil_defaultlib.bd_1ef0_bsw_0
Compiling module xil_defaultlib.bd_1ef0_rsw_0
Compiling module xil_defaultlib.bd_1ef0_wsw_0
Compiling module xil_defaultlib.switchboards_imp_H2VBXQ
Compiling module xil_defaultlib.bd_1ef0
Compiling module xil_defaultlib.atelier4_smartconnect_0_1
Compiling architecture behavioral of entity work.BackGroundManager [backgroundmanager_default]
Compiling architecture behavioral of entity work.tile [tile_default]
Compiling architecture behavioral of entity work.colorConverter [colorconverter_default]
Compiling architecture behavioral of entity work.Datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.testPatternGen2 [testpatterngen2_default]
Compiling architecture atelier4_testpatterngen2_0_0_arch of entity xil_defaultlib.atelier4_testPatternGen2_0_0 [atelier4_testpatterngen2_0_0_def...]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_cdc_sing...
Compiling module xpm.xpm_fifo_rst_default_5
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_fifo_syn...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_coupler(...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_sync_def...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11_formatte...
Compiling module v_axi4s_vid_out_v4_0_11.v_axi4s_vid_out_v4_0_11(C_FAMILY...
Compiling module xil_defaultlib.atelier4_v_axi4s_vid_out_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_4.axis_data_fifo_v2_0_4_top(C_FAMI...
Compiling module xil_defaultlib.bd_0837_axis_fifo_0
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module xil_defaultlib.bd_0837_axis_register_slice_0_0
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_hsc_0_CTRL_s_axi(C_S_AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler_entry4
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler_entry32
Compiling module xil_defaultlib.bd_0837_hsc_0_Block_split1_proc
Compiling module xil_defaultlib.bd_0837_hsc_0_Block_split12_proc
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_hsc_0_AXIvideo2MultiPixS...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_mux_83_8_1_1(ID=1,...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_polyphase
Compiling module xil_defaultlib.bd_0837_hsc_0_reg_ap_uint_9_s
Compiling module xil_defaultlib.bd_0837_hsc_0_hscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hcresampler_core
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_vcresampler_core
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_mux_32_8_1_1(ID=1,...
Compiling module xil_defaultlib.bd_0837_hsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w8_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w8_d2_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d2_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d6_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d6_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d7_S_shift...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w1_d7_S
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w24_d16_S_shi...
Compiling module xil_defaultlib.bd_0837_hsc_0_fifo_w24_d16_S
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hscale...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hscale...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_Block_sp...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_Block_sp...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_hcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_hsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_hsc_0_v_hscaler(C_S_AXI_...
Compiling module xil_defaultlib.bd_0837_hsc_0
Compiling module axis_subset_converter_v1_1_22.axis_subset_converter_v1_1_22_co...
Compiling module xil_defaultlib.tdata_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tuser_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tid_bd_0837_input_size_set_0(C_S...
Compiling module xil_defaultlib.tdest_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tstrb_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tkeep_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.tlast_bd_0837_input_size_set_0(C...
Compiling module xil_defaultlib.top_bd_0837_input_size_set_0(C_F...
Compiling module xil_defaultlib.bd_0837_input_size_set_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_24.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_24.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture bd_0837_reset_sel_axis_0_arch of entity xil_defaultlib.bd_0837_reset_sel_axis_0 [bd_0837_reset_sel_axis_0_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_0837_rst_axis_0_arch of entity xil_defaultlib.bd_0837_rst_axis_0 [bd_0837_rst_axis_0_default]
Compiling module xil_defaultlib.bd_0cc7_one_0
Compiling architecture bd_0cc7_psr_aclk_0_arch of entity xil_defaultlib.bd_0cc7_psr_aclk_0 [bd_0cc7_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_SOQOCP
Compiling module xil_defaultlib.bd_0cc7_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_18C4U8I
Compiling module xil_defaultlib.bd_0cc7_m00arn_0
Compiling module xil_defaultlib.bd_0cc7_m00awn_0
Compiling module xil_defaultlib.bd_0cc7_m00bn_0
Compiling module xil_defaultlib.bd_0cc7_m00rn_0
Compiling module xil_defaultlib.bd_0cc7_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1LPL5BY
Compiling module xil_defaultlib.bd_0cc7_m00s2a_0
Compiling module xil_defaultlib.bd_0cc7_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_11ZC1QQ
Compiling module xil_defaultlib.bd_0cc7_m01arn_0
Compiling module xil_defaultlib.bd_0cc7_m01awn_0
Compiling module xil_defaultlib.bd_0cc7_m01bn_0
Compiling module xil_defaultlib.bd_0cc7_m01rn_0
Compiling module xil_defaultlib.bd_0cc7_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_N0I5VS
Compiling module xil_defaultlib.bd_0cc7_m01s2a_0
Compiling module xil_defaultlib.bd_0cc7_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_1DA34IA
Compiling module xil_defaultlib.bd_0cc7_m02arn_0
Compiling module xil_defaultlib.bd_0cc7_m02awn_0
Compiling module xil_defaultlib.bd_0cc7_m02bn_0
Compiling module xil_defaultlib.bd_0cc7_m02rn_0
Compiling module xil_defaultlib.bd_0cc7_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_CX4DQR
Compiling module xil_defaultlib.bd_0cc7_m02s2a_0
Compiling module xil_defaultlib.bd_0cc7_s00a2s_0
Compiling module xil_defaultlib.bd_0cc7_s00mmu_0
Compiling module xil_defaultlib.bd_0cc7_s00sic_0
Compiling module xil_defaultlib.bd_0cc7_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_80J7RL
Compiling module xil_defaultlib.bd_0cc7_sarn_0
Compiling module xil_defaultlib.bd_0cc7_sawn_0
Compiling module xil_defaultlib.bd_0cc7_sbn_0
Compiling module xil_defaultlib.bd_0cc7_srn_0
Compiling module xil_defaultlib.bd_0cc7_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_2LGW0B
Compiling module xil_defaultlib.bd_0cc7_arinsw_0
Compiling module xil_defaultlib.bd_0cc7_aroutsw_0
Compiling module xil_defaultlib.bd_0cc7_awinsw_0
Compiling module xil_defaultlib.bd_0cc7_awoutsw_0
Compiling module xil_defaultlib.bd_0cc7_binsw_0
Compiling module xil_defaultlib.bd_0cc7_boutsw_0
Compiling module xil_defaultlib.bd_0cc7_arni_0
Compiling module xil_defaultlib.bd_0cc7_awni_0
Compiling module xil_defaultlib.bd_0cc7_bni_0
Compiling module xil_defaultlib.bd_0cc7_rni_0
Compiling module xil_defaultlib.bd_0cc7_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1A7JDWN
Compiling module xil_defaultlib.bd_0cc7_rinsw_0
Compiling module xil_defaultlib.bd_0cc7_routsw_0
Compiling module xil_defaultlib.bd_0cc7_winsw_0
Compiling module xil_defaultlib.bd_0cc7_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_RDLVZ3
Compiling module xil_defaultlib.bd_0cc7
Compiling module xil_defaultlib.bd_0837_smartconnect_0_0
Compiling module xil_defaultlib.bd_0837_vsc_0_CTRL_s_axi_ram(DEP...
Compiling module xil_defaultlib.bd_0837_vsc_0_CTRL_s_axi
Compiling module xil_defaultlib.bd_0837_vsc_0_Block_split4_proc
Compiling module xil_defaultlib.bd_0837_vsc_0_reg_unsigned_short...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_regslice_both(Data...
Compiling module xil_defaultlib.bd_0837_vsc_0_AXIvideo2MultiPixS...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vcresampler_core
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_mac_muladd_8ns_16s...
Compiling module xil_defaultlib.bd_0837_vsc_0_vscale_core_polyph...
Compiling module xil_defaultlib.bd_0837_vsc_0_MultiPixStream2AXI...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d2_S_shift...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d2_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d4_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w10_d4_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w32_d4_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w32_d4_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w11_d2_S_shif...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w11_d2_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d3_S_shift...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w8_d3_S
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w24_d16_S_shi...
Compiling module xil_defaultlib.bd_0837_vsc_0_fifo_w24_d16_S
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_AXIvideo...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_v_vcresa...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_vsc_0_start_for_MultiPix...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_hls_deadlock_detec...
Compiling module xil_defaultlib.bd_0837_vsc_0_v_vscaler
Compiling module xil_defaultlib.bd_0837_vsc_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.bd_0837_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.bd_0837_xlslice_1_0
Compiling architecture structure of entity xil_defaultlib.bd_0837 [bd_0837_default]
Compiling architecture atelier4_v_proc_ss_0_0_arch of entity xil_defaultlib.atelier4_v_proc_ss_0_0 [atelier4_v_proc_ss_0_0_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,IN...
Compiling architecture rtl of entity v_tc_v6_2_1.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_1.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_1.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture imp of entity v_tc_v6_2_1.v_tc [\v_tc(c_has_axi4_lite=0,c_gen_vi...]
Compiling architecture atelier4_v_tc_0_0_arch of entity xil_defaultlib.atelier4_v_tc_0_0 [atelier4_v_tc_0_0_default]
Compiling architecture structure of entity xil_defaultlib.atelier4 [atelier4_default]
Compiling architecture structure of entity xil_defaultlib.atelier4_wrapper
Built simulation snapshot atelier4_wrapper_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:52 . Memory (MB): peak = 3142.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '112' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:53 . Memory (MB): peak = 3142.324 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_de31.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m03_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m03_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//m03_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_1ef0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_nodes/m00_aw_node/M_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_nodes/m00_w_node/S_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s01_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/smartconnect_1/inst//s01_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0cc7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m01_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m01_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m01_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m02_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m02_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//m02_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0837.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_fifo/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_fifo/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_register_slice_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//axis_register_slice_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/m_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/s_axi_CTRL
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//hsc/s_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//input_size_set/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//input_size_set/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//reset_sel_axis/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//smartconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/m_axis_video
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/s_axi_CTRL
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0//vsc/s_axis_video
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /atelier4_wrapper/atelier4_i//axi_vdma_0/S_AXI_LITE
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Wavedata 42-559] Protocol instance "/atelier4_wrapper/atelier4_i//pixelDataToVideoStre_0/M00_AXIS" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/atelier4_wrapper/atelier4_i//v_axi4s_vid_out_0/video_in" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_258  Scope: atelier4_wrapper.atelier4_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_45  Scope: atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_no_fsync_logic.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_no_fsync_logic/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_127  Scope: atelier4_wrapper.atelier4_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_no_fsync_logic.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.v_axi4s_vid_out_0.inst.COUPLER_INST.\generate_sync_fifo.FIFO_INST .XPM_FIFO_SYNC_INST.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_6867  Scope: atelier4_wrapper.atelier4_i.v_axi4s_vid_out_0.inst.COUPLER_INST.\generate_sync_fifo.FIFO_INST .XPM_FIFO_SYNC_INST.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. atelier4_wrapper.atelier4_i.v_proc_ss_0.U0.axis_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /atelier4_wrapper/atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_6949  Scope: atelier4_wrapper.atelier4_i.v_proc_ss_0.U0.axis_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
WARNING: 10 ns atelier4_wrapper.atelier4_i.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 10 ns atelier4_wrapper.atelier4_i.processing_system7_0.inst.S_AXI_HP0.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
                  10 else checking line ......1
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.324 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:02:16 . Memory (MB): peak = 3142.324 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv: file does not exist.
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 3148.551 ; gain = 0.387
set_property top testPatternGen2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch Behavioral [get_filesets sim_1]
set_property top_file C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/new/testPatternGen2.vhd [get_filesets sim_1]
save_wave_config {C:/Travail/s4InfoAtelier4/atelier4_wrapper_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Travail/s4InfoAtelier4/atelier4_wrapper_behav.wcfg
set_property xsim.view C:/Travail/s4InfoAtelier4/atelier4_wrapper_behav.wcfg [get_filesets sim_1]
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testPatternGen2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj testPatternGen2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testPatternGen2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/ppu_package.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/BackGroundManager.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'BackGroundManager'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/Datapath.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/colorConverter.vhdl" into library work
INFO: [VRFC 10-3107] analyzing entity 'colorConverter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_package.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'tile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/new/testPatternGen2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testPatternGen2'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testPatternGen2_behav xil_defaultlib.testPatternGen2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testPatternGen2_behav xil_defaultlib.testPatternGen2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ppu_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package work.tile_package
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity work.BackGroundManager [backgroundmanager_default]
Compiling architecture behavioral of entity work.tile [tile_default]
Compiling architecture behavioral of entity work.colorConverter [colorconverter_default]
Compiling architecture behavioral of entity work.Datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.testpatterngen2
Built simulation snapshot testPatternGen2_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/xsim.dir/testPatternGen2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 22 15:11:13 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPatternGen2_behav -key {Behavioral:sim_1:Functional:testPatternGen2} -tclbatch {testPatternGen2.tcl} -protoinst "protoinst_files/bd_de31.protoinst" -protoinst "protoinst_files/bd_1ef0.protoinst" -protoinst "protoinst_files/bd_0cc7.protoinst" -protoinst "protoinst_files/bd_0837.protoinst" -protoinst "protoinst_files/atelier4.protoinst" -view {C:/Travail/s4InfoAtelier4/atelier4_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_de31.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_de31.protoinst for the following reason(s):
There are no instances of module "bd_de31" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_1ef0.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_1ef0.protoinst for the following reason(s):
There are no instances of module "bd_1ef0" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0cc7.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0cc7.protoinst for the following reason(s):
There are no instances of module "bd_0cc7" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0837.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0837.protoinst for the following reason(s):
There are no instances of module "bd_0837" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/Travail/s4InfoAtelier4/atelier4_wrapper_behav.wcfg
WARNING: Simulation object /atelier4_wrapper/DDR_addr was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_ba was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_cas_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_ck_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_ck_p was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_cke was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_cs_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_dm was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_dq was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_dqs_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_dqs_p was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_odt was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_ras_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_reset_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/DDR_we_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/FIXED_IO_ddr_vrn was not found in the design.
WARNING: Simulation object /atelier4_wrapper/FIXED_IO_ddr_vrp was not found in the design.
WARNING: Simulation object /atelier4_wrapper/FIXED_IO_mio was not found in the design.
WARNING: Simulation object /atelier4_wrapper/FIXED_IO_ps_clk was not found in the design.
WARNING: Simulation object /atelier4_wrapper/FIXED_IO_ps_porb was not found in the design.
WARNING: Simulation object /atelier4_wrapper/FIXED_IO_ps_srstb was not found in the design.
WARNING: Simulation object /atelier4_wrapper/hdmi_out_clk_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/hdmi_out_clk_p was not found in the design.
WARNING: Simulation object /atelier4_wrapper/hdmi_out_data_n was not found in the design.
WARNING: Simulation object /atelier4_wrapper/hdmi_out_data_p was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/i_clk was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/i_g_X was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/i_g_Y was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/o_x was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/o_y was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/o_t_id was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/s_gX was not found in the design.
WARNING: Simulation object /atelier4_wrapper/atelier4_i/testPatternGen2_0/U0/inst_datapath/inst_background_manager/s_gY was not found in the design.
source testPatternGen2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPatternGen2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3155.867 ; gain = 7.316
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testPatternGen2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj testPatternGen2_vlog.prj"
"xvhdl --incr --relax -prj testPatternGen2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3155.867 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testPatternGen2_behav xil_defaultlib.testPatternGen2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testPatternGen2_behav xil_defaultlib.testPatternGen2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_de31.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_de31.protoinst for the following reason(s):
There are no instances of module "bd_de31" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_1ef0.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_1ef0.protoinst for the following reason(s):
There are no instances of module "bd_1ef0" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0cc7.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0cc7.protoinst for the following reason(s):
There are no instances of module "bd_0cc7" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0837.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0837.protoinst for the following reason(s):
There are no instances of module "bd_0837" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3155.867 ; gain = 0.000
run all
run all
run all
file mkdir C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/new/tb_testPatternGen2.vhd w ]
add_files -fileset sim_1 C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/new/tb_testPatternGen2.vhd
set_property top atelier4_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
save_wave_config {C:/Travail/s4InfoAtelier4/atelier4_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 15:19:32 2023...
