Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Tue Jun  7 20:30:48 2022
| Host         : mecha-9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpt -pb WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.pb -rpx WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpx -warn_on_violation
| Design       : WORDLE_TOP_LEVEL_SHELL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.435        0.000                      0                 2163        0.105        0.000                      0                 2163        4.500        0.000                       0                   858  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.435        0.000                      0                 2130        0.105        0.000                      0                 2130        4.500        0.000                       0                   858  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.613        0.000                      0                   33        0.691        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 2.786ns (38.803%)  route 4.394ns (61.197%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.594     5.115    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.997 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.011     8.008    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20][3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.132    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.341 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.081     9.422    state_machine/word_exist_block/douta_0[16]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.297     9.719 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.719    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.540 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.573    11.113    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.442 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    11.602    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.726 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.295    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.730    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 2.786ns (38.803%)  route 4.394ns (61.197%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.594     5.115    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.997 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.011     8.008    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20][3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.132    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.341 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.081     9.422    state_machine/word_exist_block/douta_0[16]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.297     9.719 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.719    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.540 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.573    11.113    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.442 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    11.602    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.726 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.295    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.730    state_machine/word_exist_block/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 2.786ns (38.803%)  route 4.394ns (61.197%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.594     5.115    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.997 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.011     8.008    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20][3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.132    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.341 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.081     9.422    state_machine/word_exist_block/douta_0[16]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.297     9.719 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.719    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.540 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.573    11.113    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.442 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    11.602    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.726 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.295    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.730    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 2.786ns (38.803%)  route 4.394ns (61.197%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.594     5.115    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.997 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.011     8.008    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20][3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.132    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.341 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.081     9.422    state_machine/word_exist_block/douta_0[16]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.297     9.719 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.719    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.540 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.573    11.113    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.442 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.160    11.602    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.726 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.569    12.295    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.730    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 2.657ns (39.628%)  route 4.048ns (60.372%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.594     5.115    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.997 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.011     8.008    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20][3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.132    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.341 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.081     9.422    state_machine/word_exist_block/douta_0[16]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.297     9.719 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.719    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.540 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.573    11.113    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X47Y16         LUT3 (Prop_lut3_I2_O)        0.324    11.437 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2/O
                         net (fo=1, routed)           0.383    11.820    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)       -0.269    14.666    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 2.786ns (40.405%)  route 4.109ns (59.595%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.594     5.115    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.997 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.011     8.008    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20][3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.132    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.341 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.081     9.422    state_machine/word_exist_block/douta_0[16]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.297     9.719 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.719    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.540 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.573    11.113    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.442 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.444    11.886    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I2_O)        0.124    12.010 r  state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.010    state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0_n_0
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.029    14.964    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.656ns (42.043%)  route 3.661ns (57.957%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.594     5.115    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.997 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.011     8.008    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20][3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.132    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.341 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.081     9.422    state_machine/word_exist_block/douta_0[16]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.297     9.719 r  state_machine/word_exist_block/next_state1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.719    state_machine/word_exist_block/next_state1_carry__0_i_3_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.383    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.540 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.569    11.109    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.323    11.432 r  state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.432    state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.075    15.010    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.644ns (43.935%)  route 3.374ns (56.065%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.551     5.072    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  transmitter/q_size_reg[11]/Q
                         net (fo=2, routed)           0.678     6.206    transmitter/q_size_reg[11]
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.330 r  transmitter/Baud_Counter[9]_i_10/O
                         net (fo=1, routed)           0.444     6.774    transmitter/Baud_Counter[9]_i_10_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.898 r  transmitter/Baud_Counter[9]_i_6/O
                         net (fo=2, routed)           0.659     7.557    transmitter/Baud_Counter[9]_i_6_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  transmitter/Baud_Counter[9]_i_3/O
                         net (fo=33, routed)          0.676     8.357    transmitter/Baud_Counter[9]_i_3_n_0
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.481 r  transmitter/Baud_Counter[9]_i_1/O
                         net (fo=134, routed)         0.909     9.389    transmitter/Baud_Counter0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.513 r  transmitter/q_size[0]_i_8/O
                         net (fo=1, routed)           0.000     9.513    transmitter/q_size[0]_i_8_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.063 r  transmitter/q_size_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.063    transmitter/q_size_reg[0]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  transmitter/q_size_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    transmitter/q_size_reg[4]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.519    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.642    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  transmitter/q_size_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.756    transmitter/q_size_reg[24]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.090 r  transmitter/q_size_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.090    transmitter/q_size_reg[28]_i_1_n_6
    SLICE_X33Y26         FDRE                                         r  transmitter/q_size_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.430    14.771    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  transmitter/q_size_reg[29]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    transmitter/q_size_reg[29]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 2.623ns (43.738%)  route 3.374ns (56.262%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.551     5.072    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  transmitter/q_size_reg[11]/Q
                         net (fo=2, routed)           0.678     6.206    transmitter/q_size_reg[11]
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.330 r  transmitter/Baud_Counter[9]_i_10/O
                         net (fo=1, routed)           0.444     6.774    transmitter/Baud_Counter[9]_i_10_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.898 r  transmitter/Baud_Counter[9]_i_6/O
                         net (fo=2, routed)           0.659     7.557    transmitter/Baud_Counter[9]_i_6_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  transmitter/Baud_Counter[9]_i_3/O
                         net (fo=33, routed)          0.676     8.357    transmitter/Baud_Counter[9]_i_3_n_0
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.481 r  transmitter/Baud_Counter[9]_i_1/O
                         net (fo=134, routed)         0.909     9.389    transmitter/Baud_Counter0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.513 r  transmitter/q_size[0]_i_8/O
                         net (fo=1, routed)           0.000     9.513    transmitter/q_size[0]_i_8_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.063 r  transmitter/q_size_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.063    transmitter/q_size_reg[0]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  transmitter/q_size_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    transmitter/q_size_reg[4]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.519    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.642    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  transmitter/q_size_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.756    transmitter/q_size_reg[24]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.069 r  transmitter/q_size_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.069    transmitter/q_size_reg[28]_i_1_n_4
    SLICE_X33Y26         FDRE                                         r  transmitter/q_size_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.430    14.771    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  transmitter/q_size_reg[31]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    transmitter/q_size_reg[31]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/q_size_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.549ns (43.035%)  route 3.374ns (56.965%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.551     5.072    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  transmitter/q_size_reg[11]/Q
                         net (fo=2, routed)           0.678     6.206    transmitter/q_size_reg[11]
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.330 r  transmitter/Baud_Counter[9]_i_10/O
                         net (fo=1, routed)           0.444     6.774    transmitter/Baud_Counter[9]_i_10_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.898 r  transmitter/Baud_Counter[9]_i_6/O
                         net (fo=2, routed)           0.659     7.557    transmitter/Baud_Counter[9]_i_6_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  transmitter/Baud_Counter[9]_i_3/O
                         net (fo=33, routed)          0.676     8.357    transmitter/Baud_Counter[9]_i_3_n_0
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.481 r  transmitter/Baud_Counter[9]_i_1/O
                         net (fo=134, routed)         0.909     9.389    transmitter/Baud_Counter0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.513 r  transmitter/q_size[0]_i_8/O
                         net (fo=1, routed)           0.000     9.513    transmitter/q_size[0]_i_8_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.063 r  transmitter/q_size_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.063    transmitter/q_size_reg[0]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  transmitter/q_size_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    transmitter/q_size_reg[4]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  transmitter/q_size_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    transmitter/q_size_reg[8]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  transmitter/q_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    transmitter/q_size_reg[12]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  transmitter/q_size_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.519    transmitter/q_size_reg[16]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  transmitter/q_size_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.642    transmitter/q_size_reg[20]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  transmitter/q_size_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.756    transmitter/q_size_reg[24]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.995 r  transmitter/q_size_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.995    transmitter/q_size_reg[28]_i_1_n_5
    SLICE_X33Y26         FDRE                                         r  transmitter/q_size_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.430    14.771    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  transmitter/q_size_reg[30]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    transmitter/q_size_reg[30]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  4.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.108%)  route 0.202ns (58.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.443    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_machine/word_exist_block/counter_a_signal_reg[6]/Q
                         net (fo=17, routed)          0.202     1.786    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.530%)  route 0.207ns (59.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.443    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_machine/word_exist_block/counter_a_signal_reg[7]/Q
                         net (fo=17, routed)          0.207     1.791    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.071%)  route 0.220ns (60.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.443    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_machine/word_exist_block/counter_a_signal_reg[5]/Q
                         net (fo=17, routed)          0.220     1.804    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.267%)  route 0.248ns (63.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.443    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_machine/word_exist_block/counter_a_signal_reg[4]/Q
                         net (fo=17, routed)          0.248     1.832    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.557     1.440    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/word_loader/word_chars_reg_reg[0][3]/Q
                         net (fo=1, routed)           0.118     1.699    state_machine/word_loader/word_chars_reg_reg[0]_9[3]
    SLICE_X43Y17         FDRE                                         r  state_machine/word_loader/char_0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.825     1.952    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  state_machine/word_loader/char_0_out_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.072     1.546    state_machine/word_loader/char_0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.659%)  route 0.254ns (64.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.444    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  state_machine/word_exist_block/counter_a_signal_reg[1]/Q
                         net (fo=17, routed)          0.254     1.840    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.530%)  route 0.256ns (64.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.561     1.444    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  state_machine/word_exist_block/counter_a_signal_reg[3]/Q
                         net (fo=17, routed)          0.256     1.841    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.558     1.441    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  state_machine/word_loader/word_chars_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.112     1.694    state_machine/word_loader/word_chars_reg_reg[1]_8[0]
    SLICE_X43Y17         FDRE                                         r  state_machine/word_loader/char_1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.825     1.952    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  state_machine/word_loader/char_1_out_reg[0]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.075     1.529    state_machine/word_loader/char_1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_2_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.557     1.440    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/word_loader/word_chars_reg_reg[2][6]/Q
                         net (fo=1, routed)           0.113     1.694    state_machine/word_loader/word_chars_reg_reg[2]_7[6]
    SLICE_X40Y18         FDRE                                         r  state_machine/word_loader/char_2_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.824     1.951    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  state_machine/word_loader/char_2_out_reg[6]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.071     1.524    state_machine/word_loader/char_2_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_4_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.560     1.443    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_machine/word_loader/word_chars_reg_reg[4][0]/Q
                         net (fo=1, routed)           0.110     1.694    state_machine/word_loader/word_chars_reg_reg[4]_5[0]
    SLICE_X45Y14         FDRE                                         r  state_machine/word_loader/char_4_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.829     1.956    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X45Y14         FDRE                                         r  state_machine/word_loader/char_4_out_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.066     1.524    state_machine/word_loader/char_4_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y36  state_machine/solution_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  state_machine/solution_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y36  state_machine/solution_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y36  state_machine/solution_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  state_machine/solution_sig_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  state_machine/solution_sig_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y36  state_machine/solution_sig_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37  state_machine/solution_sig_reg[37]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  state_machine/solution_sig_reg[39]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y36  state_machine/solution_sig_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y19  state_machine/guess_checker/guess_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y19  state_machine/guess_checker/guess_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y19  state_machine/guess_checker/guess_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20  state_machine/guess_checker/guess_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20  state_machine/guess_checker/guess_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20  state_machine/guess_checker/guess_addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20  state_machine/guess_checker/guess_addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y17  state_machine/word_loader/word_chars_reg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y17  state_machine/word_loader/word_chars_reg_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y17  state_machine/word_loader/word_chars_reg_reg[0][2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.642ns (22.043%)  route 2.270ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.768     7.983    state_machine/state_flag[2]
    SLICE_X51Y24         FDCE                                         f  state_machine/num_tries_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.435    14.776    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  state_machine/num_tries_reg[29]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    state_machine/num_tries_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.642ns (22.043%)  route 2.270ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.768     7.983    state_machine/state_flag[2]
    SLICE_X51Y24         FDCE                                         f  state_machine/num_tries_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.435    14.776    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  state_machine/num_tries_reg[30]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    state_machine/num_tries_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.642ns (23.036%)  route 2.145ns (76.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.642     7.857    state_machine/state_flag[2]
    SLICE_X51Y18         FDCE                                         f  state_machine/num_tries_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.442    14.783    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y18         FDCE                                         r  state_machine/num_tries_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    state_machine/num_tries_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/max_tries_reached_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.173%)  route 2.128ns (76.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.626     7.841    state_machine/state_flag[2]
    SLICE_X51Y22         FDCE                                         f  state_machine/max_tries_reached_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  state_machine/max_tries_reached_reg/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    state_machine/max_tries_reached_reg
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.173%)  route 2.128ns (76.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.626     7.841    state_machine/state_flag[2]
    SLICE_X51Y22         FDCE                                         f  state_machine/num_tries_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  state_machine/num_tries_reg[17]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    state_machine/num_tries_reg[17]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.173%)  route 2.128ns (76.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.626     7.841    state_machine/state_flag[2]
    SLICE_X51Y22         FDCE                                         f  state_machine/num_tries_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  state_machine/num_tries_reg[20]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    state_machine/num_tries_reg[20]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.642ns (23.263%)  route 2.118ns (76.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.615     7.830    state_machine/state_flag[2]
    SLICE_X51Y19         FDCE                                         f  state_machine/num_tries_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.441    14.782    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  state_machine/num_tries_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    state_machine/num_tries_reg[6]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.517%)  route 1.977ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.474     7.689    state_machine/state_flag[2]
    SLICE_X51Y21         FDCE                                         f  state_machine/num_tries_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.440    14.781    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  state_machine/num_tries_reg[14]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    state_machine/num_tries_reg[14]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.517%)  route 1.977ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.474     7.689    state_machine/state_flag[2]
    SLICE_X51Y21         FDCE                                         f  state_machine/num_tries_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.440    14.781    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  state_machine/num_tries_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    state_machine/num_tries_reg[15]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.517%)  route 1.977ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  state_machine/current_state_reg[1]/Q
                         net (fo=94, routed)          0.503     6.091    state_machine/current_state[1]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.215 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          1.474     7.689    state_machine/state_flag[2]
    SLICE_X51Y21         FDCE                                         f  state_machine/num_tries_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         1.440    14.781    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  state_machine/num_tries_reg[16]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    state_machine/num_tries_reg[16]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.683%)  route 0.451ns (68.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.340     2.095    state_machine/state_flag[2]
    SLICE_X52Y23         FDCE                                         f  state_machine/num_tries_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  state_machine/num_tries_reg[24]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    state_machine/num_tries_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.683%)  route 0.451ns (68.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.340     2.095    state_machine/state_flag[2]
    SLICE_X52Y23         FDCE                                         f  state_machine/num_tries_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  state_machine/num_tries_reg[26]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    state_machine/num_tries_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.683%)  route 0.451ns (68.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.340     2.095    state_machine/state_flag[2]
    SLICE_X52Y23         FDCE                                         f  state_machine/num_tries_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  state_machine/num_tries_reg[27]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    state_machine/num_tries_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.430%)  route 0.553ns (72.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.442     2.197    state_machine/state_flag[2]
    SLICE_X51Y23         FDCE                                         f  state_machine/num_tries_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  state_machine/num_tries_reg[21]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    state_machine/num_tries_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.430%)  route 0.553ns (72.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.442     2.197    state_machine/state_flag[2]
    SLICE_X51Y23         FDCE                                         f  state_machine/num_tries_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  state_machine/num_tries_reg[22]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    state_machine/num_tries_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.430%)  route 0.553ns (72.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.442     2.197    state_machine/state_flag[2]
    SLICE_X51Y23         FDCE                                         f  state_machine/num_tries_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  state_machine/num_tries_reg[23]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    state_machine/num_tries_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.412%)  route 0.582ns (73.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.472     2.226    state_machine/state_flag[2]
    SLICE_X52Y22         FDCE                                         f  state_machine/num_tries_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.824     1.951    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X52Y22         FDCE                                         r  state_machine/num_tries_reg[18]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    state_machine/num_tries_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.412%)  route 0.582ns (73.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.472     2.226    state_machine/state_flag[2]
    SLICE_X52Y22         FDCE                                         f  state_machine/num_tries_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.824     1.951    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X52Y22         FDCE                                         r  state_machine/num_tries_reg[19]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    state_machine/num_tries_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.246%)  route 0.587ns (73.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.477     2.231    state_machine/state_flag[2]
    SLICE_X52Y21         FDCE                                         f  state_machine/num_tries_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.825     1.952    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X52Y21         FDCE                                         r  state_machine/num_tries_reg[12]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X52Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    state_machine/num_tries_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.246%)  route 0.587ns (73.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.552     1.435    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  state_machine/current_state_reg[2]/Q
                         net (fo=94, routed)          0.111     1.710    state_machine/current_state[2]
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.755 f  state_machine/num_tries[31]_i_2/O
                         net (fo=34, routed)          0.477     2.231    state_machine/state_flag[2]
    SLICE_X52Y21         FDCE                                         f  state_machine/num_tries_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=857, routed)         0.825     1.952    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X52Y21         FDCE                                         r  state_machine/num_tries_reg[13]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X52Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.407    state_machine/num_tries_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.824    





