{"vcs1":{"timestamp_begin":1730981592.432879815, "rt":2.48, "ut":0.91, "st":0.27}}
{"vcselab":{"timestamp_begin":1730981594.995643094, "rt":0.96, "ut":0.28, "st":0.14}}
{"link":{"timestamp_begin":1730981596.039653999, "rt":0.36, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730981591.776656221}
{"VCS_COMP_START_TIME": 1730981591.776656221}
{"VCS_COMP_END_TIME": 1730981597.872205831}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331996}}
{"stitch_vcselab": {"peak_mem": 231492}}
