ARM GAS  /tmp/ccSF4fCx.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB71:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** 
   2:Core/Src/main.c **** #include "main.h"
   3:Core/Src/main.c **** TIM_HandleTypeDef htim2;
   4:Core/Src/main.c **** UART_HandleTypeDef huart1;
   5:Core/Src/main.c **** 
   6:Core/Src/main.c **** void SystemClock_Config(void);
   7:Core/Src/main.c **** static void MX_GPIO_Init(void);
   8:Core/Src/main.c **** static void MX_TIM2_Init(void);
   9:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  10:Core/Src/main.c **** 
  11:Core/Src/main.c **** int _write(int file, char *outgoing, int len) {
  12:Core/Src/main.c **** HAL_UART_Transmit(&huart1, outgoing, len, 100);
  13:Core/Src/main.c **** return len;
  14:Core/Src/main.c **** }
  15:Core/Src/main.c **** 
  16:Core/Src/main.c **** int main(void)
  17:Core/Src/main.c **** {
  18:Core/Src/main.c **** 
  19:Core/Src/main.c ****   HAL_Init();
  20:Core/Src/main.c ****   SystemClock_Config();
  21:Core/Src/main.c ****   MX_GPIO_Init();
  22:Core/Src/main.c ****   MX_TIM2_Init();
  23:Core/Src/main.c ****   MX_USART1_UART_Init();
  24:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  25:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
  26:Core/Src/main.c ****   /* USER CODE END 2 */
  27:Core/Src/main.c ****   printf("--> CD.x: Initializing function!\r\n");
  28:Core/Src/main.c ****   /* Infinite loop */
  29:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  30:Core/Src/main.c ****   while (1)
  31:Core/Src/main.c ****   {
  32:Core/Src/main.c ****     /* USER CODE END WHILE */
  33:Core/Src/main.c **** 
ARM GAS  /tmp/ccSF4fCx.s 			page 2


  34:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  35:Core/Src/main.c ****   }
  36:Core/Src/main.c ****   /* USER CODE END 3 */
  37:Core/Src/main.c **** }
  38:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
  39:Core/Src/main.c **** {
  40:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  41:Core/Src/main.c **** }
  42:Core/Src/main.c **** /**
  43:Core/Src/main.c ****   * @brief System Clock Configuration
  44:Core/Src/main.c ****   * @retval None
  45:Core/Src/main.c ****   */
  46:Core/Src/main.c **** void SystemClock_Config(void)
  47:Core/Src/main.c **** {
  48:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  49:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  50:Core/Src/main.c **** 
  51:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  52:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
  53:Core/Src/main.c ****   */
  54:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  55:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  56:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  57:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  58:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  59:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  60:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  61:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  62:Core/Src/main.c ****   {
  63:Core/Src/main.c ****     Error_Handler();
  64:Core/Src/main.c ****   }
  65:Core/Src/main.c **** 
  66:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  69:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  70:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  71:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  72:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  73:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  76:Core/Src/main.c ****   {
  77:Core/Src/main.c ****     Error_Handler();
  78:Core/Src/main.c ****   }
  79:Core/Src/main.c **** }
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /**
  82:Core/Src/main.c ****   * @brief TIM2 Initialization Function
  83:Core/Src/main.c ****   * @param None
  84:Core/Src/main.c ****   * @retval None
  85:Core/Src/main.c ****   */
  86:Core/Src/main.c **** static void MX_TIM2_Init(void)
  87:Core/Src/main.c **** {
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  90:Core/Src/main.c **** 
ARM GAS  /tmp/ccSF4fCx.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  94:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
  99:Core/Src/main.c ****   htim2.Instance = TIM2;
 100:Core/Src/main.c ****   htim2.Init.Prescaler = 1000;
 101:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 102:Core/Src/main.c ****   htim2.Init.Period = 7200;
 103:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 104:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 105:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 106:Core/Src/main.c ****   {
 107:Core/Src/main.c ****     Error_Handler();
 108:Core/Src/main.c ****   }
 109:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 110:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****     Error_Handler();
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 115:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 116:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 117:Core/Src/main.c ****   {
 118:Core/Src/main.c ****     Error_Handler();
 119:Core/Src/main.c ****   }
 120:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** }
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief USART1 Initialization Function
 128:Core/Src/main.c ****   * @param None
 129:Core/Src/main.c ****   * @retval None
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 132:Core/Src/main.c **** {
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 141:Core/Src/main.c ****   huart1.Instance = USART1;
 142:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 143:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 144:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 145:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 146:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 147:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/ccSF4fCx.s 			page 4


 148:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 149:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     Error_Handler();
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****   * @brief GPIO Initialization Function
 161:Core/Src/main.c ****   * @param None
 162:Core/Src/main.c ****   * @retval None
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c **** static void MX_GPIO_Init(void)
 165:Core/Src/main.c **** {
  26              		.loc 1 165 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 166:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 166 3 view .LVU1
  40              		.loc 1 166 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 169:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  46              		.loc 1 169 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 169 3 view .LVU4
  49              		.loc 1 169 3 view .LVU5
  50 000e 134B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F02002 		orr	r2, r2, #32
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 169 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F02002 		and	r2, r2, #32
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 169 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE4:
ARM GAS  /tmp/ccSF4fCx.s 			page 5


  61              		.loc 1 169 3 view .LVU8
 170:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 170 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 170 3 view .LVU10
  65              		.loc 1 170 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F00402 		orr	r2, r2, #4
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 170 3 view .LVU12
  70 002a 9B69     		ldr	r3, [r3, #24]
  71 002c 03F00403 		and	r3, r3, #4
  72 0030 0193     		str	r3, [sp, #4]
  73              		.loc 1 170 3 view .LVU13
  74 0032 019B     		ldr	r3, [sp, #4]
  75              	.LBE5:
  76              		.loc 1 170 3 view .LVU14
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 173:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
  77              		.loc 1 173 3 view .LVU15
  78 0034 0A4D     		ldr	r5, .L3+4
  79 0036 2246     		mov	r2, r4
  80 0038 6021     		movs	r1, #96
  81 003a 2846     		mov	r0, r5
  82 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL0:
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /*Configure GPIO pins : PA5 PA6 */
 176:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
  84              		.loc 1 176 3 view .LVU16
  85              		.loc 1 176 23 is_stmt 0 view .LVU17
  86 0040 6023     		movs	r3, #96
  87 0042 0293     		str	r3, [sp, #8]
 177:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  88              		.loc 1 177 3 is_stmt 1 view .LVU18
  89              		.loc 1 177 24 is_stmt 0 view .LVU19
  90 0044 0123     		movs	r3, #1
  91 0046 0393     		str	r3, [sp, #12]
 178:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 178 3 is_stmt 1 view .LVU20
  93              		.loc 1 178 24 is_stmt 0 view .LVU21
  94 0048 0494     		str	r4, [sp, #16]
 179:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95              		.loc 1 179 3 is_stmt 1 view .LVU22
  96              		.loc 1 179 25 is_stmt 0 view .LVU23
  97 004a 0223     		movs	r3, #2
  98 004c 0593     		str	r3, [sp, #20]
 180:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  99              		.loc 1 180 3 is_stmt 1 view .LVU24
 100 004e 02A9     		add	r1, sp, #8
 101 0050 2846     		mov	r0, r5
 102 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 103              	.LVL1:
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** }
 104              		.loc 1 182 1 is_stmt 0 view .LVU25
ARM GAS  /tmp/ccSF4fCx.s 			page 6


 105 0056 07B0     		add	sp, sp, #28
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 12
 108              		@ sp needed
 109 0058 30BD     		pop	{r4, r5, pc}
 110              	.L4:
 111 005a 00BF     		.align	2
 112              	.L3:
 113 005c 00100240 		.word	1073876992
 114 0060 00080140 		.word	1073809408
 115              		.cfi_endproc
 116              	.LFE71:
 118              		.section	.text._write,"ax",%progbits
 119              		.align	1
 120              		.global	_write
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu softvfp
 126              	_write:
 127              	.LVL2:
 128              	.LFB65:
  11:Core/Src/main.c **** HAL_UART_Transmit(&huart1, outgoing, len, 100);
 129              		.loc 1 11 47 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
  11:Core/Src/main.c **** HAL_UART_Transmit(&huart1, outgoing, len, 100);
 133              		.loc 1 11 47 is_stmt 0 view .LVU27
 134 0000 10B5     		push	{r4, lr}
 135              	.LCFI3:
 136              		.cfi_def_cfa_offset 8
 137              		.cfi_offset 4, -8
 138              		.cfi_offset 14, -4
 139 0002 1446     		mov	r4, r2
  12:Core/Src/main.c **** return len;
 140              		.loc 1 12 1 is_stmt 1 view .LVU28
 141 0004 6423     		movs	r3, #100
 142 0006 92B2     		uxth	r2, r2
 143              	.LVL3:
  12:Core/Src/main.c **** return len;
 144              		.loc 1 12 1 is_stmt 0 view .LVU29
 145 0008 0248     		ldr	r0, .L7
 146              	.LVL4:
  12:Core/Src/main.c **** return len;
 147              		.loc 1 12 1 view .LVU30
 148 000a FFF7FEFF 		bl	HAL_UART_Transmit
 149              	.LVL5:
  13:Core/Src/main.c **** }
 150              		.loc 1 13 1 is_stmt 1 view .LVU31
  14:Core/Src/main.c **** 
 151              		.loc 1 14 1 is_stmt 0 view .LVU32
 152 000e 2046     		mov	r0, r4
 153 0010 10BD     		pop	{r4, pc}
 154              	.LVL6:
 155              	.L8:
  14:Core/Src/main.c **** 
ARM GAS  /tmp/ccSF4fCx.s 			page 7


 156              		.loc 1 14 1 view .LVU33
 157 0012 00BF     		.align	2
 158              	.L7:
 159 0014 00000000 		.word	.LANCHOR0
 160              		.cfi_endproc
 161              	.LFE65:
 163              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_TIM_PeriodElapsedCallback
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu softvfp
 171              	HAL_TIM_PeriodElapsedCallback:
 172              	.LVL7:
 173              	.LFB67:
  39:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 174              		.loc 1 39 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
  39:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 178              		.loc 1 39 1 is_stmt 0 view .LVU35
 179 0000 08B5     		push	{r3, lr}
 180              	.LCFI4:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 3, -8
 183              		.cfi_offset 14, -4
  40:Core/Src/main.c **** }
 184              		.loc 1 40 5 is_stmt 1 view .LVU36
 185 0002 2021     		movs	r1, #32
 186 0004 0148     		ldr	r0, .L11
 187              	.LVL8:
  40:Core/Src/main.c **** }
 188              		.loc 1 40 5 is_stmt 0 view .LVU37
 189 0006 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 190              	.LVL9:
  41:Core/Src/main.c **** /**
 191              		.loc 1 41 1 view .LVU38
 192 000a 08BD     		pop	{r3, pc}
 193              	.L12:
 194              		.align	2
 195              	.L11:
 196 000c 00080140 		.word	1073809408
 197              		.cfi_endproc
 198              	.LFE67:
 200              		.section	.text.Error_Handler,"ax",%progbits
 201              		.align	1
 202              		.global	Error_Handler
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu softvfp
 208              	Error_Handler:
 209              	.LFB72:
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** /* USER CODE BEGIN 4 */
ARM GAS  /tmp/ccSF4fCx.s 			page 8


 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /* USER CODE END 4 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /**
 189:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 190:Core/Src/main.c ****   * @retval None
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c **** void Error_Handler(void)
 193:Core/Src/main.c **** {
 210              		.loc 1 193 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ Volatile: function does not return.
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 194:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 195:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 196:Core/Src/main.c ****   __disable_irq();
 216              		.loc 1 196 3 view .LVU40
 217              	.LBB6:
 218              	.LBI6:
 219              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  /tmp/ccSF4fCx.s 			page 9


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  /tmp/ccSF4fCx.s 			page 10


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 220              		.loc 2 140 27 view .LVU41
 221              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 222              		.loc 2 142 3 view .LVU42
 223              		.syntax unified
 224              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 225 0000 72B6     		cpsid i
 226              	@ 0 "" 2
ARM GAS  /tmp/ccSF4fCx.s 			page 11


 227              		.thumb
 228              		.syntax unified
 229              	.L14:
 230              	.LBE7:
 231              	.LBE6:
 197:Core/Src/main.c ****   while (1)
 232              		.loc 1 197 3 discriminator 1 view .LVU43
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****   }
 233              		.loc 1 199 3 discriminator 1 view .LVU44
 197:Core/Src/main.c ****   while (1)
 234              		.loc 1 197 9 discriminator 1 view .LVU45
 235 0002 FEE7     		b	.L14
 236              		.cfi_endproc
 237              	.LFE72:
 239              		.section	.text.MX_TIM2_Init,"ax",%progbits
 240              		.align	1
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu softvfp
 246              	MX_TIM2_Init:
 247              	.LFB69:
  87:Core/Src/main.c **** 
 248              		.loc 1 87 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 24
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252 0000 00B5     		push	{lr}
 253              	.LCFI5:
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 14, -4
 256 0002 87B0     		sub	sp, sp, #28
 257              	.LCFI6:
 258              		.cfi_def_cfa_offset 32
  93:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 259              		.loc 1 93 3 view .LVU47
  93:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 260              		.loc 1 93 26 is_stmt 0 view .LVU48
 261 0004 0023     		movs	r3, #0
 262 0006 0293     		str	r3, [sp, #8]
 263 0008 0393     		str	r3, [sp, #12]
 264 000a 0493     		str	r3, [sp, #16]
 265 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/main.c **** 
 266              		.loc 1 94 3 is_stmt 1 view .LVU49
  94:Core/Src/main.c **** 
 267              		.loc 1 94 27 is_stmt 0 view .LVU50
 268 000e 0093     		str	r3, [sp]
 269 0010 0193     		str	r3, [sp, #4]
  99:Core/Src/main.c ****   htim2.Init.Prescaler = 1000;
 270              		.loc 1 99 3 is_stmt 1 view .LVU51
  99:Core/Src/main.c ****   htim2.Init.Prescaler = 1000;
 271              		.loc 1 99 18 is_stmt 0 view .LVU52
 272 0012 1548     		ldr	r0, .L23
 273 0014 4FF08042 		mov	r2, #1073741824
 274 0018 0260     		str	r2, [r0]
ARM GAS  /tmp/ccSF4fCx.s 			page 12


 100:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 275              		.loc 1 100 3 is_stmt 1 view .LVU53
 100:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 276              		.loc 1 100 24 is_stmt 0 view .LVU54
 277 001a 4FF47A72 		mov	r2, #1000
 278 001e 4260     		str	r2, [r0, #4]
 101:Core/Src/main.c ****   htim2.Init.Period = 7200;
 279              		.loc 1 101 3 is_stmt 1 view .LVU55
 101:Core/Src/main.c ****   htim2.Init.Period = 7200;
 280              		.loc 1 101 26 is_stmt 0 view .LVU56
 281 0020 8360     		str	r3, [r0, #8]
 102:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 282              		.loc 1 102 3 is_stmt 1 view .LVU57
 102:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 283              		.loc 1 102 21 is_stmt 0 view .LVU58
 284 0022 4FF4E152 		mov	r2, #7200
 285 0026 C260     		str	r2, [r0, #12]
 103:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 286              		.loc 1 103 3 is_stmt 1 view .LVU59
 103:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 287              		.loc 1 103 28 is_stmt 0 view .LVU60
 288 0028 0361     		str	r3, [r0, #16]
 104:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 289              		.loc 1 104 3 is_stmt 1 view .LVU61
 104:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 290              		.loc 1 104 32 is_stmt 0 view .LVU62
 291 002a 8023     		movs	r3, #128
 292 002c 8361     		str	r3, [r0, #24]
 105:Core/Src/main.c ****   {
 293              		.loc 1 105 3 is_stmt 1 view .LVU63
 105:Core/Src/main.c ****   {
 294              		.loc 1 105 7 is_stmt 0 view .LVU64
 295 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 296              	.LVL10:
 105:Core/Src/main.c ****   {
 297              		.loc 1 105 6 view .LVU65
 298 0032 90B9     		cbnz	r0, .L20
 109:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 299              		.loc 1 109 3 is_stmt 1 view .LVU66
 109:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 300              		.loc 1 109 34 is_stmt 0 view .LVU67
 301 0034 4FF48053 		mov	r3, #4096
 302 0038 0293     		str	r3, [sp, #8]
 110:Core/Src/main.c ****   {
 303              		.loc 1 110 3 is_stmt 1 view .LVU68
 110:Core/Src/main.c ****   {
 304              		.loc 1 110 7 is_stmt 0 view .LVU69
 305 003a 02A9     		add	r1, sp, #8
 306 003c 0A48     		ldr	r0, .L23
 307 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 308              	.LVL11:
 110:Core/Src/main.c ****   {
 309              		.loc 1 110 6 view .LVU70
 310 0042 60B9     		cbnz	r0, .L21
 114:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 311              		.loc 1 114 3 is_stmt 1 view .LVU71
 114:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /tmp/ccSF4fCx.s 			page 13


 312              		.loc 1 114 37 is_stmt 0 view .LVU72
 313 0044 0023     		movs	r3, #0
 314 0046 0093     		str	r3, [sp]
 115:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 315              		.loc 1 115 3 is_stmt 1 view .LVU73
 115:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 316              		.loc 1 115 33 is_stmt 0 view .LVU74
 317 0048 0193     		str	r3, [sp, #4]
 116:Core/Src/main.c ****   {
 318              		.loc 1 116 3 is_stmt 1 view .LVU75
 116:Core/Src/main.c ****   {
 319              		.loc 1 116 7 is_stmt 0 view .LVU76
 320 004a 6946     		mov	r1, sp
 321 004c 0648     		ldr	r0, .L23
 322 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 323              	.LVL12:
 116:Core/Src/main.c ****   {
 324              		.loc 1 116 6 view .LVU77
 325 0052 30B9     		cbnz	r0, .L22
 124:Core/Src/main.c **** 
 326              		.loc 1 124 1 view .LVU78
 327 0054 07B0     		add	sp, sp, #28
 328              	.LCFI7:
 329              		.cfi_remember_state
 330              		.cfi_def_cfa_offset 4
 331              		@ sp needed
 332 0056 5DF804FB 		ldr	pc, [sp], #4
 333              	.L20:
 334              	.LCFI8:
 335              		.cfi_restore_state
 107:Core/Src/main.c ****   }
 336              		.loc 1 107 5 is_stmt 1 view .LVU79
 337 005a FFF7FEFF 		bl	Error_Handler
 338              	.LVL13:
 339              	.L21:
 112:Core/Src/main.c ****   }
 340              		.loc 1 112 5 view .LVU80
 341 005e FFF7FEFF 		bl	Error_Handler
 342              	.LVL14:
 343              	.L22:
 118:Core/Src/main.c ****   }
 344              		.loc 1 118 5 view .LVU81
 345 0062 FFF7FEFF 		bl	Error_Handler
 346              	.LVL15:
 347              	.L24:
 348 0066 00BF     		.align	2
 349              	.L23:
 350 0068 00000000 		.word	.LANCHOR1
 351              		.cfi_endproc
 352              	.LFE69:
 354              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 355              		.align	1
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 359              		.fpu softvfp
 361              	MX_USART1_UART_Init:
ARM GAS  /tmp/ccSF4fCx.s 			page 14


 362              	.LFB70:
 132:Core/Src/main.c **** 
 363              		.loc 1 132 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 08B5     		push	{r3, lr}
 368              	.LCFI9:
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 3, -8
 371              		.cfi_offset 14, -4
 141:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 372              		.loc 1 141 3 view .LVU83
 141:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 373              		.loc 1 141 19 is_stmt 0 view .LVU84
 374 0002 0A48     		ldr	r0, .L29
 375 0004 0A4B     		ldr	r3, .L29+4
 376 0006 0360     		str	r3, [r0]
 142:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 377              		.loc 1 142 3 is_stmt 1 view .LVU85
 142:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 378              		.loc 1 142 24 is_stmt 0 view .LVU86
 379 0008 4FF4E133 		mov	r3, #115200
 380 000c 4360     		str	r3, [r0, #4]
 143:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 381              		.loc 1 143 3 is_stmt 1 view .LVU87
 143:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 382              		.loc 1 143 26 is_stmt 0 view .LVU88
 383 000e 0023     		movs	r3, #0
 384 0010 8360     		str	r3, [r0, #8]
 144:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 385              		.loc 1 144 3 is_stmt 1 view .LVU89
 144:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 386              		.loc 1 144 24 is_stmt 0 view .LVU90
 387 0012 C360     		str	r3, [r0, #12]
 145:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 388              		.loc 1 145 3 is_stmt 1 view .LVU91
 145:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 389              		.loc 1 145 22 is_stmt 0 view .LVU92
 390 0014 0361     		str	r3, [r0, #16]
 146:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 391              		.loc 1 146 3 is_stmt 1 view .LVU93
 146:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 392              		.loc 1 146 20 is_stmt 0 view .LVU94
 393 0016 0C22     		movs	r2, #12
 394 0018 4261     		str	r2, [r0, #20]
 147:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 395              		.loc 1 147 3 is_stmt 1 view .LVU95
 147:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 396              		.loc 1 147 25 is_stmt 0 view .LVU96
 397 001a 8361     		str	r3, [r0, #24]
 148:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 398              		.loc 1 148 3 is_stmt 1 view .LVU97
 148:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 399              		.loc 1 148 28 is_stmt 0 view .LVU98
 400 001c C361     		str	r3, [r0, #28]
 149:Core/Src/main.c ****   {
ARM GAS  /tmp/ccSF4fCx.s 			page 15


 401              		.loc 1 149 3 is_stmt 1 view .LVU99
 149:Core/Src/main.c ****   {
 402              		.loc 1 149 7 is_stmt 0 view .LVU100
 403 001e FFF7FEFF 		bl	HAL_UART_Init
 404              	.LVL16:
 149:Core/Src/main.c ****   {
 405              		.loc 1 149 6 view .LVU101
 406 0022 00B9     		cbnz	r0, .L28
 157:Core/Src/main.c **** 
 407              		.loc 1 157 1 view .LVU102
 408 0024 08BD     		pop	{r3, pc}
 409              	.L28:
 151:Core/Src/main.c ****   }
 410              		.loc 1 151 5 is_stmt 1 view .LVU103
 411 0026 FFF7FEFF 		bl	Error_Handler
 412              	.LVL17:
 413              	.L30:
 414 002a 00BF     		.align	2
 415              	.L29:
 416 002c 00000000 		.word	.LANCHOR0
 417 0030 00380140 		.word	1073821696
 418              		.cfi_endproc
 419              	.LFE70:
 421              		.section	.text.SystemClock_Config,"ax",%progbits
 422              		.align	1
 423              		.global	SystemClock_Config
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 427              		.fpu softvfp
 429              	SystemClock_Config:
 430              	.LFB68:
  47:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 431              		.loc 1 47 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 64
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435 0000 00B5     		push	{lr}
 436              	.LCFI10:
 437              		.cfi_def_cfa_offset 4
 438              		.cfi_offset 14, -4
 439 0002 91B0     		sub	sp, sp, #68
 440              	.LCFI11:
 441              		.cfi_def_cfa_offset 72
  48:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 442              		.loc 1 48 3 view .LVU105
  48:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 443              		.loc 1 48 22 is_stmt 0 view .LVU106
 444 0004 2822     		movs	r2, #40
 445 0006 0021     		movs	r1, #0
 446 0008 06A8     		add	r0, sp, #24
 447 000a FFF7FEFF 		bl	memset
 448              	.LVL18:
  49:Core/Src/main.c **** 
 449              		.loc 1 49 3 is_stmt 1 view .LVU107
  49:Core/Src/main.c **** 
 450              		.loc 1 49 22 is_stmt 0 view .LVU108
ARM GAS  /tmp/ccSF4fCx.s 			page 16


 451 000e 0023     		movs	r3, #0
 452 0010 0193     		str	r3, [sp, #4]
 453 0012 0293     		str	r3, [sp, #8]
 454 0014 0393     		str	r3, [sp, #12]
 455 0016 0493     		str	r3, [sp, #16]
 456 0018 0593     		str	r3, [sp, #20]
  54:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 457              		.loc 1 54 3 is_stmt 1 view .LVU109
  54:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 458              		.loc 1 54 36 is_stmt 0 view .LVU110
 459 001a 0122     		movs	r2, #1
 460 001c 0692     		str	r2, [sp, #24]
  55:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 461              		.loc 1 55 3 is_stmt 1 view .LVU111
  55:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 462              		.loc 1 55 30 is_stmt 0 view .LVU112
 463 001e 4FF48033 		mov	r3, #65536
 464 0022 0793     		str	r3, [sp, #28]
  56:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 465              		.loc 1 56 3 is_stmt 1 view .LVU113
  57:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 466              		.loc 1 57 3 view .LVU114
  57:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 467              		.loc 1 57 30 is_stmt 0 view .LVU115
 468 0024 0A92     		str	r2, [sp, #40]
  58:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 469              		.loc 1 58 3 is_stmt 1 view .LVU116
  58:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 470              		.loc 1 58 34 is_stmt 0 view .LVU117
 471 0026 0222     		movs	r2, #2
 472 0028 0D92     		str	r2, [sp, #52]
  59:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 473              		.loc 1 59 3 is_stmt 1 view .LVU118
  59:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 474              		.loc 1 59 35 is_stmt 0 view .LVU119
 475 002a 0E93     		str	r3, [sp, #56]
  60:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 476              		.loc 1 60 3 is_stmt 1 view .LVU120
  60:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 477              		.loc 1 60 32 is_stmt 0 view .LVU121
 478 002c 4FF4E013 		mov	r3, #1835008
 479 0030 0F93     		str	r3, [sp, #60]
  61:Core/Src/main.c ****   {
 480              		.loc 1 61 3 is_stmt 1 view .LVU122
  61:Core/Src/main.c ****   {
 481              		.loc 1 61 7 is_stmt 0 view .LVU123
 482 0032 06A8     		add	r0, sp, #24
 483 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 484              	.LVL19:
  61:Core/Src/main.c ****   {
 485              		.loc 1 61 6 view .LVU124
 486 0038 80B9     		cbnz	r0, .L35
  68:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 487              		.loc 1 68 3 is_stmt 1 view .LVU125
  68:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 488              		.loc 1 68 31 is_stmt 0 view .LVU126
 489 003a 0F23     		movs	r3, #15
ARM GAS  /tmp/ccSF4fCx.s 			page 17


 490 003c 0193     		str	r3, [sp, #4]
  70:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 491              		.loc 1 70 3 is_stmt 1 view .LVU127
  70:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 492              		.loc 1 70 34 is_stmt 0 view .LVU128
 493 003e 0221     		movs	r1, #2
 494 0040 0291     		str	r1, [sp, #8]
  71:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 495              		.loc 1 71 3 is_stmt 1 view .LVU129
  71:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 496              		.loc 1 71 35 is_stmt 0 view .LVU130
 497 0042 0023     		movs	r3, #0
 498 0044 0393     		str	r3, [sp, #12]
  72:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 499              		.loc 1 72 3 is_stmt 1 view .LVU131
  72:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 500              		.loc 1 72 36 is_stmt 0 view .LVU132
 501 0046 4FF48062 		mov	r2, #1024
 502 004a 0492     		str	r2, [sp, #16]
  73:Core/Src/main.c **** 
 503              		.loc 1 73 3 is_stmt 1 view .LVU133
  73:Core/Src/main.c **** 
 504              		.loc 1 73 36 is_stmt 0 view .LVU134
 505 004c 0593     		str	r3, [sp, #20]
  75:Core/Src/main.c ****   {
 506              		.loc 1 75 3 is_stmt 1 view .LVU135
  75:Core/Src/main.c ****   {
 507              		.loc 1 75 7 is_stmt 0 view .LVU136
 508 004e 01A8     		add	r0, sp, #4
 509 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 510              	.LVL20:
  75:Core/Src/main.c ****   {
 511              		.loc 1 75 6 view .LVU137
 512 0054 20B9     		cbnz	r0, .L36
  79:Core/Src/main.c **** 
 513              		.loc 1 79 1 view .LVU138
 514 0056 11B0     		add	sp, sp, #68
 515              	.LCFI12:
 516              		.cfi_remember_state
 517              		.cfi_def_cfa_offset 4
 518              		@ sp needed
 519 0058 5DF804FB 		ldr	pc, [sp], #4
 520              	.L35:
 521              	.LCFI13:
 522              		.cfi_restore_state
  63:Core/Src/main.c ****   }
 523              		.loc 1 63 5 is_stmt 1 view .LVU139
 524 005c FFF7FEFF 		bl	Error_Handler
 525              	.LVL21:
 526              	.L36:
  77:Core/Src/main.c ****   }
 527              		.loc 1 77 5 view .LVU140
 528 0060 FFF7FEFF 		bl	Error_Handler
 529              	.LVL22:
 530              		.cfi_endproc
 531              	.LFE68:
 533              		.section	.rodata.main.str1.4,"aMS",%progbits,1
ARM GAS  /tmp/ccSF4fCx.s 			page 18


 534              		.align	2
 535              	.LC0:
 536 0000 2D2D3E20 		.ascii	"--> CD.x: Initializing function!\015\000"
 536      43442E78 
 536      3A20496E 
 536      69746961 
 536      6C697A69 
 537              		.section	.text.main,"ax",%progbits
 538              		.align	1
 539              		.global	main
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 543              		.fpu softvfp
 545              	main:
 546              	.LFB66:
  17:Core/Src/main.c **** 
 547              		.loc 1 17 1 view -0
 548              		.cfi_startproc
 549              		@ Volatile: function does not return.
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552 0000 08B5     		push	{r3, lr}
 553              	.LCFI14:
 554              		.cfi_def_cfa_offset 8
 555              		.cfi_offset 3, -8
 556              		.cfi_offset 14, -4
  19:Core/Src/main.c ****   SystemClock_Config();
 557              		.loc 1 19 3 view .LVU142
 558 0002 FFF7FEFF 		bl	HAL_Init
 559              	.LVL23:
  20:Core/Src/main.c ****   MX_GPIO_Init();
 560              		.loc 1 20 3 view .LVU143
 561 0006 FFF7FEFF 		bl	SystemClock_Config
 562              	.LVL24:
  21:Core/Src/main.c ****   MX_TIM2_Init();
 563              		.loc 1 21 3 view .LVU144
 564 000a FFF7FEFF 		bl	MX_GPIO_Init
 565              	.LVL25:
  22:Core/Src/main.c ****   MX_USART1_UART_Init();
 566              		.loc 1 22 3 view .LVU145
 567 000e FFF7FEFF 		bl	MX_TIM2_Init
 568              	.LVL26:
  23:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 569              		.loc 1 23 3 view .LVU146
 570 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 571              	.LVL27:
  25:Core/Src/main.c ****   /* USER CODE END 2 */
 572              		.loc 1 25 3 view .LVU147
 573 0016 0348     		ldr	r0, .L40
 574 0018 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 575              	.LVL28:
  27:Core/Src/main.c ****   /* Infinite loop */
 576              		.loc 1 27 3 view .LVU148
 577 001c 0248     		ldr	r0, .L40+4
 578 001e FFF7FEFF 		bl	puts
 579              	.LVL29:
ARM GAS  /tmp/ccSF4fCx.s 			page 19


 580              	.L38:
  30:Core/Src/main.c ****   {
 581              		.loc 1 30 3 discriminator 1 view .LVU149
  35:Core/Src/main.c ****   /* USER CODE END 3 */
 582              		.loc 1 35 3 discriminator 1 view .LVU150
  30:Core/Src/main.c ****   {
 583              		.loc 1 30 9 discriminator 1 view .LVU151
 584 0022 FEE7     		b	.L38
 585              	.L41:
 586              		.align	2
 587              	.L40:
 588 0024 00000000 		.word	.LANCHOR1
 589 0028 00000000 		.word	.LC0
 590              		.cfi_endproc
 591              	.LFE66:
 593              		.global	huart1
 594              		.global	htim2
 595              		.section	.bss.htim2,"aw",%nobits
 596              		.align	2
 597              		.set	.LANCHOR1,. + 0
 600              	htim2:
 601 0000 00000000 		.space	72
 601      00000000 
 601      00000000 
 601      00000000 
 601      00000000 
 602              		.section	.bss.huart1,"aw",%nobits
 603              		.align	2
 604              		.set	.LANCHOR0,. + 0
 607              	huart1:
 608 0000 00000000 		.space	68
 608      00000000 
 608      00000000 
 608      00000000 
 608      00000000 
 609              		.text
 610              	.Letext0:
 611              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 612              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 613              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 614              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 615              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 616              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 617              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 618              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 619              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 620              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 621              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 622              		.file 14 "<built-in>"
ARM GAS  /tmp/ccSF4fCx.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccSF4fCx.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccSF4fCx.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccSF4fCx.s:113    .text.MX_GPIO_Init:000000000000005c $d
     /tmp/ccSF4fCx.s:119    .text._write:0000000000000000 $t
     /tmp/ccSF4fCx.s:126    .text._write:0000000000000000 _write
     /tmp/ccSF4fCx.s:159    .text._write:0000000000000014 $d
     /tmp/ccSF4fCx.s:164    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccSF4fCx.s:171    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccSF4fCx.s:196    .text.HAL_TIM_PeriodElapsedCallback:000000000000000c $d
     /tmp/ccSF4fCx.s:201    .text.Error_Handler:0000000000000000 $t
     /tmp/ccSF4fCx.s:208    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccSF4fCx.s:240    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccSF4fCx.s:246    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccSF4fCx.s:350    .text.MX_TIM2_Init:0000000000000068 $d
     /tmp/ccSF4fCx.s:355    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccSF4fCx.s:361    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccSF4fCx.s:416    .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccSF4fCx.s:422    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccSF4fCx.s:429    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccSF4fCx.s:534    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccSF4fCx.s:538    .text.main:0000000000000000 $t
     /tmp/ccSF4fCx.s:545    .text.main:0000000000000000 main
     /tmp/ccSF4fCx.s:588    .text.main:0000000000000024 $d
     /tmp/ccSF4fCx.s:607    .bss.huart1:0000000000000000 huart1
     /tmp/ccSF4fCx.s:600    .bss.htim2:0000000000000000 htim2
     /tmp/ccSF4fCx.s:596    .bss.htim2:0000000000000000 $d
     /tmp/ccSF4fCx.s:603    .bss.huart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_GPIO_TogglePin
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
puts
