<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/src/mm/MMU.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_4fab95aa68e894ecd3672a9d69d97603.html">src</a></li><li class="navelem"><a class="el" href="dir_a81066af20fb7cec420bbd4643986dca.html">mm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MMU.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MMU_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MMU_8h.html">etiss/mm/MMU.h</a>&quot;</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CPUCore_8h.html">etiss/CPUCore.h</a>&quot;</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;etiss/jit/ReturnCode.h&quot;</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceetiss.html">etiss</a></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">namespace </span>mm</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a2ffa390a94ac98d9c6cc97d04aa9d0c8">   68</a></span>&#160;<a class="code" href="classetiss_1_1mm_1_1MMU.html#a2ffa390a94ac98d9c6cc97d04aa9d0c8">MMU::MMU</a>(<span class="keywordtype">bool</span> hw_ptw, std::string <a class="code" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>, <span class="keywordtype">bool</span> pid_enabled)</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    : mmu_enabled_(<a class="code" href="clang__stdlib_2stdbool_8h.html#a65e9886d74aaee76545e83dd09011727">false</a>)</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    , mmu_control_reg_val_(0)</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    , pid_(0)</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    , name_(<a class="code" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    , pid_enabled_(pid_enabled)</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    , hw_page_table_walker_(hw_ptw)</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a> = std::shared_ptr&lt;etiss::mm::TLB&lt;0&gt;&gt;(<span class="keyword">new</span> <a class="code" href="classetiss_1_1mm_1_1TLB.html">TLB&lt;0&gt;</a>());</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="PageFaultVector_8h.html#a5e0bf7dd0d125a33eac833db7f4577ec">REGISTER_PAGE_FAULT_HANDLER</a>(<a class="code" href="namespaceetiss_1_1mm.html#ad92d64db174df8e6f517fd5d239bb095">TLBMISS</a>, <a class="code" href="namespaceetiss_1_1mm.html#a776a51056abb91346b50639f7b321b2e">tlb_miss_handler</a>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">// REGISTER_PAGE_FAULT_HANDLER(TLBISFULL, tlb_full_handler);</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#ad037264296f22dfa51f99887e27fb14e">   82</a></span>&#160;<a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ad037264296f22dfa51f99887e27fb14e">MMU::Translate</a>(<span class="keyword">const</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vma, <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> *<span class="keyword">const</span> pma_buf, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a> access, <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> data)</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">mmu_enabled_</a>)</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        *pma_buf = vma;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">NOERROR</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">if</span> (!this-&gt;<a class="code" href="classetiss_1_1mm_1_1MMU.html#a273ddd19e3796455e70cc7e61984659c">CheckPrivilegedMode</a>())</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        *pma_buf = vma;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">NOERROR</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63">PTEFormat::Instance</a>().GetFormatMap().find(std::string(<span class="stringliteral">&quot;PPN&quot;</span>)) == <a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63">PTEFormat::Instance</a>().GetFormatMap().end())</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a>, <span class="stringliteral">&quot;PPN not defined in PTE format&quot;</span>);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63">PTEFormat::Instance</a>().GetFormatMap().find(std::string(<span class="stringliteral">&quot;PAGEOFFSET&quot;</span>)) ==</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63">PTEFormat::Instance</a>().GetFormatMap().end())</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a>, <span class="stringliteral">&quot;Page size offset not defined in PTE format&quot;</span>);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    std::pair&lt;uint32_t, uint32_t&gt; page_offset_bitfield =</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63">PTEFormat::Instance</a>().<a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#ad0ab182aeac397dcdfd73cc5d7a11307">GetFormatMap</a>().find(std::string(<span class="stringliteral">&quot;PAGEOFFSET&quot;</span>))-&gt;second;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    std::pair&lt;uint32_t, uint32_t&gt; ppn_bitfield = <a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63">PTEFormat::Instance</a>().<a class="code" href="classetiss_1_1mm_1_1PTEFormat.html#ad0ab182aeac397dcdfd73cc5d7a11307">GetFormatMap</a>().find(std::string(<span class="stringliteral">&quot;PPN&quot;</span>))-&gt;second;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> page_offset_msb_pos = page_offset_bitfield.first;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> ppn_msb_pos = ppn_bitfield.first;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// Add PID as part of TLB tag to reduce flush possibility.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vpn = vma &gt;&gt; (page_offset_msb_pos + 1);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">pid_enabled_</a>)</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    {</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        vpn |= <a class="code" href="classetiss_1_1mm_1_1MMU.html#a62064426a19b6042f2561a000aa0ee55">pid_</a> &lt;&lt; (ppn_msb_pos + 1);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> pte_buf = <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a>(0);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> fault = <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;Lookup(vpn, &amp;pte_buf);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (fault)</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    {</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">if</span> ((fault = <a class="code" href="PageFaultVector_8h.html#a963134b40bcf2d3dbe0ce2d5420ba378">HANDLE_PAGE_FAULT</a>(fault, <span class="keyword">this</span>, vma, access)))</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">return</span> fault;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keywordflow">if</span> ((fault = <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;Lookup(vpn, &amp;pte_buf)))</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <a class="code" href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">Dump</a>();</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a>, <span class="stringliteral">&quot;TLB MISS is not correctly handled&quot;</span>);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        }</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> ((fault = <a class="code" href="classetiss_1_1mm_1_1MMU.html#a8261bd94e8b5370779a1fe67f3014ac4">CheckProtection</a>(pte_buf, access)))</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">return</span> fault;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> offset_mask = (1 &lt;&lt; (page_offset_msb_pos + 1)) - 1;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    *pma_buf = (pte_buf.<a class="code" href="classetiss_1_1mm_1_1PTE.html#a82967f5c5a4dc5e34c887865dbf43425">GetPPN</a>() &lt;&lt; (page_offset_msb_pos + 1)) | (vma &amp; offset_mask);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1MMU.html#a94bd0d53c264b0245dc1ec796bc6463d">UpdatePTEFlags</a>(pte_buf, access);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// Check whether vma is trying to write the data cached in TLB, if so</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// evict the PTE entry in the TLB</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa8127e01252295a0f73bdeaebf03e9804">W_ACCESS</a> == access)</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        std::map&lt;uint64_t, PTE *&gt;::iterator itr = <a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>.find(*pma_buf);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordflow">if</span> (itr != <a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>.end())</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>.erase(itr);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">NOERROR</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a19e66a2734c96a93ea379fa7ff5ee0d9">  154</a></span>&#160;<a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a19e66a2734c96a93ea379fa7ff5ee0d9">MMU::AddTLBEntry</a>(<span class="keyword">const</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vpn, <span class="keyword">const</span> <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte)</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> fault = <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;AddPTE(vpn, pte);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">if</span> (fault)</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    {</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">if</span> ((fault = <a class="code" href="PageFaultVector_8h.html#a963134b40bcf2d3dbe0ce2d5420ba378">HANDLE_PAGE_FAULT</a>(fault, <span class="keyword">this</span>, 0, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa55592395025a8f4475c42117d2bda1bc">R_ACCESS</a>)))</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            <span class="keywordflow">return</span> fault;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;AddPTE(vpn, pte);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">NOERROR</a>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a3c0402ae45e53144a0f227822d877156">  166</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a3c0402ae45e53144a0f227822d877156">MMU::SignalMMU</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> control_reg_val_)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">if</span> (0 == control_reg_val_)</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">mmu_enabled_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (control_reg_val_ &amp;&amp; (!<a class="code" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">mmu_enabled_</a>))</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">mmu_enabled_</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e">GetName</a>() + <span class="stringliteral">&quot; : MMU is enabled.&quot;</span>);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    }</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">if</span> (control_reg_val_ != <a class="code" href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">mmu_control_reg_val_</a>)</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1MMU.html#a7a728d0aa967d8cee3cb04aec22058f2">cache_flush_pending</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;Flush();</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>.clear();</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e">GetName</a>() + <span class="stringliteral">&quot; : TLB flushed due to page directory update.&quot;</span>);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <a class="code" href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">mmu_control_reg_val_</a> = control_reg_val_;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">pid_enabled_</a>)</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            <a class="code" href="classetiss_1_1mm_1_1MMU.html#a663ad2edb84332e9d0ccf4d02e84c8c5">UpdatePid</a>(<a class="code" href="classetiss_1_1mm_1_1MMU.html#a2545200a9de678bdadfe8fcc6454cb0f">GetPid</a>(control_reg_val_));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a>, <span class="stringliteral">&quot;Redundant MMU control register write&quot;</span>);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">  189</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">MMU::Dump</a>()</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">using</span> std::cout;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keyword">using</span> std::endl;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    cout &lt;&lt; <span class="stringliteral">&quot;------------MMU Details-----------&quot;</span> &lt;&lt; endl;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    cout &lt;&lt; <span class="stringliteral">&quot;MMU name : &quot;</span> &lt;&lt; <a class="code" href="classetiss_1_1mm_1_1MMU.html#ad5dd670855c3b660b3bab6ffb293c120">name_</a> &lt;&lt; endl;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    cout &lt;&lt; <span class="stringliteral">&quot;MMU enabled: &quot;</span> &lt;&lt; std::boolalpha &lt;&lt; <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">mmu_enabled_</a> &lt;&lt; endl;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    cout &lt;&lt; <span class="stringliteral">&quot;PID enabled: &quot;</span> &lt;&lt; std::boolalpha &lt;&lt; <a class="code" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">pid_enabled_</a> &lt;&lt; endl;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">pid_enabled_</a>)</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        cout &lt;&lt; <span class="stringliteral">&quot;Current PID : 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; <a class="code" href="classetiss_1_1mm_1_1MMU.html#a62064426a19b6042f2561a000aa0ee55">pid_</a> &lt;&lt; endl;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    cout &lt;&lt; <span class="stringliteral">&quot;Current control register value : 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; <a class="code" href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">mmu_control_reg_val_</a> &lt;&lt; endl;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;Dump();</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#ae26a6aa651456d52efc5c021b7e82b44">  204</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ae26a6aa651456d52efc5c021b7e82b44">MMU::Init</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="structETISS__System.html">ETISS_System</a> *system)</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1MMU.html#afc3387f04983c00a618d10b2b3767eae">cpu_</a> = cpu;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1MMU.html#a99974e2d6e63bef0220850839770baa2">system_</a> = system;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1MMU.html#a32d89d1837cb665c88309f4141626986">hw_page_table_walker_</a>)</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="comment">// Page table walker probe</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="MMU_8h.html#aa67b7b71297ff798bc494f539a8ddb1e">DEFAULT_PAGE_TABLE_WALKER</a> == this-&gt;<a class="code" href="classetiss_1_1mm_1_1MMU.html#a31834554e8184a41c4bb4944291ca304">WalkPageTable</a>(0, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa55592395025a8f4475c42117d2bda1bc">R_ACCESS</a>))</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a>, <span class="stringliteral">&quot;No hardware page table walker, software page table walker is required &quot;</span>);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882">  214</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882">MMU::AddTLBEntryMap</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> phy_addr_, <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte)</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>.find(phy_addr_) != <a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>.end())</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="PageFaultVector_8h.html#a963134b40bcf2d3dbe0ce2d5420ba378">HANDLE_PAGE_FAULT</a>(<a class="code" href="namespaceetiss_1_1mm.html#acd4467f965a0c06294881b7d3530d33e">PTEOVERLAP</a>, <span class="keyword">this</span>, 0, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa55592395025a8f4475c42117d2bda1bc">R_ACCESS</a>);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>[phy_addr_] = &amp;pte;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="namespaceetiss_1_1mm.html#a776a51056abb91346b50639f7b321b2e">  221</a></span>&#160;<a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="namespaceetiss_1_1mm.html#a776a51056abb91346b50639f7b321b2e">tlb_miss_handler</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> fault, <a class="code" href="classetiss_1_1mm_1_1MMU.html">MMU</a> *mmu, <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vma, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a> access)</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;{</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (mmu-&gt;<a class="code" href="classetiss_1_1mm_1_1MMU.html#ac6751f46ab3ad5b8dbb86df1877f7705">HasPageTableWalker</a>())</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> handled_fault = <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">NOERROR</a>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordflow">if</span> ((handled_fault = mmu-&gt;<a class="code" href="classetiss_1_1mm_1_1MMU.html#a31834554e8184a41c4bb4944291ca304">WalkPageTable</a>(vma, access)))</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="keywordflow">return</span> handled_fault;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">NOERROR</a>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">switch</span> (access)</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa55592395025a8f4475c42117d2bda1bc">R_ACCESS</a>:</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordflow">return</span> etiss::RETURNCODE::LOAD_PAGEFAULT;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa8127e01252295a0f73bdeaebf03e9804">W_ACCESS</a>:</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">return</span> etiss::RETURNCODE::STORE_PAGEFAULT;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa0fafa4ef84390631b6e207d61633a0ea">X_ACCESS</a>:</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">return</span> etiss::RETURNCODE::INSTR_PAGEFAULT;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        abort();</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespaceetiss_1_1mm.html#a67f7a4ddc232fe671890acd78c85a2e2">  244</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceetiss_1_1mm.html#a67f7a4ddc232fe671890acd78c85a2e2">DUMP_MMU</a>(<a class="code" href="classetiss_1_1mm_1_1MMU.html">MMU</a> *mmu)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    mmu-&gt;<a class="code" href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">Dump</a>();</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;} <span class="comment">// namespace mm</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;} <span class="comment">// namespace etiss</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceetiss.html">etiss</a>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="MMU_8cpp.html#ab40d3dc4e5c000decf0b0816375a9f58">  256</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="MMU_8cpp.html#ab40d3dc4e5c000decf0b0816375a9f58">ETISS_SIGNAL_MMU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> mmu_signal_)</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="classetiss_1_1CPUCore.html">CPUCore</a> *core = (<a class="code" href="classetiss_1_1CPUCore.html">CPUCore</a> *)cpu-&gt;<a class="code" href="structETISS__CPU.html#aa68f9b822b4ecaf04af0c047a14f9ba0">_etiss_private_handle_</a>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <a class="code" href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a">if</a> (!core)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815">etiss::ERROR</a>, <span class="stringliteral">&quot;CPUArchRegListenerInterface::signalChangedRegisterValue() called from outside &quot;</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                     <span class="stringliteral">&quot;etiss::CPUCore::execute(). this should not happen and indicates a faultiy &quot;</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                     <span class="stringliteral">&quot;CPUArch (or Plugin) implementation. This function may have been called &quot;</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                     <span class="stringliteral">&quot;indirectly from ETISS_signalChangedRegisterValue()&quot;</span>);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        }</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        core-&gt;<a class="code" href="classetiss_1_1CPUCore.html#a3984de45867b235b3c2239b7fc2f58fd">getMMU</a>()-&gt;SignalMMU(mmu_signal_);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    }</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a8261bd94e8b5370779a1fe67f3014ac4"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a8261bd94e8b5370779a1fe67f3014ac4">etiss::mm::MMU::CheckProtection</a></div><div class="ttdeci">virtual int32_t CheckProtection(const PTE &amp;, MM_ACCESS access)=0</div><div class="ttdoc">Memory protection is architecture-dependent, which should be implemented with architecture model.</div></div>
<div class="ttc" id="aMMU_8h_html"><div class="ttname"><a href="MMU_8h.html">MMU.h</a></div><div class="ttdoc">Modeling hardware memory management for virtual memory -&gt; physical memory translation and protection....</div></div>
<div class="ttc" id="aPageFaultVector_8h_html_a5e0bf7dd0d125a33eac833db7f4577ec"><div class="ttname"><a href="PageFaultVector_8h.html#a5e0bf7dd0d125a33eac833db7f4577ec">REGISTER_PAGE_FAULT_HANDLER</a></div><div class="ttdeci">#define REGISTER_PAGE_FAULT_HANDLER(fault, handler)</div><div class="ttdef"><b>Definition:</b> <a href="PageFaultVector_8h_source.html#l00081">PageFaultVector.h:81</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ad037264296f22dfa51f99887e27fb14e"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ad037264296f22dfa51f99887e27fb14e">etiss::mm::MMU::Translate</a></div><div class="ttdeci">virtual int32_t Translate(const uint64_t vma, uint64_t *const pma_buf, MM_ACCESS access, uint64_t data=0)</div><div class="ttdoc">Conduct the actual translation according to the format set by PTEFormatBuilder.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00082">MMU.cpp:82</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ae26a6aa651456d52efc5c021b7e82b44"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ae26a6aa651456d52efc5c021b7e82b44">etiss::mm::MMU::Init</a></div><div class="ttdeci">void Init(ETISS_CPU *cpu, ETISS_System *system)</div><div class="ttdoc">Initialize the MMU, when DMMUWrapper is wrapping the MMU.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00204">MMU.cpp:204</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_ae97afcab1c0c335c4b41ed82524d2ba9"><div class="ttname"><a href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a></div><div class="ttdeci">const MM_EXPORT int32_t NOERROR</div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a></div><div class="ttdeci">@ WARNING</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00128">Misc.h:128</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a99974e2d6e63bef0220850839770baa2"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a99974e2d6e63bef0220850839770baa2">etiss::mm::MMU::system_</a></div><div class="ttdeci">ETISS_System * system_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00181">MMU.h:181</a></div></div>
<div class="ttc" id="aclassetiss_1_1CPUCore_html_a3984de45867b235b3c2239b7fc2f58fd"><div class="ttname"><a href="classetiss_1_1CPUCore.html#a3984de45867b235b3c2239b7fc2f58fd">etiss::CPUCore::getMMU</a></div><div class="ttdeci">virtual std::shared_ptr&lt; etiss::mm::MMU &gt; getMMU()</div><div class="ttdoc">Get the Memory Management Unit(MMU) of this CPUCore instance.</div><div class="ttdef"><b>Definition:</b> <a href="CPUCore_8h_source.html#l00180">CPUCore.h:180</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a32d89d1837cb665c88309f4141626986"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a32d89d1837cb665c88309f4141626986">etiss::mm::MMU::hw_page_table_walker_</a></div><div class="ttdeci">const bool hw_page_table_walker_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00198">MMU.h:198</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a31834554e8184a41c4bb4944291ca304"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a31834554e8184a41c4bb4944291ca304">etiss::mm::MMU::WalkPageTable</a></div><div class="ttdeci">virtual int32_t WalkPageTable(uint64_t, MM_ACCESS)</div><div class="ttdoc">Page table walking is required to translate virtual address to physical address if TLB miss occurs.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00147">MMU.h:147</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_afba4553de22372a3c7955f6b94b04efe"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">etiss::mm::MMU::tlb_entry_map_</a></div><div class="ttdeci">std::map&lt; uint64_t, PTE * &gt; tlb_entry_map_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00191">MMU.h:191</a></div></div>
<div class="ttc" id="aclassetiss_1_1CPUCore_html"><div class="ttname"><a href="classetiss_1_1CPUCore.html">etiss::CPUCore</a></div><div class="ttdoc">CPUCore is responsible for the simulation of a CPU core in ETISS.</div><div class="ttdef"><b>Definition:</b> <a href="CPUCore_8h_source.html#l00111">CPUCore.h:111</a></div></div>
<div class="ttc" id="atimesoftfloat_8c_html_a5ac083a645d964373f022d03df4849c8"><div class="ttname"><a href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="timesoftfloat_8c_source.html#l01931">timesoftfloat.c:1931</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a776a51056abb91346b50639f7b321b2e"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a776a51056abb91346b50639f7b321b2e">etiss::mm::tlb_miss_handler</a></div><div class="ttdeci">int32_t tlb_miss_handler(int32_t fault, MMU *mmu, uint64_t vma, MM_ACCESS access)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00221">MMU.cpp:221</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="astructETISS__System_html"><div class="ttname"><a href="structETISS__System.html">ETISS_System</a></div><div class="ttdoc">memory access and time synchronization functions.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2System_8h_source.html#l00077">System.h:77</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a273ddd19e3796455e70cc7e61984659c"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a273ddd19e3796455e70cc7e61984659c">etiss::mm::MMU::CheckPrivilegedMode</a></div><div class="ttdeci">virtual bool CheckPrivilegedMode()=0</div><div class="ttdoc">MMU is enabled in certain mode.</div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2ffa390a94ac98d9c6cc97d04aa9d0c8"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2ffa390a94ac98d9c6cc97d04aa9d0c8">etiss::mm::MMU::MMU</a></div><div class="ttdeci">MMU(bool hw_ptw, std::string name, bool pid_enabled)</div><div class="ttdoc">MMU ctor.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00068">MMU.cpp:68</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a></div><div class="ttdeci">@ FATALERROR</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00126">Misc.h:126</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a></div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00075">MMU.h:75</a></div></div>
<div class="ttc" id="anamespaceetiss_html"><div class="ttname"><a href="namespaceetiss.html">etiss</a></div><div class="ttdoc">Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.</div><div class="ttdef"><b>Definition:</b> <a href="Benchmark_8h_source.html#l00052">Benchmark.h:52</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a4b31681dd5d534e274fb99c435329a9aa0fafa4ef84390631b6e207d61633a0ea"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa0fafa4ef84390631b6e207d61633a0ea">etiss::mm::X_ACCESS</a></div><div class="ttdeci">@ X_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="PageFaultVector_8h_source.html#l00066">PageFaultVector.h:66</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a19e66a2734c96a93ea379fa7ff5ee0d9"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a19e66a2734c96a93ea379fa7ff5ee0d9">etiss::mm::MMU::AddTLBEntry</a></div><div class="ttdeci">int32_t AddTLBEntry(const uint64_t vfn, const PTE &amp;pte)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00154">MMU.cpp:154</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_aa216e9b0176d5618f89875f6ed0b7882"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882">etiss::mm::MMU::AddTLBEntryMap</a></div><div class="ttdeci">void AddTLBEntryMap(uint64_t phy_addr_, PTE &amp;pte)</div><div class="ttdoc">Keep a record of mapping between cached PTE with its physical address.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00214">MMU.cpp:214</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2bc4d791f01ba016b2791199d4a1468e"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e">etiss::mm::MMU::GetName</a></div><div class="ttdeci">std::string GetName() const</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00173">MMU.h:173</a></div></div>
<div class="ttc" id="aPageFaultVector_8h_html_a963134b40bcf2d3dbe0ce2d5420ba378"><div class="ttname"><a href="PageFaultVector_8h.html#a963134b40bcf2d3dbe0ce2d5420ba378">HANDLE_PAGE_FAULT</a></div><div class="ttdeci">#define HANDLE_PAGE_FAULT(fault, mmu, vma, access)</div><div class="ttdef"><b>Definition:</b> <a href="PageFaultVector_8h_source.html#l00085">PageFaultVector.h:85</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1PTEFormat_html_a44f08a1ac748d09952051195e0899e63"><div class="ttname"><a href="classetiss_1_1mm_1_1PTEFormat.html#a44f08a1ac748d09952051195e0899e63">etiss::mm::PTEFormat::Instance</a></div><div class="ttdeci">static PTEFormat &amp; Instance()</div><div class="ttdoc">Get the singleton instance.</div><div class="ttdef"><b>Definition:</b> <a href="PTEFormat_8h_source.html#l00070">PTEFormat.h:70</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1PTE_html_a82967f5c5a4dc5e34c887865dbf43425"><div class="ttname"><a href="classetiss_1_1mm_1_1PTE.html#a82967f5c5a4dc5e34c887865dbf43425">etiss::mm::PTE::GetPPN</a></div><div class="ttdeci">uint64_t GetPPN() const</div><div class="ttdef"><b>Definition:</b> <a href="PTE_8h_source.html#l00119">PTE.h:119</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a4b31681dd5d534e274fb99c435329a9aa55592395025a8f4475c42117d2bda1bc"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa55592395025a8f4475c42117d2bda1bc">etiss::mm::R_ACCESS</a></div><div class="ttdeci">@ R_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="PageFaultVector_8h_source.html#l00064">PageFaultVector.h:64</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a817ca6b24f2320d37b85e67ef7b54815"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">etiss::mm::MMU::pid_enabled_</a></div><div class="ttdeci">const bool pid_enabled_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00197">MMU.h:197</a></div></div>
<div class="ttc" id="anamespaceetiss_html_afd320e98bf6a5e2c0d8ffde5dd28dd35"><div class="ttname"><a href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a></div><div class="ttdeci">void log(Verbosity level, std::string msg)</div><div class="ttdoc">write log message at the given level.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8cpp_source.html#l00125">Misc.cpp:125</a></div></div>
<div class="ttc" id="astructETISS__CPU_html_aa68f9b822b4ecaf04af0c047a14f9ba0"><div class="ttname"><a href="structETISS__CPU.html#aa68f9b822b4ecaf04af0c047a14f9ba0">ETISS_CPU::_etiss_private_handle_</a></div><div class="ttdeci">void * _etiss_private_handle_</div><div class="ttdoc">private helper handle for plugins</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00105">CPU.h:105</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ac6751f46ab3ad5b8dbb86df1877f7705"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ac6751f46ab3ad5b8dbb86df1877f7705">etiss::mm::MMU::HasPageTableWalker</a></div><div class="ttdeci">bool HasPageTableWalker()</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00159">MMU.h:159</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ae8522e93f54efc4c3ee89cd54e567562"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">etiss::mm::MMU::Dump</a></div><div class="ttdeci">void Dump()</div><div class="ttdoc">Dump the details of the MMU, when page fault cannot be handled.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00189">MMU.cpp:189</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a62064426a19b6042f2561a000aa0ee55"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a62064426a19b6042f2561a000aa0ee55">etiss::mm::MMU::pid_</a></div><div class="ttdeci">uint32_t pid_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00194">MMU.h:194</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_a1be1f6f1e6c132e4c0a037ee1edd6d83"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00023">stddef.h:23</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2545200a9de678bdadfe8fcc6454cb0f"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2545200a9de678bdadfe8fcc6454cb0f">etiss::mm::MMU::GetPid</a></div><div class="ttdeci">virtual int32_t GetPid(uint64_t control_reg_val_)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00175">MMU.h:175</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ad5dd670855c3b660b3bab6ffb293c120"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ad5dd670855c3b660b3bab6ffb293c120">etiss::mm::MMU::name_</a></div><div class="ttdeci">std::string name_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00195">MMU.h:195</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815">etiss::ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00127">Misc.h:127</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a663ad2edb84332e9d0ccf4d02e84c8c5"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a663ad2edb84332e9d0ccf4d02e84c8c5">etiss::mm::MMU::UpdatePid</a></div><div class="ttdeci">void UpdatePid(uint32_t new_pid)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00163">MMU.h:163</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1PTEFormat_html_ad0ab182aeac397dcdfd73cc5d7a11307"><div class="ttname"><a href="classetiss_1_1mm_1_1PTEFormat.html#ad0ab182aeac397dcdfd73cc5d7a11307">etiss::mm::PTEFormat::GetFormatMap</a></div><div class="ttdeci">PTEFormatMap &amp; GetFormatMap()</div><div class="ttdef"><b>Definition:</b> <a href="PTEFormat_8h_source.html#l00095">PTEFormat.h:95</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a80ff8c4bcc64ec83b2f94e4f808c8903"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">etiss::mm::MMU::tlb_</a></div><div class="ttdeci">std::shared_ptr&lt; etiss::mm::TLB&lt; 0 &gt; &gt; tlb_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00186">MMU.h:186</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a3c0402ae45e53144a0f227822d877156"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a3c0402ae45e53144a0f227822d877156">etiss::mm::MMU::SignalMMU</a></div><div class="ttdeci">void SignalMMU(uint64_t control_reg_val_)</div><div class="ttdoc">Whenever the MMU control register changes, the MMU has to be notified with the updated control regist...</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00166">MMU.cpp:166</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a7a728d0aa967d8cee3cb04aec22058f2"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a7a728d0aa967d8cee3cb04aec22058f2">etiss::mm::MMU::cache_flush_pending</a></div><div class="ttdeci">bool cache_flush_pending</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00177">MMU.h:177</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2d3219d71fd713513f3d34e9070d04e6"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">etiss::mm::MMU::mmu_enabled_</a></div><div class="ttdeci">bool mmu_enabled_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00182">MMU.h:182</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a4b31681dd5d534e274fb99c435329a9aa8127e01252295a0f73bdeaebf03e9804"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9aa8127e01252295a0f73bdeaebf03e9804">etiss::mm::W_ACCESS</a></div><div class="ttdeci">@ W_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="PageFaultVector_8h_source.html#l00065">PageFaultVector.h:65</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a94bd0d53c264b0245dc1ec796bc6463d"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a94bd0d53c264b0245dc1ec796bc6463d">etiss::mm::MMU::UpdatePTEFlags</a></div><div class="ttdeci">virtual void UpdatePTEFlags(PTE &amp;, MM_ACCESS)</div><div class="ttdoc">Reserved for some MMU that might update PTE when translating.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00153">MMU.h:153</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1TLB_html"><div class="ttname"><a href="classetiss_1_1mm_1_1TLB.html">etiss::mm::TLB&lt; 0 &gt;</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a></div><div class="ttdeci">@ VERBOSE</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00130">Misc.h:130</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_a0af8eb494ffbd5f2e4d87b45f75e81b7"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a></div><div class="ttdeci">signed int int32_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00015">stddef.h:15</a></div></div>
<div class="ttc" id="aMMU_8cpp_html_ab40d3dc4e5c000decf0b0816375a9f58"><div class="ttname"><a href="MMU_8cpp.html#ab40d3dc4e5c000decf0b0816375a9f58">ETISS_SIGNAL_MMU</a></div><div class="ttdeci">void ETISS_SIGNAL_MMU(ETISS_CPU *cpu, etiss_uint64 mmu_signal_)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00256">MMU.cpp:256</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_ab03496aa717fb9c7bee01384c245dd05"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a></div><div class="ttdeci">unsigned long long int uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00027">stddef.h:27</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1PTE_html"><div class="ttname"><a href="classetiss_1_1mm_1_1PTE.html">etiss::mm::PTE</a></div><div class="ttdoc">Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.</div><div class="ttdef"><b>Definition:</b> <a href="PTE_8h_source.html#l00068">PTE.h:68</a></div></div>
<div class="ttc" id="aarm__acle_8h_html_af0f89e107c8af9af65a3b058fcafc81a"><div class="ttname"><a href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a">if</a></div><div class="ttdeci">if(__y==0) return __x</div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_afc3387f04983c00a618d10b2b3767eae"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#afc3387f04983c00a618d10b2b3767eae">etiss::mm::MMU::cpu_</a></div><div class="ttdeci">ETISS_CPU * cpu_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00180">MMU.h:180</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_a2603e4f22c6361a273c96fb376934c3d"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a></div><div class="ttdeci">uint64_t etiss_uint64</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00096">types.h:96</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_abbaa39768f90880c1e8d47df3f264d9e"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">etiss::mm::MMU::mmu_control_reg_val_</a></div><div class="ttdeci">uint64_t mmu_control_reg_val_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00193">MMU.h:193</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_ad92d64db174df8e6f517fd5d239bb095"><div class="ttname"><a href="namespaceetiss_1_1mm.html#ad92d64db174df8e6f517fd5d239bb095">etiss::mm::TLBMISS</a></div><div class="ttdeci">const MM_EXPORT int32_t TLBMISS</div></div>
<div class="ttc" id="aclang__stdlib_2stdbool_8h_html_a65e9886d74aaee76545e83dd09011727"><div class="ttname"><a href="clang__stdlib_2stdbool_8h.html#a65e9886d74aaee76545e83dd09011727">false</a></div><div class="ttdeci">#define false</div><div class="ttdef"><b>Definition:</b> <a href="clang__stdlib_2stdbool_8h_source.html#l00017">stdbool.h:17</a></div></div>
<div class="ttc" id="aMMU_8h_html_aa67b7b71297ff798bc494f539a8ddb1e"><div class="ttname"><a href="MMU_8h.html#aa67b7b71297ff798bc494f539a8ddb1e">DEFAULT_PAGE_TABLE_WALKER</a></div><div class="ttdeci">#define DEFAULT_PAGE_TABLE_WALKER</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00078">MMU.h:78</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a4b31681dd5d534e274fb99c435329a9a"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a></div><div class="ttdeci">MM_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="PageFaultVector_8h_source.html#l00062">PageFaultVector.h:62</a></div></div>
<div class="ttc" id="aCPUCore_8h_html"><div class="ttname"><a href="CPUCore_8h.html">CPUCore.h</a></div><div class="ttdoc">defines main cpu core interface</div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a67f7a4ddc232fe671890acd78c85a2e2"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a67f7a4ddc232fe671890acd78c85a2e2">etiss::mm::DUMP_MMU</a></div><div class="ttdeci">void DUMP_MMU(MMU *mmu)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00244">MMU.cpp:244</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_acd4467f965a0c06294881b7d3530d33e"><div class="ttname"><a href="namespaceetiss_1_1mm.html#acd4467f965a0c06294881b7d3530d33e">etiss::mm::PTEOVERLAP</a></div><div class="ttdeci">const MM_EXPORT int32_t PTEOVERLAP</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:10 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
