5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real8.vcd) 2 -o (real8.cdd) 2 -v (real8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real8.v 9 31 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 1110005 1 0 63 0 64 53 0 0.000000
1 b 2 12 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real8.v 14 20 1 
2 2 15 15 15 5000b 1 0 1004 0 0 64 20 1 123.456
2 3 15 15 15 10001 0 1 1410 0 0 64 37 a
2 4 15 15 15 1000b 1 37 16 2 3
2 5 16 16 16 50008 1 0 21004 0 0 1 16 0 0
2 6 16 16 16 10001 0 1 1410 0 0 1 1 b
2 7 16 16 16 10008 1 37 16 5 6
2 8 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 17 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 18 18 50018 1 0 61000 0 0 64 16 0 ffffffffffffffff
2 11 18 18 18 10001 0 1 1410 0 0 64 37 a
2 12 18 18 18 10018 1 37 12 10 11
2 13 19 19 19 b000d 1 0 1008 0 0 64 20 1 0.0
2 14 19 19 19 60006 1 1 1008 0 0 64 37 a
2 15 19 19 19 5000e 1 11 201008 13 14 1 18 0 1 0 1 0 0
2 16 19 19 19 10001 0 1 1410 0 0 1 1 b
2 17 19 19 19 1000e 1 37 1a 15 16
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 12 0 4
4 12 0 17 17 4
4 17 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real8.v 22 29 1 
