VPR FPGA Placement and Routing.
Version: 8.0.0-rc1+unkown
Revision: v8.0.0-rc1-978-g80ae77e
Compiled: 2019-09-25T16:06:48
Compiler: GNU 4.9.2 on Linux-3.10.0-1062.1.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml bfly --route --analysis --circuit_file bfly.pre-vpr.blif --route_chan_width 102 --max_router_iterations 50 --cluster_seed_type blend --gen_post_synthesis_netlist off --routing_budgets_algorithm disable


Architecture file: k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml
Circuit name: bfly

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 3.2 MiB, delta_rss +1.1 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 9.3 MiB, delta_rss +6.1 MiB)
# Load circuit
Found constant-one generator 'vcc'
Found constant-zero generator 'gnd'
Found constant-zero generator 'bfly.re_z_add.u1^fracta_out~0_FF'
Found constant-zero generator 'bfly.re_z_add.u1^fracta_out~1_FF'
Found constant-zero generator 'bfly.re_z_add.u1^fracta_out~2_FF'
Found constant-zero generator 'bfly.sub5_add.u1^fracta_out~0_FF'
Found constant-zero generator 'bfly.sub5_add.u1^fracta_out~1_FF'
Found constant-zero generator 'bfly.sub5_add.u1^fracta_out~2_FF'
Found constant-zero generator 'bfly.im_z_add.u1^fracta_out~0_FF'
Found constant-zero generator 'bfly.im_z_add.u1^fracta_out~1_FF'
Found constant-zero generator 'bfly.im_z_add.u1^fracta_out~2_FF'
Found constant-zero generator 'bfly.add6_add.u1^fracta_out~0_FF'
Found constant-zero generator 'bfly.add6_add.u1^fracta_out~1_FF'
Found constant-zero generator 'bfly.add6_add.u1^fracta_out~2_FF'
Found constant-zero generator 'unconn'
Found constant-one generator 'n22596_2'
# Load circuit took 0.15 seconds (max_rss 39.3 MiB, delta_rss +30.0 MiB)
# Clean circuit
Absorbing 2187 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  468 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3306
Swept block(s)      : 1685
Constant Pins Marked: 468
# Clean circuit took 0.12 seconds (max_rss 39.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 39.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 10291
    .input  :     193
    .latch  :    2296
    .output :      64
    0-LUT   :      15
    6-LUT   :    6699
    adder   :    1020
    multiply:       4
  Nets  : 11275
    Avg Fanout:     3.2
    Max Fanout:  2296.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 47778
  Timing Graph Edges: 84546
  Timing Graph Levels: 114
# Build Timing Graph took 0.06 seconds (max_rss 39.6 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'bfly^clock' Fanout: 2296 pins (4.8%), 2296 blocks (22.3%)
# Load Timing Constraints

SDC file 'bfly.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'bfly^clock'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'bfly^clock' Source: 'bfly^clock.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 39.6 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: bfly.net
Circuit placement file: bfly.place
Circuit routing file: bfly.route
Circuit SDC file: bfly.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 102
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 102
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'bfly.net'.
Detected 15 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.07 seconds).
Warning 2: Treated 17 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load Packing took 1.11 seconds (max_rss 107.4 MiB, delta_rss +67.8 MiB)
Warning 3: Netlist contains 218 global net to non-global architecture pin connections

Netlist num_nets: 6637
Netlist num_blocks: 937
Netlist EMPTY blocks: 0.
Netlist io blocks: 257.
Netlist clb blocks: 676.
Netlist mult_36 blocks: 4.
Netlist memory blocks: 0.
Netlist inputs pins: 193
Netlist output pins: 64

# Create Device
## Build Device Grid
FPGA sized to 33 x 33: 1089 grid tiles (auto)

Resource usage...
	Netlist      0	blocks of type: EMPTY
	Architecture 0	blocks of type: EMPTY
	Netlist      257	blocks of type: io
	Architecture 992	blocks of type: io
	Netlist      676	blocks of type: clb
	Architecture 713	blocks of type: clb
	Netlist      4	blocks of type: mult_36
	Architecture 28	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 20	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.00 Type: EMPTY
	Block Utilization: 0.26 Type: io
	Block Utilization: 0.95 Type: clb
	Block Utilization: 0.14 Type: mult_36
	Block Utilization: 0.00 Type: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 107.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 4: in check_rr_node: RR node: 3925 type: OPIN location: (1,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 5: in check_rr_node: RR node: 8712 type: OPIN location: (3,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 6: in check_rr_node: RR node: 11649 type: OPIN location: (4,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 7: in check_rr_node: RR node: 14586 type: OPIN location: (5,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 8: in check_rr_node: RR node: 19779 type: OPIN location: (7,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 9: in check_rr_node: RR node: 22716 type: OPIN location: (8,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 10: in check_rr_node: RR node: 25653 type: OPIN location: (9,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 11: in check_rr_node: RR node: 30440 type: OPIN location: (11,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 12: in check_rr_node: RR node: 33377 type: OPIN location: (12,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 13: in check_rr_node: RR node: 36314 type: OPIN location: (13,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 14: in check_rr_node: RR node: 41507 type: OPIN location: (15,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 15: in check_rr_node: RR node: 44444 type: OPIN location: (16,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 16: in check_rr_node: RR node: 47381 type: OPIN location: (17,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 17: in check_rr_node: RR node: 52168 type: OPIN location: (19,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 18: in check_rr_node: RR node: 55105 type: OPIN location: (20,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 19: in check_rr_node: RR node: 58042 type: OPIN location: (21,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 20: in check_rr_node: RR node: 63235 type: OPIN location: (23,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 21: in check_rr_node: RR node: 66172 type: OPIN location: (24,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 22: in check_rr_node: RR node: 69109 type: OPIN location: (25,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 23: in check_rr_node: RR node: 73896 type: OPIN location: (27,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 24: in check_rr_node: RR node: 76833 type: OPIN location: (28,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 25: in check_rr_node: RR node: 79770 type: OPIN location: (29,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 26: in check_rr_node: RR node: 84963 type: OPIN location: (31,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 27: in check_rr_graph: fringe node 24 IPIN at (0,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 0.59 seconds (max_rss 114.8 MiB, delta_rss +7.4 MiB)
  RR Graph Nodes: 146903
  RR Graph Edges: 1161825
# Create Device took 0.60 seconds (max_rss 114.8 MiB, delta_rss +7.4 MiB)

# Load Placement
# Load Placement took 0.00 seconds (max_rss 114.8 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.4     0.0    0 1006121    6619   18180   10133 ( 6.898%)   92116 (45.5%)   17.553     -9802.    -17.553      0.000      0.000      N/A
   2    0.2     0.5   27  908488    5306   16541    4939 ( 3.362%)   89125 (44.0%)   17.550     -9830.    -17.550      0.000      0.000      N/A
   3    0.1     0.6   17  719508    4006   13556    4370 ( 2.975%)   90246 (44.6%)   17.557     -9839.    -17.557      0.000      0.000      N/A
   4    0.1     0.8   12  681485    3508   12805    3798 ( 2.585%)   90951 (44.9%)   17.562     -9864.    -17.562      0.000      0.000      N/A
   5    0.1     1.1   10  629510    3043   11789    2905 ( 1.977%)   91765 (45.3%)   17.563     -9869.    -17.563      0.000      0.000      N/A
   6    0.1     1.4   10  531264    2449   10352    2175 ( 1.481%)   92948 (45.9%)   17.564     -9881.    -17.564      0.000      0.000      N/A
   7    0.1     1.9   15  439402    1969    8812    1693 ( 1.152%)   94122 (46.5%)   17.569     -9883.    -17.569      0.000      0.000      N/A
   8    0.1     2.4    5  403915    1548    7541    1134 ( 0.772%)   95538 (47.2%)   17.567     -9889.    -17.567      0.000      0.000      N/A
   9    0.1     3.1   11  292316    1108    5611     682 ( 0.464%)   96481 (47.7%)   17.567     -9893.    -17.567      0.000      0.000      N/A
  10    0.1     4.1    6  202675     753    3965     402 ( 0.274%)   97300 (48.1%)   17.567     -9895.    -17.567      0.000      0.000       28
  11    0.1     5.3    6  138596     488    2605     232 ( 0.158%)   97872 (48.4%)   17.567     -9897.    -17.567      0.000      0.000       24
  12    0.1     6.9    3   83188     268    1467      91 ( 0.062%)   98378 (48.6%)   17.567     -9897.    -17.567      0.000      0.000       23
  13    0.1     9.0    1   36682     124     612      40 ( 0.027%)   98541 (48.7%)   17.567     -9897.    -17.567      0.000      0.000       20
  14    0.1    11.6    1   18853      55     242      15 ( 0.010%)   98664 (48.8%)   17.567     -9898.    -17.567      0.000      0.000       19
  15    0.1    15.1    2    4678      24      75       5 ( 0.003%)   98651 (48.7%)   17.567     -9898.    -17.567      0.000      0.000       18
  16    0.1    19.7    0     795       7      12       3 ( 0.002%)   98651 (48.7%)   17.567     -9898.    -17.567      0.000      0.000       18
  17    0.1    25.6    0     723       5      12       2 ( 0.001%)   98655 (48.8%)   17.567     -9898.    -17.567      0.000      0.000       17
  18    0.1    33.3    0     792       3       3       0 ( 0.000%)   98671 (48.8%)   17.567     -9898.    -17.567      0.000      0.000       18
Restoring best routing
Critical path: 17.567 ns
Successfully routed after 18 routing iterations.
Router Stats: total_nets_routed: 31283 total_connections_routed: 114180 total_heap_pushes: 6098991 total_heap_pops: 1167563
# Routing took 2.10 seconds (max_rss 140.0 MiB, delta_rss +18.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 538429434
Circuit successfully routed with a channel width factor of 102.

Average number of bends per net: 1.96193  Maximum # of bends: 22

Number of global nets: 18
Number of routed nets (nonglobal): 6619
Wire length results (in units of 1 clb segments)...
	Total wirelength: 98671, average net length: 14.9072
	Maximum net length: 109

Wire length results in terms of physical segments...
	Total wiring segments used: 25292, average wire segments per net: 3.82112
	Maximum segments used by a net: 28
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 ( 0.0%) |
[      0.9:        1)   0 ( 0.0%) |
[      0.8:      0.9)  26 ( 1.3%) |**
[      0.7:      0.8) 440 (21.5%) |*****************************************
[      0.5:      0.6) 500 (24.4%) |***********************************************
[      0.4:      0.5) 454 (22.2%) |*******************************************
[      0.3:      0.4) 264 (12.9%) |*************************
[      0.2:      0.3) 160 ( 7.8%) |***************
[      0.1:      0.2) 104 ( 5.1%) |**********
[        0:      0.1) 100 ( 4.9%) |*********
Maximum routing channel utilization:      0.86 at (6,17)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      51  32.061      102
                         1      59  32.727      102
                         2      63  41.758      102
                         3      74  42.667      102
                         4      70  43.667      102
                         5      81  50.121      102
                         6      87  54.394      102
                         7      79  52.394      102
                         8      77  49.545      102
                         9      68  50.939      102
                        10      67  49.636      102
                        11      69  49.545      102
                        12      61  44.758      102
                        13      72  47.697      102
                        14      72  45.394      102
                        15      71  46.727      102
                        16      86  51.061      102
                        17      88  52.000      102
                        18      84  48.091      102
                        19      78  44.879      102
                        20      74  43.152      102
                        21      75  46.455      102
                        22      79  50.424      102
                        23      75  51.818      102
                        24      80  55.152      102
                        25      83  57.727      102
                        26      77  53.697      102
                        27      82  53.818      102
                        28      73  48.333      102
                        29      69  37.970      102
                        30      58  28.424      102
                        31      39  16.545      102
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      40  21.394      102
                         1      46  24.970      102
                         2      54  34.485      102
                         3      79  54.909      102
                         4      80  60.212      102
                         5      80  52.273      102
                         6      91  54.121      102
                         7      83  61.848      102
                         8      84  62.121      102
                         9      78  51.485      102
                        10      67  47.061      102
                        11      82  59.364      102
                        12      83  59.182      102
                        13      77  46.788      102
                        14      78  47.424      102
                        15      80  59.576      102
                        16      81  55.848      102
                        17      71  41.455      102
                        18      73  41.273      102
                        19      76  48.697      102
                        20      80  52.818      102
                        21      73  45.273      102
                        22      69  44.242      102
                        23      80  57.636      102
                        24      89  60.030      102
                        25      67  45.333      102
                        26      68  43.939      102
                        27      83  56.636      102
                        28      83  54.303      102
                        29      65  33.879      102
                        30      52  19.667      102
                        31      47  18.212      102

Total tracks in x-direction: 3264, in y-direction: 3264

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.0475e+07
	Total used logic block area: 3.80165e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 6.99880e+06, per logic tile: 6426.81

Segment usage by type (index): type utilization
                               ---- -----------
                                  0       0.456

Segment usage by length: length utilization
                         ------ -----------
                              4       0.456


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  2.9e-10:  5.1e-10) 829 (35.1%) |***********************************************
[  5.1e-10:  7.3e-10) 375 (15.9%) |*********************
[  7.3e-10:  9.5e-10) 486 (20.6%) |****************************
[  9.5e-10:  1.2e-09) 205 ( 8.7%) |************
[  1.2e-09:  1.4e-09) 167 ( 7.1%) |*********
[  1.4e-09:  1.6e-09)  67 ( 2.8%) |****
[  1.6e-09:  1.8e-09) 129 ( 5.5%) |*******
[  1.8e-09:  2.1e-09)  54 ( 2.3%) |***
[  2.1e-09:  2.3e-09)  34 ( 1.4%) |**
[  2.3e-09:  2.5e-09)  13 ( 0.6%) |*

Final critical path: 17.567 ns, Fmax: 56.9248 MHz
Setup Worst Negative Slack (sWNS): -17.567 ns
Setup Total Negative Slack (sTNS): -9897.93 ns

Setup slack histogram:
[ -1.8e-08: -1.6e-08)  111 ( 4.7%) |***
[ -1.6e-08: -1.4e-08)   79 ( 3.3%) |**
[ -1.4e-08: -1.2e-08)  156 ( 6.6%) |*****
[ -1.2e-08: -1.1e-08)   95 ( 4.0%) |***
[ -1.1e-08:   -9e-09)    6 ( 0.3%) |
[   -9e-09: -7.3e-09)  123 ( 5.2%) |****
[ -7.3e-09: -5.6e-09)   99 ( 4.2%) |***
[ -5.6e-09: -3.9e-09)   59 ( 2.5%) |**
[ -3.9e-09: -2.2e-09)  161 ( 6.8%) |*****
[ -2.2e-09: -4.4e-10) 1470 (62.3%) |**********************************************

Timing analysis took 1.22461 seconds (1.11104 STA, 0.113568 slack) (19 full updates: 0 setup, 0 hold, 19 combined).
VPR suceeded
The entire flow of VPR took 4.86 seconds (max_rss 140.0 MiB)
