// Seed: 45964622
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    output wand id_6,
    output wor id_7,
    input tri1 id_8,
    input wire id_9
);
  assign id_0 = -1'b0;
  wire id_11;
  assign module_1.id_23 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input uwire id_3,
    inout supply1 id_4,
    input wor id_5
    , id_38,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    output tri id_10,
    output tri1 id_11,
    input uwire id_12,
    output tri id_13,
    input tri id_14,
    input wire id_15,
    output wire id_16,
    input supply0 id_17,
    output tri id_18,
    input wor id_19,
    input tri id_20,
    input uwire sample,
    input supply1 id_22,
    input tri0 id_23,
    output wand id_24,
    input uwire id_25,
    output supply1 id_26,
    input wire id_27,
    input tri0 module_1,
    output tri1 id_29,
    output wire id_30,
    input supply0 id_31,
    output tri id_32,
    output tri0 id_33,
    output wand id_34,
    input wire id_35,
    output wire id_36
);
  always @(negedge id_7) begin : LABEL_0
    assert (id_14);
  end
  module_0 modCall_1 (
      id_36,
      id_5,
      id_16,
      id_12,
      id_29,
      id_19,
      id_4,
      id_16,
      id_22,
      id_22
  );
endmodule
