|SVI328
CLOCK_27 => CLOCK_27.IN1
LED <= svi_audio_in.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= mist_video:mist_video.VGA_R
VGA_R[1] <= mist_video:mist_video.VGA_R
VGA_R[2] <= mist_video:mist_video.VGA_R
VGA_R[3] <= mist_video:mist_video.VGA_R
VGA_R[4] <= mist_video:mist_video.VGA_R
VGA_R[5] <= mist_video:mist_video.VGA_R
VGA_G[0] <= mist_video:mist_video.VGA_G
VGA_G[1] <= mist_video:mist_video.VGA_G
VGA_G[2] <= mist_video:mist_video.VGA_G
VGA_G[3] <= mist_video:mist_video.VGA_G
VGA_G[4] <= mist_video:mist_video.VGA_G
VGA_G[5] <= mist_video:mist_video.VGA_G
VGA_B[0] <= mist_video:mist_video.VGA_B
VGA_B[1] <= mist_video:mist_video.VGA_B
VGA_B[2] <= mist_video:mist_video.VGA_B
VGA_B[3] <= mist_video:mist_video.VGA_B
VGA_B[4] <= mist_video:mist_video.VGA_B
VGA_B[5] <= mist_video:mist_video.VGA_B
VGA_HS <= mist_video:mist_video.VGA_HS
VGA_VS <= mist_video:mist_video.VGA_VS
SPI_SCK => SPI_SCK.IN3
SPI_DO <> user_io:user_io.SPI_MISO
SPI_DI => SPI_DI.IN3
SPI_SS2 => SPI_SS2.IN1
SPI_SS3 => SPI_SS3.IN1
CONF_DATA0 => CONF_DATA0.IN1
SPI_SS4 => SPI_SS4.IN1
SDRAM_A[0] <= sdram:sdram.SDRAM_A
SDRAM_A[1] <= sdram:sdram.SDRAM_A
SDRAM_A[2] <= sdram:sdram.SDRAM_A
SDRAM_A[3] <= sdram:sdram.SDRAM_A
SDRAM_A[4] <= sdram:sdram.SDRAM_A
SDRAM_A[5] <= sdram:sdram.SDRAM_A
SDRAM_A[6] <= sdram:sdram.SDRAM_A
SDRAM_A[7] <= sdram:sdram.SDRAM_A
SDRAM_A[8] <= sdram:sdram.SDRAM_A
SDRAM_A[9] <= sdram:sdram.SDRAM_A
SDRAM_A[10] <= sdram:sdram.SDRAM_A
SDRAM_A[11] <= sdram:sdram.SDRAM_A
SDRAM_A[12] <= sdram:sdram.SDRAM_A
SDRAM_DQ[0] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[1] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[2] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[3] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[4] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[5] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[6] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[7] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[8] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[9] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[10] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[11] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[12] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[13] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[14] <> sdram:sdram.SDRAM_DQ
SDRAM_DQ[15] <> sdram:sdram.SDRAM_DQ
SDRAM_DQML <= sdram:sdram.SDRAM_DQML
SDRAM_DQMH <= sdram:sdram.SDRAM_DQMH
SDRAM_nWE <= sdram:sdram.SDRAM_nWE
SDRAM_nCAS <= sdram:sdram.SDRAM_nCAS
SDRAM_nRAS <= sdram:sdram.SDRAM_nRAS
SDRAM_nCS <= sdram:sdram.SDRAM_nCS
SDRAM_BA[0] <= sdram:sdram.SDRAM_BA
SDRAM_BA[1] <= sdram:sdram.SDRAM_BA
SDRAM_CLK <= clk_sys.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= sdram:sdram.SDRAM_CKE
UART_RX => comb.DATAB
UART_TX <= <GND>


|SVI328|pll:pll
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|SVI328|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SVI328|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|SVI328|user_io:user_io
conf_str[0] => Mux1.IN2051
conf_str[0] => Mux9.IN2051
conf_str[1] => Mux2.IN2051
conf_str[1] => Mux10.IN2051
conf_str[2] => Mux3.IN2051
conf_str[2] => Mux11.IN2051
conf_str[3] => Mux4.IN2051
conf_str[3] => Mux12.IN2051
conf_str[4] => Mux5.IN2051
conf_str[4] => Mux13.IN2051
conf_str[5] => Mux6.IN2051
conf_str[5] => Mux14.IN2051
conf_str[6] => Mux7.IN2051
conf_str[6] => Mux15.IN2051
conf_str[7] => Mux8.IN2051
conf_str[7] => Mux16.IN2051
conf_str[8] => Mux1.IN2043
conf_str[8] => Mux9.IN2043
conf_str[9] => Mux2.IN2043
conf_str[9] => Mux10.IN2043
conf_str[10] => Mux3.IN2043
conf_str[10] => Mux11.IN2043
conf_str[11] => Mux4.IN2043
conf_str[11] => Mux12.IN2043
conf_str[12] => Mux5.IN2043
conf_str[12] => Mux13.IN2043
conf_str[13] => Mux6.IN2043
conf_str[13] => Mux14.IN2043
conf_str[14] => Mux7.IN2043
conf_str[14] => Mux15.IN2043
conf_str[15] => Mux8.IN2043
conf_str[15] => Mux16.IN2043
conf_str[16] => Mux1.IN2035
conf_str[16] => Mux9.IN2035
conf_str[17] => Mux2.IN2035
conf_str[17] => Mux10.IN2035
conf_str[18] => Mux3.IN2035
conf_str[18] => Mux11.IN2035
conf_str[19] => Mux4.IN2035
conf_str[19] => Mux12.IN2035
conf_str[20] => Mux5.IN2035
conf_str[20] => Mux13.IN2035
conf_str[21] => Mux6.IN2035
conf_str[21] => Mux14.IN2035
conf_str[22] => Mux7.IN2035
conf_str[22] => Mux15.IN2035
conf_str[23] => Mux8.IN2035
conf_str[23] => Mux16.IN2035
conf_str[24] => Mux1.IN2027
conf_str[24] => Mux9.IN2027
conf_str[25] => Mux2.IN2027
conf_str[25] => Mux10.IN2027
conf_str[26] => Mux3.IN2027
conf_str[26] => Mux11.IN2027
conf_str[27] => Mux4.IN2027
conf_str[27] => Mux12.IN2027
conf_str[28] => Mux5.IN2027
conf_str[28] => Mux13.IN2027
conf_str[29] => Mux6.IN2027
conf_str[29] => Mux14.IN2027
conf_str[30] => Mux7.IN2027
conf_str[30] => Mux15.IN2027
conf_str[31] => Mux8.IN2027
conf_str[31] => Mux16.IN2027
conf_str[32] => Mux1.IN2019
conf_str[32] => Mux9.IN2019
conf_str[33] => Mux2.IN2019
conf_str[33] => Mux10.IN2019
conf_str[34] => Mux3.IN2019
conf_str[34] => Mux11.IN2019
conf_str[35] => Mux4.IN2019
conf_str[35] => Mux12.IN2019
conf_str[36] => Mux5.IN2019
conf_str[36] => Mux13.IN2019
conf_str[37] => Mux6.IN2019
conf_str[37] => Mux14.IN2019
conf_str[38] => Mux7.IN2019
conf_str[38] => Mux15.IN2019
conf_str[39] => Mux8.IN2019
conf_str[39] => Mux16.IN2019
conf_str[40] => Mux1.IN2011
conf_str[40] => Mux9.IN2011
conf_str[41] => Mux2.IN2011
conf_str[41] => Mux10.IN2011
conf_str[42] => Mux3.IN2011
conf_str[42] => Mux11.IN2011
conf_str[43] => Mux4.IN2011
conf_str[43] => Mux12.IN2011
conf_str[44] => Mux5.IN2011
conf_str[44] => Mux13.IN2011
conf_str[45] => Mux6.IN2011
conf_str[45] => Mux14.IN2011
conf_str[46] => Mux7.IN2011
conf_str[46] => Mux15.IN2011
conf_str[47] => Mux8.IN2011
conf_str[47] => Mux16.IN2011
conf_str[48] => Mux1.IN2003
conf_str[48] => Mux9.IN2003
conf_str[49] => Mux2.IN2003
conf_str[49] => Mux10.IN2003
conf_str[50] => Mux3.IN2003
conf_str[50] => Mux11.IN2003
conf_str[51] => Mux4.IN2003
conf_str[51] => Mux12.IN2003
conf_str[52] => Mux5.IN2003
conf_str[52] => Mux13.IN2003
conf_str[53] => Mux6.IN2003
conf_str[53] => Mux14.IN2003
conf_str[54] => Mux7.IN2003
conf_str[54] => Mux15.IN2003
conf_str[55] => Mux8.IN2003
conf_str[55] => Mux16.IN2003
conf_str[56] => Mux1.IN1995
conf_str[56] => Mux9.IN1995
conf_str[57] => Mux2.IN1995
conf_str[57] => Mux10.IN1995
conf_str[58] => Mux3.IN1995
conf_str[58] => Mux11.IN1995
conf_str[59] => Mux4.IN1995
conf_str[59] => Mux12.IN1995
conf_str[60] => Mux5.IN1995
conf_str[60] => Mux13.IN1995
conf_str[61] => Mux6.IN1995
conf_str[61] => Mux14.IN1995
conf_str[62] => Mux7.IN1995
conf_str[62] => Mux15.IN1995
conf_str[63] => Mux8.IN1995
conf_str[63] => Mux16.IN1995
conf_str[64] => Mux1.IN1987
conf_str[64] => Mux9.IN1987
conf_str[65] => Mux2.IN1987
conf_str[65] => Mux10.IN1987
conf_str[66] => Mux3.IN1987
conf_str[66] => Mux11.IN1987
conf_str[67] => Mux4.IN1987
conf_str[67] => Mux12.IN1987
conf_str[68] => Mux5.IN1987
conf_str[68] => Mux13.IN1987
conf_str[69] => Mux6.IN1987
conf_str[69] => Mux14.IN1987
conf_str[70] => Mux7.IN1987
conf_str[70] => Mux15.IN1987
conf_str[71] => Mux8.IN1987
conf_str[71] => Mux16.IN1987
conf_str[72] => Mux1.IN1979
conf_str[72] => Mux9.IN1979
conf_str[73] => Mux2.IN1979
conf_str[73] => Mux10.IN1979
conf_str[74] => Mux3.IN1979
conf_str[74] => Mux11.IN1979
conf_str[75] => Mux4.IN1979
conf_str[75] => Mux12.IN1979
conf_str[76] => Mux5.IN1979
conf_str[76] => Mux13.IN1979
conf_str[77] => Mux6.IN1979
conf_str[77] => Mux14.IN1979
conf_str[78] => Mux7.IN1979
conf_str[78] => Mux15.IN1979
conf_str[79] => Mux8.IN1979
conf_str[79] => Mux16.IN1979
conf_str[80] => Mux1.IN1971
conf_str[80] => Mux9.IN1971
conf_str[81] => Mux2.IN1971
conf_str[81] => Mux10.IN1971
conf_str[82] => Mux3.IN1971
conf_str[82] => Mux11.IN1971
conf_str[83] => Mux4.IN1971
conf_str[83] => Mux12.IN1971
conf_str[84] => Mux5.IN1971
conf_str[84] => Mux13.IN1971
conf_str[85] => Mux6.IN1971
conf_str[85] => Mux14.IN1971
conf_str[86] => Mux7.IN1971
conf_str[86] => Mux15.IN1971
conf_str[87] => Mux8.IN1971
conf_str[87] => Mux16.IN1971
conf_str[88] => Mux1.IN1963
conf_str[88] => Mux9.IN1963
conf_str[89] => Mux2.IN1963
conf_str[89] => Mux10.IN1963
conf_str[90] => Mux3.IN1963
conf_str[90] => Mux11.IN1963
conf_str[91] => Mux4.IN1963
conf_str[91] => Mux12.IN1963
conf_str[92] => Mux5.IN1963
conf_str[92] => Mux13.IN1963
conf_str[93] => Mux6.IN1963
conf_str[93] => Mux14.IN1963
conf_str[94] => Mux7.IN1963
conf_str[94] => Mux15.IN1963
conf_str[95] => Mux8.IN1963
conf_str[95] => Mux16.IN1963
conf_str[96] => Mux1.IN1955
conf_str[96] => Mux9.IN1955
conf_str[97] => Mux2.IN1955
conf_str[97] => Mux10.IN1955
conf_str[98] => Mux3.IN1955
conf_str[98] => Mux11.IN1955
conf_str[99] => Mux4.IN1955
conf_str[99] => Mux12.IN1955
conf_str[100] => Mux5.IN1955
conf_str[100] => Mux13.IN1955
conf_str[101] => Mux6.IN1955
conf_str[101] => Mux14.IN1955
conf_str[102] => Mux7.IN1955
conf_str[102] => Mux15.IN1955
conf_str[103] => Mux8.IN1955
conf_str[103] => Mux16.IN1955
conf_str[104] => Mux1.IN1947
conf_str[104] => Mux9.IN1947
conf_str[105] => Mux2.IN1947
conf_str[105] => Mux10.IN1947
conf_str[106] => Mux3.IN1947
conf_str[106] => Mux11.IN1947
conf_str[107] => Mux4.IN1947
conf_str[107] => Mux12.IN1947
conf_str[108] => Mux5.IN1947
conf_str[108] => Mux13.IN1947
conf_str[109] => Mux6.IN1947
conf_str[109] => Mux14.IN1947
conf_str[110] => Mux7.IN1947
conf_str[110] => Mux15.IN1947
conf_str[111] => Mux8.IN1947
conf_str[111] => Mux16.IN1947
conf_str[112] => Mux1.IN1939
conf_str[112] => Mux9.IN1939
conf_str[113] => Mux2.IN1939
conf_str[113] => Mux10.IN1939
conf_str[114] => Mux3.IN1939
conf_str[114] => Mux11.IN1939
conf_str[115] => Mux4.IN1939
conf_str[115] => Mux12.IN1939
conf_str[116] => Mux5.IN1939
conf_str[116] => Mux13.IN1939
conf_str[117] => Mux6.IN1939
conf_str[117] => Mux14.IN1939
conf_str[118] => Mux7.IN1939
conf_str[118] => Mux15.IN1939
conf_str[119] => Mux8.IN1939
conf_str[119] => Mux16.IN1939
conf_str[120] => Mux1.IN1931
conf_str[120] => Mux9.IN1931
conf_str[121] => Mux2.IN1931
conf_str[121] => Mux10.IN1931
conf_str[122] => Mux3.IN1931
conf_str[122] => Mux11.IN1931
conf_str[123] => Mux4.IN1931
conf_str[123] => Mux12.IN1931
conf_str[124] => Mux5.IN1931
conf_str[124] => Mux13.IN1931
conf_str[125] => Mux6.IN1931
conf_str[125] => Mux14.IN1931
conf_str[126] => Mux7.IN1931
conf_str[126] => Mux15.IN1931
conf_str[127] => Mux8.IN1931
conf_str[127] => Mux16.IN1931
conf_str[128] => Mux1.IN1923
conf_str[128] => Mux9.IN1923
conf_str[129] => Mux2.IN1923
conf_str[129] => Mux10.IN1923
conf_str[130] => Mux3.IN1923
conf_str[130] => Mux11.IN1923
conf_str[131] => Mux4.IN1923
conf_str[131] => Mux12.IN1923
conf_str[132] => Mux5.IN1923
conf_str[132] => Mux13.IN1923
conf_str[133] => Mux6.IN1923
conf_str[133] => Mux14.IN1923
conf_str[134] => Mux7.IN1923
conf_str[134] => Mux15.IN1923
conf_str[135] => Mux8.IN1923
conf_str[135] => Mux16.IN1923
conf_str[136] => Mux1.IN1915
conf_str[136] => Mux9.IN1915
conf_str[137] => Mux2.IN1915
conf_str[137] => Mux10.IN1915
conf_str[138] => Mux3.IN1915
conf_str[138] => Mux11.IN1915
conf_str[139] => Mux4.IN1915
conf_str[139] => Mux12.IN1915
conf_str[140] => Mux5.IN1915
conf_str[140] => Mux13.IN1915
conf_str[141] => Mux6.IN1915
conf_str[141] => Mux14.IN1915
conf_str[142] => Mux7.IN1915
conf_str[142] => Mux15.IN1915
conf_str[143] => Mux8.IN1915
conf_str[143] => Mux16.IN1915
conf_str[144] => Mux1.IN1907
conf_str[144] => Mux9.IN1907
conf_str[145] => Mux2.IN1907
conf_str[145] => Mux10.IN1907
conf_str[146] => Mux3.IN1907
conf_str[146] => Mux11.IN1907
conf_str[147] => Mux4.IN1907
conf_str[147] => Mux12.IN1907
conf_str[148] => Mux5.IN1907
conf_str[148] => Mux13.IN1907
conf_str[149] => Mux6.IN1907
conf_str[149] => Mux14.IN1907
conf_str[150] => Mux7.IN1907
conf_str[150] => Mux15.IN1907
conf_str[151] => Mux8.IN1907
conf_str[151] => Mux16.IN1907
conf_str[152] => Mux1.IN1899
conf_str[152] => Mux9.IN1899
conf_str[153] => Mux2.IN1899
conf_str[153] => Mux10.IN1899
conf_str[154] => Mux3.IN1899
conf_str[154] => Mux11.IN1899
conf_str[155] => Mux4.IN1899
conf_str[155] => Mux12.IN1899
conf_str[156] => Mux5.IN1899
conf_str[156] => Mux13.IN1899
conf_str[157] => Mux6.IN1899
conf_str[157] => Mux14.IN1899
conf_str[158] => Mux7.IN1899
conf_str[158] => Mux15.IN1899
conf_str[159] => Mux8.IN1899
conf_str[159] => Mux16.IN1899
conf_str[160] => Mux1.IN1891
conf_str[160] => Mux9.IN1891
conf_str[161] => Mux2.IN1891
conf_str[161] => Mux10.IN1891
conf_str[162] => Mux3.IN1891
conf_str[162] => Mux11.IN1891
conf_str[163] => Mux4.IN1891
conf_str[163] => Mux12.IN1891
conf_str[164] => Mux5.IN1891
conf_str[164] => Mux13.IN1891
conf_str[165] => Mux6.IN1891
conf_str[165] => Mux14.IN1891
conf_str[166] => Mux7.IN1891
conf_str[166] => Mux15.IN1891
conf_str[167] => Mux8.IN1891
conf_str[167] => Mux16.IN1891
conf_str[168] => Mux1.IN1883
conf_str[168] => Mux9.IN1883
conf_str[169] => Mux2.IN1883
conf_str[169] => Mux10.IN1883
conf_str[170] => Mux3.IN1883
conf_str[170] => Mux11.IN1883
conf_str[171] => Mux4.IN1883
conf_str[171] => Mux12.IN1883
conf_str[172] => Mux5.IN1883
conf_str[172] => Mux13.IN1883
conf_str[173] => Mux6.IN1883
conf_str[173] => Mux14.IN1883
conf_str[174] => Mux7.IN1883
conf_str[174] => Mux15.IN1883
conf_str[175] => Mux8.IN1883
conf_str[175] => Mux16.IN1883
conf_str[176] => Mux1.IN1875
conf_str[176] => Mux9.IN1875
conf_str[177] => Mux2.IN1875
conf_str[177] => Mux10.IN1875
conf_str[178] => Mux3.IN1875
conf_str[178] => Mux11.IN1875
conf_str[179] => Mux4.IN1875
conf_str[179] => Mux12.IN1875
conf_str[180] => Mux5.IN1875
conf_str[180] => Mux13.IN1875
conf_str[181] => Mux6.IN1875
conf_str[181] => Mux14.IN1875
conf_str[182] => Mux7.IN1875
conf_str[182] => Mux15.IN1875
conf_str[183] => Mux8.IN1875
conf_str[183] => Mux16.IN1875
conf_str[184] => Mux1.IN1867
conf_str[184] => Mux9.IN1867
conf_str[185] => Mux2.IN1867
conf_str[185] => Mux10.IN1867
conf_str[186] => Mux3.IN1867
conf_str[186] => Mux11.IN1867
conf_str[187] => Mux4.IN1867
conf_str[187] => Mux12.IN1867
conf_str[188] => Mux5.IN1867
conf_str[188] => Mux13.IN1867
conf_str[189] => Mux6.IN1867
conf_str[189] => Mux14.IN1867
conf_str[190] => Mux7.IN1867
conf_str[190] => Mux15.IN1867
conf_str[191] => Mux8.IN1867
conf_str[191] => Mux16.IN1867
conf_str[192] => Mux1.IN1859
conf_str[192] => Mux9.IN1859
conf_str[193] => Mux2.IN1859
conf_str[193] => Mux10.IN1859
conf_str[194] => Mux3.IN1859
conf_str[194] => Mux11.IN1859
conf_str[195] => Mux4.IN1859
conf_str[195] => Mux12.IN1859
conf_str[196] => Mux5.IN1859
conf_str[196] => Mux13.IN1859
conf_str[197] => Mux6.IN1859
conf_str[197] => Mux14.IN1859
conf_str[198] => Mux7.IN1859
conf_str[198] => Mux15.IN1859
conf_str[199] => Mux8.IN1859
conf_str[199] => Mux16.IN1859
conf_str[200] => Mux1.IN1851
conf_str[200] => Mux9.IN1851
conf_str[201] => Mux2.IN1851
conf_str[201] => Mux10.IN1851
conf_str[202] => Mux3.IN1851
conf_str[202] => Mux11.IN1851
conf_str[203] => Mux4.IN1851
conf_str[203] => Mux12.IN1851
conf_str[204] => Mux5.IN1851
conf_str[204] => Mux13.IN1851
conf_str[205] => Mux6.IN1851
conf_str[205] => Mux14.IN1851
conf_str[206] => Mux7.IN1851
conf_str[206] => Mux15.IN1851
conf_str[207] => Mux8.IN1851
conf_str[207] => Mux16.IN1851
conf_str[208] => Mux1.IN1843
conf_str[208] => Mux9.IN1843
conf_str[209] => Mux2.IN1843
conf_str[209] => Mux10.IN1843
conf_str[210] => Mux3.IN1843
conf_str[210] => Mux11.IN1843
conf_str[211] => Mux4.IN1843
conf_str[211] => Mux12.IN1843
conf_str[212] => Mux5.IN1843
conf_str[212] => Mux13.IN1843
conf_str[213] => Mux6.IN1843
conf_str[213] => Mux14.IN1843
conf_str[214] => Mux7.IN1843
conf_str[214] => Mux15.IN1843
conf_str[215] => Mux8.IN1843
conf_str[215] => Mux16.IN1843
conf_str[216] => Mux1.IN1835
conf_str[216] => Mux9.IN1835
conf_str[217] => Mux2.IN1835
conf_str[217] => Mux10.IN1835
conf_str[218] => Mux3.IN1835
conf_str[218] => Mux11.IN1835
conf_str[219] => Mux4.IN1835
conf_str[219] => Mux12.IN1835
conf_str[220] => Mux5.IN1835
conf_str[220] => Mux13.IN1835
conf_str[221] => Mux6.IN1835
conf_str[221] => Mux14.IN1835
conf_str[222] => Mux7.IN1835
conf_str[222] => Mux15.IN1835
conf_str[223] => Mux8.IN1835
conf_str[223] => Mux16.IN1835
conf_str[224] => Mux1.IN1827
conf_str[224] => Mux9.IN1827
conf_str[225] => Mux2.IN1827
conf_str[225] => Mux10.IN1827
conf_str[226] => Mux3.IN1827
conf_str[226] => Mux11.IN1827
conf_str[227] => Mux4.IN1827
conf_str[227] => Mux12.IN1827
conf_str[228] => Mux5.IN1827
conf_str[228] => Mux13.IN1827
conf_str[229] => Mux6.IN1827
conf_str[229] => Mux14.IN1827
conf_str[230] => Mux7.IN1827
conf_str[230] => Mux15.IN1827
conf_str[231] => Mux8.IN1827
conf_str[231] => Mux16.IN1827
conf_str[232] => Mux1.IN1819
conf_str[232] => Mux9.IN1819
conf_str[233] => Mux2.IN1819
conf_str[233] => Mux10.IN1819
conf_str[234] => Mux3.IN1819
conf_str[234] => Mux11.IN1819
conf_str[235] => Mux4.IN1819
conf_str[235] => Mux12.IN1819
conf_str[236] => Mux5.IN1819
conf_str[236] => Mux13.IN1819
conf_str[237] => Mux6.IN1819
conf_str[237] => Mux14.IN1819
conf_str[238] => Mux7.IN1819
conf_str[238] => Mux15.IN1819
conf_str[239] => Mux8.IN1819
conf_str[239] => Mux16.IN1819
conf_str[240] => Mux1.IN1811
conf_str[240] => Mux9.IN1811
conf_str[241] => Mux2.IN1811
conf_str[241] => Mux10.IN1811
conf_str[242] => Mux3.IN1811
conf_str[242] => Mux11.IN1811
conf_str[243] => Mux4.IN1811
conf_str[243] => Mux12.IN1811
conf_str[244] => Mux5.IN1811
conf_str[244] => Mux13.IN1811
conf_str[245] => Mux6.IN1811
conf_str[245] => Mux14.IN1811
conf_str[246] => Mux7.IN1811
conf_str[246] => Mux15.IN1811
conf_str[247] => Mux8.IN1811
conf_str[247] => Mux16.IN1811
conf_str[248] => Mux1.IN1803
conf_str[248] => Mux9.IN1803
conf_str[249] => Mux2.IN1803
conf_str[249] => Mux10.IN1803
conf_str[250] => Mux3.IN1803
conf_str[250] => Mux11.IN1803
conf_str[251] => Mux4.IN1803
conf_str[251] => Mux12.IN1803
conf_str[252] => Mux5.IN1803
conf_str[252] => Mux13.IN1803
conf_str[253] => Mux6.IN1803
conf_str[253] => Mux14.IN1803
conf_str[254] => Mux7.IN1803
conf_str[254] => Mux15.IN1803
conf_str[255] => Mux8.IN1803
conf_str[255] => Mux16.IN1803
conf_str[256] => Mux1.IN1795
conf_str[256] => Mux9.IN1795
conf_str[257] => Mux2.IN1795
conf_str[257] => Mux10.IN1795
conf_str[258] => Mux3.IN1795
conf_str[258] => Mux11.IN1795
conf_str[259] => Mux4.IN1795
conf_str[259] => Mux12.IN1795
conf_str[260] => Mux5.IN1795
conf_str[260] => Mux13.IN1795
conf_str[261] => Mux6.IN1795
conf_str[261] => Mux14.IN1795
conf_str[262] => Mux7.IN1795
conf_str[262] => Mux15.IN1795
conf_str[263] => Mux8.IN1795
conf_str[263] => Mux16.IN1795
conf_str[264] => Mux1.IN1787
conf_str[264] => Mux9.IN1787
conf_str[265] => Mux2.IN1787
conf_str[265] => Mux10.IN1787
conf_str[266] => Mux3.IN1787
conf_str[266] => Mux11.IN1787
conf_str[267] => Mux4.IN1787
conf_str[267] => Mux12.IN1787
conf_str[268] => Mux5.IN1787
conf_str[268] => Mux13.IN1787
conf_str[269] => Mux6.IN1787
conf_str[269] => Mux14.IN1787
conf_str[270] => Mux7.IN1787
conf_str[270] => Mux15.IN1787
conf_str[271] => Mux8.IN1787
conf_str[271] => Mux16.IN1787
conf_str[272] => Mux1.IN1779
conf_str[272] => Mux9.IN1779
conf_str[273] => Mux2.IN1779
conf_str[273] => Mux10.IN1779
conf_str[274] => Mux3.IN1779
conf_str[274] => Mux11.IN1779
conf_str[275] => Mux4.IN1779
conf_str[275] => Mux12.IN1779
conf_str[276] => Mux5.IN1779
conf_str[276] => Mux13.IN1779
conf_str[277] => Mux6.IN1779
conf_str[277] => Mux14.IN1779
conf_str[278] => Mux7.IN1779
conf_str[278] => Mux15.IN1779
conf_str[279] => Mux8.IN1779
conf_str[279] => Mux16.IN1779
conf_str[280] => Mux1.IN1771
conf_str[280] => Mux9.IN1771
conf_str[281] => Mux2.IN1771
conf_str[281] => Mux10.IN1771
conf_str[282] => Mux3.IN1771
conf_str[282] => Mux11.IN1771
conf_str[283] => Mux4.IN1771
conf_str[283] => Mux12.IN1771
conf_str[284] => Mux5.IN1771
conf_str[284] => Mux13.IN1771
conf_str[285] => Mux6.IN1771
conf_str[285] => Mux14.IN1771
conf_str[286] => Mux7.IN1771
conf_str[286] => Mux15.IN1771
conf_str[287] => Mux8.IN1771
conf_str[287] => Mux16.IN1771
conf_str[288] => Mux1.IN1763
conf_str[288] => Mux9.IN1763
conf_str[289] => Mux2.IN1763
conf_str[289] => Mux10.IN1763
conf_str[290] => Mux3.IN1763
conf_str[290] => Mux11.IN1763
conf_str[291] => Mux4.IN1763
conf_str[291] => Mux12.IN1763
conf_str[292] => Mux5.IN1763
conf_str[292] => Mux13.IN1763
conf_str[293] => Mux6.IN1763
conf_str[293] => Mux14.IN1763
conf_str[294] => Mux7.IN1763
conf_str[294] => Mux15.IN1763
conf_str[295] => Mux8.IN1763
conf_str[295] => Mux16.IN1763
conf_str[296] => Mux1.IN1755
conf_str[296] => Mux9.IN1755
conf_str[297] => Mux2.IN1755
conf_str[297] => Mux10.IN1755
conf_str[298] => Mux3.IN1755
conf_str[298] => Mux11.IN1755
conf_str[299] => Mux4.IN1755
conf_str[299] => Mux12.IN1755
conf_str[300] => Mux5.IN1755
conf_str[300] => Mux13.IN1755
conf_str[301] => Mux6.IN1755
conf_str[301] => Mux14.IN1755
conf_str[302] => Mux7.IN1755
conf_str[302] => Mux15.IN1755
conf_str[303] => Mux8.IN1755
conf_str[303] => Mux16.IN1755
conf_str[304] => Mux1.IN1747
conf_str[304] => Mux9.IN1747
conf_str[305] => Mux2.IN1747
conf_str[305] => Mux10.IN1747
conf_str[306] => Mux3.IN1747
conf_str[306] => Mux11.IN1747
conf_str[307] => Mux4.IN1747
conf_str[307] => Mux12.IN1747
conf_str[308] => Mux5.IN1747
conf_str[308] => Mux13.IN1747
conf_str[309] => Mux6.IN1747
conf_str[309] => Mux14.IN1747
conf_str[310] => Mux7.IN1747
conf_str[310] => Mux15.IN1747
conf_str[311] => Mux8.IN1747
conf_str[311] => Mux16.IN1747
conf_str[312] => Mux1.IN1739
conf_str[312] => Mux9.IN1739
conf_str[313] => Mux2.IN1739
conf_str[313] => Mux10.IN1739
conf_str[314] => Mux3.IN1739
conf_str[314] => Mux11.IN1739
conf_str[315] => Mux4.IN1739
conf_str[315] => Mux12.IN1739
conf_str[316] => Mux5.IN1739
conf_str[316] => Mux13.IN1739
conf_str[317] => Mux6.IN1739
conf_str[317] => Mux14.IN1739
conf_str[318] => Mux7.IN1739
conf_str[318] => Mux15.IN1739
conf_str[319] => Mux8.IN1739
conf_str[319] => Mux16.IN1739
conf_str[320] => Mux1.IN1731
conf_str[320] => Mux9.IN1731
conf_str[321] => Mux2.IN1731
conf_str[321] => Mux10.IN1731
conf_str[322] => Mux3.IN1731
conf_str[322] => Mux11.IN1731
conf_str[323] => Mux4.IN1731
conf_str[323] => Mux12.IN1731
conf_str[324] => Mux5.IN1731
conf_str[324] => Mux13.IN1731
conf_str[325] => Mux6.IN1731
conf_str[325] => Mux14.IN1731
conf_str[326] => Mux7.IN1731
conf_str[326] => Mux15.IN1731
conf_str[327] => Mux8.IN1731
conf_str[327] => Mux16.IN1731
conf_str[328] => Mux1.IN1723
conf_str[328] => Mux9.IN1723
conf_str[329] => Mux2.IN1723
conf_str[329] => Mux10.IN1723
conf_str[330] => Mux3.IN1723
conf_str[330] => Mux11.IN1723
conf_str[331] => Mux4.IN1723
conf_str[331] => Mux12.IN1723
conf_str[332] => Mux5.IN1723
conf_str[332] => Mux13.IN1723
conf_str[333] => Mux6.IN1723
conf_str[333] => Mux14.IN1723
conf_str[334] => Mux7.IN1723
conf_str[334] => Mux15.IN1723
conf_str[335] => Mux8.IN1723
conf_str[335] => Mux16.IN1723
conf_str[336] => Mux1.IN1715
conf_str[336] => Mux9.IN1715
conf_str[337] => Mux2.IN1715
conf_str[337] => Mux10.IN1715
conf_str[338] => Mux3.IN1715
conf_str[338] => Mux11.IN1715
conf_str[339] => Mux4.IN1715
conf_str[339] => Mux12.IN1715
conf_str[340] => Mux5.IN1715
conf_str[340] => Mux13.IN1715
conf_str[341] => Mux6.IN1715
conf_str[341] => Mux14.IN1715
conf_str[342] => Mux7.IN1715
conf_str[342] => Mux15.IN1715
conf_str[343] => Mux8.IN1715
conf_str[343] => Mux16.IN1715
conf_str[344] => Mux1.IN1707
conf_str[344] => Mux9.IN1707
conf_str[345] => Mux2.IN1707
conf_str[345] => Mux10.IN1707
conf_str[346] => Mux3.IN1707
conf_str[346] => Mux11.IN1707
conf_str[347] => Mux4.IN1707
conf_str[347] => Mux12.IN1707
conf_str[348] => Mux5.IN1707
conf_str[348] => Mux13.IN1707
conf_str[349] => Mux6.IN1707
conf_str[349] => Mux14.IN1707
conf_str[350] => Mux7.IN1707
conf_str[350] => Mux15.IN1707
conf_str[351] => Mux8.IN1707
conf_str[351] => Mux16.IN1707
conf_str[352] => Mux1.IN1699
conf_str[352] => Mux9.IN1699
conf_str[353] => Mux2.IN1699
conf_str[353] => Mux10.IN1699
conf_str[354] => Mux3.IN1699
conf_str[354] => Mux11.IN1699
conf_str[355] => Mux4.IN1699
conf_str[355] => Mux12.IN1699
conf_str[356] => Mux5.IN1699
conf_str[356] => Mux13.IN1699
conf_str[357] => Mux6.IN1699
conf_str[357] => Mux14.IN1699
conf_str[358] => Mux7.IN1699
conf_str[358] => Mux15.IN1699
conf_str[359] => Mux8.IN1699
conf_str[359] => Mux16.IN1699
conf_str[360] => Mux1.IN1691
conf_str[360] => Mux9.IN1691
conf_str[361] => Mux2.IN1691
conf_str[361] => Mux10.IN1691
conf_str[362] => Mux3.IN1691
conf_str[362] => Mux11.IN1691
conf_str[363] => Mux4.IN1691
conf_str[363] => Mux12.IN1691
conf_str[364] => Mux5.IN1691
conf_str[364] => Mux13.IN1691
conf_str[365] => Mux6.IN1691
conf_str[365] => Mux14.IN1691
conf_str[366] => Mux7.IN1691
conf_str[366] => Mux15.IN1691
conf_str[367] => Mux8.IN1691
conf_str[367] => Mux16.IN1691
conf_str[368] => Mux1.IN1683
conf_str[368] => Mux9.IN1683
conf_str[369] => Mux2.IN1683
conf_str[369] => Mux10.IN1683
conf_str[370] => Mux3.IN1683
conf_str[370] => Mux11.IN1683
conf_str[371] => Mux4.IN1683
conf_str[371] => Mux12.IN1683
conf_str[372] => Mux5.IN1683
conf_str[372] => Mux13.IN1683
conf_str[373] => Mux6.IN1683
conf_str[373] => Mux14.IN1683
conf_str[374] => Mux7.IN1683
conf_str[374] => Mux15.IN1683
conf_str[375] => Mux8.IN1683
conf_str[375] => Mux16.IN1683
conf_str[376] => Mux1.IN1675
conf_str[376] => Mux9.IN1675
conf_str[377] => Mux2.IN1675
conf_str[377] => Mux10.IN1675
conf_str[378] => Mux3.IN1675
conf_str[378] => Mux11.IN1675
conf_str[379] => Mux4.IN1675
conf_str[379] => Mux12.IN1675
conf_str[380] => Mux5.IN1675
conf_str[380] => Mux13.IN1675
conf_str[381] => Mux6.IN1675
conf_str[381] => Mux14.IN1675
conf_str[382] => Mux7.IN1675
conf_str[382] => Mux15.IN1675
conf_str[383] => Mux8.IN1675
conf_str[383] => Mux16.IN1675
conf_str[384] => Mux1.IN1667
conf_str[384] => Mux9.IN1667
conf_str[385] => Mux2.IN1667
conf_str[385] => Mux10.IN1667
conf_str[386] => Mux3.IN1667
conf_str[386] => Mux11.IN1667
conf_str[387] => Mux4.IN1667
conf_str[387] => Mux12.IN1667
conf_str[388] => Mux5.IN1667
conf_str[388] => Mux13.IN1667
conf_str[389] => Mux6.IN1667
conf_str[389] => Mux14.IN1667
conf_str[390] => Mux7.IN1667
conf_str[390] => Mux15.IN1667
conf_str[391] => Mux8.IN1667
conf_str[391] => Mux16.IN1667
conf_str[392] => Mux1.IN1659
conf_str[392] => Mux9.IN1659
conf_str[393] => Mux2.IN1659
conf_str[393] => Mux10.IN1659
conf_str[394] => Mux3.IN1659
conf_str[394] => Mux11.IN1659
conf_str[395] => Mux4.IN1659
conf_str[395] => Mux12.IN1659
conf_str[396] => Mux5.IN1659
conf_str[396] => Mux13.IN1659
conf_str[397] => Mux6.IN1659
conf_str[397] => Mux14.IN1659
conf_str[398] => Mux7.IN1659
conf_str[398] => Mux15.IN1659
conf_str[399] => Mux8.IN1659
conf_str[399] => Mux16.IN1659
conf_str[400] => Mux1.IN1651
conf_str[400] => Mux9.IN1651
conf_str[401] => Mux2.IN1651
conf_str[401] => Mux10.IN1651
conf_str[402] => Mux3.IN1651
conf_str[402] => Mux11.IN1651
conf_str[403] => Mux4.IN1651
conf_str[403] => Mux12.IN1651
conf_str[404] => Mux5.IN1651
conf_str[404] => Mux13.IN1651
conf_str[405] => Mux6.IN1651
conf_str[405] => Mux14.IN1651
conf_str[406] => Mux7.IN1651
conf_str[406] => Mux15.IN1651
conf_str[407] => Mux8.IN1651
conf_str[407] => Mux16.IN1651
conf_str[408] => Mux1.IN1643
conf_str[408] => Mux9.IN1643
conf_str[409] => Mux2.IN1643
conf_str[409] => Mux10.IN1643
conf_str[410] => Mux3.IN1643
conf_str[410] => Mux11.IN1643
conf_str[411] => Mux4.IN1643
conf_str[411] => Mux12.IN1643
conf_str[412] => Mux5.IN1643
conf_str[412] => Mux13.IN1643
conf_str[413] => Mux6.IN1643
conf_str[413] => Mux14.IN1643
conf_str[414] => Mux7.IN1643
conf_str[414] => Mux15.IN1643
conf_str[415] => Mux8.IN1643
conf_str[415] => Mux16.IN1643
conf_str[416] => Mux1.IN1635
conf_str[416] => Mux9.IN1635
conf_str[417] => Mux2.IN1635
conf_str[417] => Mux10.IN1635
conf_str[418] => Mux3.IN1635
conf_str[418] => Mux11.IN1635
conf_str[419] => Mux4.IN1635
conf_str[419] => Mux12.IN1635
conf_str[420] => Mux5.IN1635
conf_str[420] => Mux13.IN1635
conf_str[421] => Mux6.IN1635
conf_str[421] => Mux14.IN1635
conf_str[422] => Mux7.IN1635
conf_str[422] => Mux15.IN1635
conf_str[423] => Mux8.IN1635
conf_str[423] => Mux16.IN1635
conf_str[424] => Mux1.IN1627
conf_str[424] => Mux9.IN1627
conf_str[425] => Mux2.IN1627
conf_str[425] => Mux10.IN1627
conf_str[426] => Mux3.IN1627
conf_str[426] => Mux11.IN1627
conf_str[427] => Mux4.IN1627
conf_str[427] => Mux12.IN1627
conf_str[428] => Mux5.IN1627
conf_str[428] => Mux13.IN1627
conf_str[429] => Mux6.IN1627
conf_str[429] => Mux14.IN1627
conf_str[430] => Mux7.IN1627
conf_str[430] => Mux15.IN1627
conf_str[431] => Mux8.IN1627
conf_str[431] => Mux16.IN1627
conf_str[432] => Mux1.IN1619
conf_str[432] => Mux9.IN1619
conf_str[433] => Mux2.IN1619
conf_str[433] => Mux10.IN1619
conf_str[434] => Mux3.IN1619
conf_str[434] => Mux11.IN1619
conf_str[435] => Mux4.IN1619
conf_str[435] => Mux12.IN1619
conf_str[436] => Mux5.IN1619
conf_str[436] => Mux13.IN1619
conf_str[437] => Mux6.IN1619
conf_str[437] => Mux14.IN1619
conf_str[438] => Mux7.IN1619
conf_str[438] => Mux15.IN1619
conf_str[439] => Mux8.IN1619
conf_str[439] => Mux16.IN1619
conf_str[440] => Mux1.IN1611
conf_str[440] => Mux9.IN1611
conf_str[441] => Mux2.IN1611
conf_str[441] => Mux10.IN1611
conf_str[442] => Mux3.IN1611
conf_str[442] => Mux11.IN1611
conf_str[443] => Mux4.IN1611
conf_str[443] => Mux12.IN1611
conf_str[444] => Mux5.IN1611
conf_str[444] => Mux13.IN1611
conf_str[445] => Mux6.IN1611
conf_str[445] => Mux14.IN1611
conf_str[446] => Mux7.IN1611
conf_str[446] => Mux15.IN1611
conf_str[447] => Mux8.IN1611
conf_str[447] => Mux16.IN1611
conf_str[448] => Mux1.IN1603
conf_str[448] => Mux9.IN1603
conf_str[449] => Mux2.IN1603
conf_str[449] => Mux10.IN1603
conf_str[450] => Mux3.IN1603
conf_str[450] => Mux11.IN1603
conf_str[451] => Mux4.IN1603
conf_str[451] => Mux12.IN1603
conf_str[452] => Mux5.IN1603
conf_str[452] => Mux13.IN1603
conf_str[453] => Mux6.IN1603
conf_str[453] => Mux14.IN1603
conf_str[454] => Mux7.IN1603
conf_str[454] => Mux15.IN1603
conf_str[455] => Mux8.IN1603
conf_str[455] => Mux16.IN1603
conf_str[456] => Mux1.IN1595
conf_str[456] => Mux9.IN1595
conf_str[457] => Mux2.IN1595
conf_str[457] => Mux10.IN1595
conf_str[458] => Mux3.IN1595
conf_str[458] => Mux11.IN1595
conf_str[459] => Mux4.IN1595
conf_str[459] => Mux12.IN1595
conf_str[460] => Mux5.IN1595
conf_str[460] => Mux13.IN1595
conf_str[461] => Mux6.IN1595
conf_str[461] => Mux14.IN1595
conf_str[462] => Mux7.IN1595
conf_str[462] => Mux15.IN1595
conf_str[463] => Mux8.IN1595
conf_str[463] => Mux16.IN1595
conf_str[464] => Mux1.IN1587
conf_str[464] => Mux9.IN1587
conf_str[465] => Mux2.IN1587
conf_str[465] => Mux10.IN1587
conf_str[466] => Mux3.IN1587
conf_str[466] => Mux11.IN1587
conf_str[467] => Mux4.IN1587
conf_str[467] => Mux12.IN1587
conf_str[468] => Mux5.IN1587
conf_str[468] => Mux13.IN1587
conf_str[469] => Mux6.IN1587
conf_str[469] => Mux14.IN1587
conf_str[470] => Mux7.IN1587
conf_str[470] => Mux15.IN1587
conf_str[471] => Mux8.IN1587
conf_str[471] => Mux16.IN1587
conf_str[472] => Mux1.IN1579
conf_str[472] => Mux9.IN1579
conf_str[473] => Mux2.IN1579
conf_str[473] => Mux10.IN1579
conf_str[474] => Mux3.IN1579
conf_str[474] => Mux11.IN1579
conf_str[475] => Mux4.IN1579
conf_str[475] => Mux12.IN1579
conf_str[476] => Mux5.IN1579
conf_str[476] => Mux13.IN1579
conf_str[477] => Mux6.IN1579
conf_str[477] => Mux14.IN1579
conf_str[478] => Mux7.IN1579
conf_str[478] => Mux15.IN1579
conf_str[479] => Mux8.IN1579
conf_str[479] => Mux16.IN1579
conf_str[480] => Mux1.IN1571
conf_str[480] => Mux9.IN1571
conf_str[481] => Mux2.IN1571
conf_str[481] => Mux10.IN1571
conf_str[482] => Mux3.IN1571
conf_str[482] => Mux11.IN1571
conf_str[483] => Mux4.IN1571
conf_str[483] => Mux12.IN1571
conf_str[484] => Mux5.IN1571
conf_str[484] => Mux13.IN1571
conf_str[485] => Mux6.IN1571
conf_str[485] => Mux14.IN1571
conf_str[486] => Mux7.IN1571
conf_str[486] => Mux15.IN1571
conf_str[487] => Mux8.IN1571
conf_str[487] => Mux16.IN1571
conf_str[488] => Mux1.IN1563
conf_str[488] => Mux9.IN1563
conf_str[489] => Mux2.IN1563
conf_str[489] => Mux10.IN1563
conf_str[490] => Mux3.IN1563
conf_str[490] => Mux11.IN1563
conf_str[491] => Mux4.IN1563
conf_str[491] => Mux12.IN1563
conf_str[492] => Mux5.IN1563
conf_str[492] => Mux13.IN1563
conf_str[493] => Mux6.IN1563
conf_str[493] => Mux14.IN1563
conf_str[494] => Mux7.IN1563
conf_str[494] => Mux15.IN1563
conf_str[495] => Mux8.IN1563
conf_str[495] => Mux16.IN1563
conf_str[496] => Mux1.IN1555
conf_str[496] => Mux9.IN1555
conf_str[497] => Mux2.IN1555
conf_str[497] => Mux10.IN1555
conf_str[498] => Mux3.IN1555
conf_str[498] => Mux11.IN1555
conf_str[499] => Mux4.IN1555
conf_str[499] => Mux12.IN1555
conf_str[500] => Mux5.IN1555
conf_str[500] => Mux13.IN1555
conf_str[501] => Mux6.IN1555
conf_str[501] => Mux14.IN1555
conf_str[502] => Mux7.IN1555
conf_str[502] => Mux15.IN1555
conf_str[503] => Mux8.IN1555
conf_str[503] => Mux16.IN1555
conf_str[504] => Mux1.IN1547
conf_str[504] => Mux9.IN1547
conf_str[505] => Mux2.IN1547
conf_str[505] => Mux10.IN1547
conf_str[506] => Mux3.IN1547
conf_str[506] => Mux11.IN1547
conf_str[507] => Mux4.IN1547
conf_str[507] => Mux12.IN1547
conf_str[508] => Mux5.IN1547
conf_str[508] => Mux13.IN1547
conf_str[509] => Mux6.IN1547
conf_str[509] => Mux14.IN1547
conf_str[510] => Mux7.IN1547
conf_str[510] => Mux15.IN1547
conf_str[511] => Mux8.IN1547
conf_str[511] => Mux16.IN1547
conf_str[512] => Mux1.IN1539
conf_str[512] => Mux9.IN1539
conf_str[513] => Mux2.IN1539
conf_str[513] => Mux10.IN1539
conf_str[514] => Mux3.IN1539
conf_str[514] => Mux11.IN1539
conf_str[515] => Mux4.IN1539
conf_str[515] => Mux12.IN1539
conf_str[516] => Mux5.IN1539
conf_str[516] => Mux13.IN1539
conf_str[517] => Mux6.IN1539
conf_str[517] => Mux14.IN1539
conf_str[518] => Mux7.IN1539
conf_str[518] => Mux15.IN1539
conf_str[519] => Mux8.IN1539
conf_str[519] => Mux16.IN1539
conf_str[520] => Mux1.IN1531
conf_str[520] => Mux9.IN1531
conf_str[521] => Mux2.IN1531
conf_str[521] => Mux10.IN1531
conf_str[522] => Mux3.IN1531
conf_str[522] => Mux11.IN1531
conf_str[523] => Mux4.IN1531
conf_str[523] => Mux12.IN1531
conf_str[524] => Mux5.IN1531
conf_str[524] => Mux13.IN1531
conf_str[525] => Mux6.IN1531
conf_str[525] => Mux14.IN1531
conf_str[526] => Mux7.IN1531
conf_str[526] => Mux15.IN1531
conf_str[527] => Mux8.IN1531
conf_str[527] => Mux16.IN1531
conf_str[528] => Mux1.IN1523
conf_str[528] => Mux9.IN1523
conf_str[529] => Mux2.IN1523
conf_str[529] => Mux10.IN1523
conf_str[530] => Mux3.IN1523
conf_str[530] => Mux11.IN1523
conf_str[531] => Mux4.IN1523
conf_str[531] => Mux12.IN1523
conf_str[532] => Mux5.IN1523
conf_str[532] => Mux13.IN1523
conf_str[533] => Mux6.IN1523
conf_str[533] => Mux14.IN1523
conf_str[534] => Mux7.IN1523
conf_str[534] => Mux15.IN1523
conf_str[535] => Mux8.IN1523
conf_str[535] => Mux16.IN1523
conf_str[536] => Mux1.IN1515
conf_str[536] => Mux9.IN1515
conf_str[537] => Mux2.IN1515
conf_str[537] => Mux10.IN1515
conf_str[538] => Mux3.IN1515
conf_str[538] => Mux11.IN1515
conf_str[539] => Mux4.IN1515
conf_str[539] => Mux12.IN1515
conf_str[540] => Mux5.IN1515
conf_str[540] => Mux13.IN1515
conf_str[541] => Mux6.IN1515
conf_str[541] => Mux14.IN1515
conf_str[542] => Mux7.IN1515
conf_str[542] => Mux15.IN1515
conf_str[543] => Mux8.IN1515
conf_str[543] => Mux16.IN1515
conf_str[544] => Mux1.IN1507
conf_str[544] => Mux9.IN1507
conf_str[545] => Mux2.IN1507
conf_str[545] => Mux10.IN1507
conf_str[546] => Mux3.IN1507
conf_str[546] => Mux11.IN1507
conf_str[547] => Mux4.IN1507
conf_str[547] => Mux12.IN1507
conf_str[548] => Mux5.IN1507
conf_str[548] => Mux13.IN1507
conf_str[549] => Mux6.IN1507
conf_str[549] => Mux14.IN1507
conf_str[550] => Mux7.IN1507
conf_str[550] => Mux15.IN1507
conf_str[551] => Mux8.IN1507
conf_str[551] => Mux16.IN1507
conf_str[552] => Mux1.IN1499
conf_str[552] => Mux9.IN1499
conf_str[553] => Mux2.IN1499
conf_str[553] => Mux10.IN1499
conf_str[554] => Mux3.IN1499
conf_str[554] => Mux11.IN1499
conf_str[555] => Mux4.IN1499
conf_str[555] => Mux12.IN1499
conf_str[556] => Mux5.IN1499
conf_str[556] => Mux13.IN1499
conf_str[557] => Mux6.IN1499
conf_str[557] => Mux14.IN1499
conf_str[558] => Mux7.IN1499
conf_str[558] => Mux15.IN1499
conf_str[559] => Mux8.IN1499
conf_str[559] => Mux16.IN1499
conf_str[560] => Mux1.IN1491
conf_str[560] => Mux9.IN1491
conf_str[561] => Mux2.IN1491
conf_str[561] => Mux10.IN1491
conf_str[562] => Mux3.IN1491
conf_str[562] => Mux11.IN1491
conf_str[563] => Mux4.IN1491
conf_str[563] => Mux12.IN1491
conf_str[564] => Mux5.IN1491
conf_str[564] => Mux13.IN1491
conf_str[565] => Mux6.IN1491
conf_str[565] => Mux14.IN1491
conf_str[566] => Mux7.IN1491
conf_str[566] => Mux15.IN1491
conf_str[567] => Mux8.IN1491
conf_str[567] => Mux16.IN1491
conf_str[568] => Mux1.IN1483
conf_str[568] => Mux9.IN1483
conf_str[569] => Mux2.IN1483
conf_str[569] => Mux10.IN1483
conf_str[570] => Mux3.IN1483
conf_str[570] => Mux11.IN1483
conf_str[571] => Mux4.IN1483
conf_str[571] => Mux12.IN1483
conf_str[572] => Mux5.IN1483
conf_str[572] => Mux13.IN1483
conf_str[573] => Mux6.IN1483
conf_str[573] => Mux14.IN1483
conf_str[574] => Mux7.IN1483
conf_str[574] => Mux15.IN1483
conf_str[575] => Mux8.IN1483
conf_str[575] => Mux16.IN1483
conf_str[576] => Mux1.IN1475
conf_str[576] => Mux9.IN1475
conf_str[577] => Mux2.IN1475
conf_str[577] => Mux10.IN1475
conf_str[578] => Mux3.IN1475
conf_str[578] => Mux11.IN1475
conf_str[579] => Mux4.IN1475
conf_str[579] => Mux12.IN1475
conf_str[580] => Mux5.IN1475
conf_str[580] => Mux13.IN1475
conf_str[581] => Mux6.IN1475
conf_str[581] => Mux14.IN1475
conf_str[582] => Mux7.IN1475
conf_str[582] => Mux15.IN1475
conf_str[583] => Mux8.IN1475
conf_str[583] => Mux16.IN1475
conf_str[584] => Mux1.IN1467
conf_str[584] => Mux9.IN1467
conf_str[585] => Mux2.IN1467
conf_str[585] => Mux10.IN1467
conf_str[586] => Mux3.IN1467
conf_str[586] => Mux11.IN1467
conf_str[587] => Mux4.IN1467
conf_str[587] => Mux12.IN1467
conf_str[588] => Mux5.IN1467
conf_str[588] => Mux13.IN1467
conf_str[589] => Mux6.IN1467
conf_str[589] => Mux14.IN1467
conf_str[590] => Mux7.IN1467
conf_str[590] => Mux15.IN1467
conf_str[591] => Mux8.IN1467
conf_str[591] => Mux16.IN1467
conf_str[592] => Mux1.IN1459
conf_str[592] => Mux9.IN1459
conf_str[593] => Mux2.IN1459
conf_str[593] => Mux10.IN1459
conf_str[594] => Mux3.IN1459
conf_str[594] => Mux11.IN1459
conf_str[595] => Mux4.IN1459
conf_str[595] => Mux12.IN1459
conf_str[596] => Mux5.IN1459
conf_str[596] => Mux13.IN1459
conf_str[597] => Mux6.IN1459
conf_str[597] => Mux14.IN1459
conf_str[598] => Mux7.IN1459
conf_str[598] => Mux15.IN1459
conf_str[599] => Mux8.IN1459
conf_str[599] => Mux16.IN1459
conf_str[600] => Mux1.IN1451
conf_str[600] => Mux9.IN1451
conf_str[601] => Mux2.IN1451
conf_str[601] => Mux10.IN1451
conf_str[602] => Mux3.IN1451
conf_str[602] => Mux11.IN1451
conf_str[603] => Mux4.IN1451
conf_str[603] => Mux12.IN1451
conf_str[604] => Mux5.IN1451
conf_str[604] => Mux13.IN1451
conf_str[605] => Mux6.IN1451
conf_str[605] => Mux14.IN1451
conf_str[606] => Mux7.IN1451
conf_str[606] => Mux15.IN1451
conf_str[607] => Mux8.IN1451
conf_str[607] => Mux16.IN1451
conf_str[608] => Mux1.IN1443
conf_str[608] => Mux9.IN1443
conf_str[609] => Mux2.IN1443
conf_str[609] => Mux10.IN1443
conf_str[610] => Mux3.IN1443
conf_str[610] => Mux11.IN1443
conf_str[611] => Mux4.IN1443
conf_str[611] => Mux12.IN1443
conf_str[612] => Mux5.IN1443
conf_str[612] => Mux13.IN1443
conf_str[613] => Mux6.IN1443
conf_str[613] => Mux14.IN1443
conf_str[614] => Mux7.IN1443
conf_str[614] => Mux15.IN1443
conf_str[615] => Mux8.IN1443
conf_str[615] => Mux16.IN1443
conf_str[616] => Mux1.IN1435
conf_str[616] => Mux9.IN1435
conf_str[617] => Mux2.IN1435
conf_str[617] => Mux10.IN1435
conf_str[618] => Mux3.IN1435
conf_str[618] => Mux11.IN1435
conf_str[619] => Mux4.IN1435
conf_str[619] => Mux12.IN1435
conf_str[620] => Mux5.IN1435
conf_str[620] => Mux13.IN1435
conf_str[621] => Mux6.IN1435
conf_str[621] => Mux14.IN1435
conf_str[622] => Mux7.IN1435
conf_str[622] => Mux15.IN1435
conf_str[623] => Mux8.IN1435
conf_str[623] => Mux16.IN1435
conf_str[624] => Mux1.IN1427
conf_str[624] => Mux9.IN1427
conf_str[625] => Mux2.IN1427
conf_str[625] => Mux10.IN1427
conf_str[626] => Mux3.IN1427
conf_str[626] => Mux11.IN1427
conf_str[627] => Mux4.IN1427
conf_str[627] => Mux12.IN1427
conf_str[628] => Mux5.IN1427
conf_str[628] => Mux13.IN1427
conf_str[629] => Mux6.IN1427
conf_str[629] => Mux14.IN1427
conf_str[630] => Mux7.IN1427
conf_str[630] => Mux15.IN1427
conf_str[631] => Mux8.IN1427
conf_str[631] => Mux16.IN1427
conf_str[632] => Mux1.IN1419
conf_str[632] => Mux9.IN1419
conf_str[633] => Mux2.IN1419
conf_str[633] => Mux10.IN1419
conf_str[634] => Mux3.IN1419
conf_str[634] => Mux11.IN1419
conf_str[635] => Mux4.IN1419
conf_str[635] => Mux12.IN1419
conf_str[636] => Mux5.IN1419
conf_str[636] => Mux13.IN1419
conf_str[637] => Mux6.IN1419
conf_str[637] => Mux14.IN1419
conf_str[638] => Mux7.IN1419
conf_str[638] => Mux15.IN1419
conf_str[639] => Mux8.IN1419
conf_str[639] => Mux16.IN1419
conf_str[640] => Mux1.IN1411
conf_str[640] => Mux9.IN1411
conf_str[641] => Mux2.IN1411
conf_str[641] => Mux10.IN1411
conf_str[642] => Mux3.IN1411
conf_str[642] => Mux11.IN1411
conf_str[643] => Mux4.IN1411
conf_str[643] => Mux12.IN1411
conf_str[644] => Mux5.IN1411
conf_str[644] => Mux13.IN1411
conf_str[645] => Mux6.IN1411
conf_str[645] => Mux14.IN1411
conf_str[646] => Mux7.IN1411
conf_str[646] => Mux15.IN1411
conf_str[647] => Mux8.IN1411
conf_str[647] => Mux16.IN1411
conf_str[648] => Mux1.IN1403
conf_str[648] => Mux9.IN1403
conf_str[649] => Mux2.IN1403
conf_str[649] => Mux10.IN1403
conf_str[650] => Mux3.IN1403
conf_str[650] => Mux11.IN1403
conf_str[651] => Mux4.IN1403
conf_str[651] => Mux12.IN1403
conf_str[652] => Mux5.IN1403
conf_str[652] => Mux13.IN1403
conf_str[653] => Mux6.IN1403
conf_str[653] => Mux14.IN1403
conf_str[654] => Mux7.IN1403
conf_str[654] => Mux15.IN1403
conf_str[655] => Mux8.IN1403
conf_str[655] => Mux16.IN1403
conf_str[656] => Mux1.IN1395
conf_str[656] => Mux9.IN1395
conf_str[657] => Mux2.IN1395
conf_str[657] => Mux10.IN1395
conf_str[658] => Mux3.IN1395
conf_str[658] => Mux11.IN1395
conf_str[659] => Mux4.IN1395
conf_str[659] => Mux12.IN1395
conf_str[660] => Mux5.IN1395
conf_str[660] => Mux13.IN1395
conf_str[661] => Mux6.IN1395
conf_str[661] => Mux14.IN1395
conf_str[662] => Mux7.IN1395
conf_str[662] => Mux15.IN1395
conf_str[663] => Mux8.IN1395
conf_str[663] => Mux16.IN1395
conf_str[664] => Mux1.IN1387
conf_str[664] => Mux9.IN1387
conf_str[665] => Mux2.IN1387
conf_str[665] => Mux10.IN1387
conf_str[666] => Mux3.IN1387
conf_str[666] => Mux11.IN1387
conf_str[667] => Mux4.IN1387
conf_str[667] => Mux12.IN1387
conf_str[668] => Mux5.IN1387
conf_str[668] => Mux13.IN1387
conf_str[669] => Mux6.IN1387
conf_str[669] => Mux14.IN1387
conf_str[670] => Mux7.IN1387
conf_str[670] => Mux15.IN1387
conf_str[671] => Mux8.IN1387
conf_str[671] => Mux16.IN1387
conf_str[672] => Mux1.IN1379
conf_str[672] => Mux9.IN1379
conf_str[673] => Mux2.IN1379
conf_str[673] => Mux10.IN1379
conf_str[674] => Mux3.IN1379
conf_str[674] => Mux11.IN1379
conf_str[675] => Mux4.IN1379
conf_str[675] => Mux12.IN1379
conf_str[676] => Mux5.IN1379
conf_str[676] => Mux13.IN1379
conf_str[677] => Mux6.IN1379
conf_str[677] => Mux14.IN1379
conf_str[678] => Mux7.IN1379
conf_str[678] => Mux15.IN1379
conf_str[679] => Mux8.IN1379
conf_str[679] => Mux16.IN1379
conf_str[680] => Mux1.IN1371
conf_str[680] => Mux9.IN1371
conf_str[681] => Mux2.IN1371
conf_str[681] => Mux10.IN1371
conf_str[682] => Mux3.IN1371
conf_str[682] => Mux11.IN1371
conf_str[683] => Mux4.IN1371
conf_str[683] => Mux12.IN1371
conf_str[684] => Mux5.IN1371
conf_str[684] => Mux13.IN1371
conf_str[685] => Mux6.IN1371
conf_str[685] => Mux14.IN1371
conf_str[686] => Mux7.IN1371
conf_str[686] => Mux15.IN1371
conf_str[687] => Mux8.IN1371
conf_str[687] => Mux16.IN1371
conf_str[688] => Mux1.IN1363
conf_str[688] => Mux9.IN1363
conf_str[689] => Mux2.IN1363
conf_str[689] => Mux10.IN1363
conf_str[690] => Mux3.IN1363
conf_str[690] => Mux11.IN1363
conf_str[691] => Mux4.IN1363
conf_str[691] => Mux12.IN1363
conf_str[692] => Mux5.IN1363
conf_str[692] => Mux13.IN1363
conf_str[693] => Mux6.IN1363
conf_str[693] => Mux14.IN1363
conf_str[694] => Mux7.IN1363
conf_str[694] => Mux15.IN1363
conf_str[695] => Mux8.IN1363
conf_str[695] => Mux16.IN1363
conf_str[696] => Mux1.IN1355
conf_str[696] => Mux9.IN1355
conf_str[697] => Mux2.IN1355
conf_str[697] => Mux10.IN1355
conf_str[698] => Mux3.IN1355
conf_str[698] => Mux11.IN1355
conf_str[699] => Mux4.IN1355
conf_str[699] => Mux12.IN1355
conf_str[700] => Mux5.IN1355
conf_str[700] => Mux13.IN1355
conf_str[701] => Mux6.IN1355
conf_str[701] => Mux14.IN1355
conf_str[702] => Mux7.IN1355
conf_str[702] => Mux15.IN1355
conf_str[703] => Mux8.IN1355
conf_str[703] => Mux16.IN1355
conf_str[704] => Mux1.IN1347
conf_str[704] => Mux9.IN1347
conf_str[705] => Mux2.IN1347
conf_str[705] => Mux10.IN1347
conf_str[706] => Mux3.IN1347
conf_str[706] => Mux11.IN1347
conf_str[707] => Mux4.IN1347
conf_str[707] => Mux12.IN1347
conf_str[708] => Mux5.IN1347
conf_str[708] => Mux13.IN1347
conf_str[709] => Mux6.IN1347
conf_str[709] => Mux14.IN1347
conf_str[710] => Mux7.IN1347
conf_str[710] => Mux15.IN1347
conf_str[711] => Mux8.IN1347
conf_str[711] => Mux16.IN1347
conf_str[712] => Mux1.IN1339
conf_str[712] => Mux9.IN1339
conf_str[713] => Mux2.IN1339
conf_str[713] => Mux10.IN1339
conf_str[714] => Mux3.IN1339
conf_str[714] => Mux11.IN1339
conf_str[715] => Mux4.IN1339
conf_str[715] => Mux12.IN1339
conf_str[716] => Mux5.IN1339
conf_str[716] => Mux13.IN1339
conf_str[717] => Mux6.IN1339
conf_str[717] => Mux14.IN1339
conf_str[718] => Mux7.IN1339
conf_str[718] => Mux15.IN1339
conf_str[719] => Mux8.IN1339
conf_str[719] => Mux16.IN1339
conf_str[720] => Mux1.IN1331
conf_str[720] => Mux9.IN1331
conf_str[721] => Mux2.IN1331
conf_str[721] => Mux10.IN1331
conf_str[722] => Mux3.IN1331
conf_str[722] => Mux11.IN1331
conf_str[723] => Mux4.IN1331
conf_str[723] => Mux12.IN1331
conf_str[724] => Mux5.IN1331
conf_str[724] => Mux13.IN1331
conf_str[725] => Mux6.IN1331
conf_str[725] => Mux14.IN1331
conf_str[726] => Mux7.IN1331
conf_str[726] => Mux15.IN1331
conf_str[727] => Mux8.IN1331
conf_str[727] => Mux16.IN1331
conf_str[728] => Mux1.IN1323
conf_str[728] => Mux9.IN1323
conf_str[729] => Mux2.IN1323
conf_str[729] => Mux10.IN1323
conf_str[730] => Mux3.IN1323
conf_str[730] => Mux11.IN1323
conf_str[731] => Mux4.IN1323
conf_str[731] => Mux12.IN1323
conf_str[732] => Mux5.IN1323
conf_str[732] => Mux13.IN1323
conf_str[733] => Mux6.IN1323
conf_str[733] => Mux14.IN1323
conf_str[734] => Mux7.IN1323
conf_str[734] => Mux15.IN1323
conf_str[735] => Mux8.IN1323
conf_str[735] => Mux16.IN1323
conf_str[736] => Mux1.IN1315
conf_str[736] => Mux9.IN1315
conf_str[737] => Mux2.IN1315
conf_str[737] => Mux10.IN1315
conf_str[738] => Mux3.IN1315
conf_str[738] => Mux11.IN1315
conf_str[739] => Mux4.IN1315
conf_str[739] => Mux12.IN1315
conf_str[740] => Mux5.IN1315
conf_str[740] => Mux13.IN1315
conf_str[741] => Mux6.IN1315
conf_str[741] => Mux14.IN1315
conf_str[742] => Mux7.IN1315
conf_str[742] => Mux15.IN1315
conf_str[743] => Mux8.IN1315
conf_str[743] => Mux16.IN1315
conf_str[744] => Mux1.IN1307
conf_str[744] => Mux9.IN1307
conf_str[745] => Mux2.IN1307
conf_str[745] => Mux10.IN1307
conf_str[746] => Mux3.IN1307
conf_str[746] => Mux11.IN1307
conf_str[747] => Mux4.IN1307
conf_str[747] => Mux12.IN1307
conf_str[748] => Mux5.IN1307
conf_str[748] => Mux13.IN1307
conf_str[749] => Mux6.IN1307
conf_str[749] => Mux14.IN1307
conf_str[750] => Mux7.IN1307
conf_str[750] => Mux15.IN1307
conf_str[751] => Mux8.IN1307
conf_str[751] => Mux16.IN1307
conf_str[752] => Mux1.IN1299
conf_str[752] => Mux9.IN1299
conf_str[753] => Mux2.IN1299
conf_str[753] => Mux10.IN1299
conf_str[754] => Mux3.IN1299
conf_str[754] => Mux11.IN1299
conf_str[755] => Mux4.IN1299
conf_str[755] => Mux12.IN1299
conf_str[756] => Mux5.IN1299
conf_str[756] => Mux13.IN1299
conf_str[757] => Mux6.IN1299
conf_str[757] => Mux14.IN1299
conf_str[758] => Mux7.IN1299
conf_str[758] => Mux15.IN1299
conf_str[759] => Mux8.IN1299
conf_str[759] => Mux16.IN1299
conf_str[760] => Mux1.IN1291
conf_str[760] => Mux9.IN1291
conf_str[761] => Mux2.IN1291
conf_str[761] => Mux10.IN1291
conf_str[762] => Mux3.IN1291
conf_str[762] => Mux11.IN1291
conf_str[763] => Mux4.IN1291
conf_str[763] => Mux12.IN1291
conf_str[764] => Mux5.IN1291
conf_str[764] => Mux13.IN1291
conf_str[765] => Mux6.IN1291
conf_str[765] => Mux14.IN1291
conf_str[766] => Mux7.IN1291
conf_str[766] => Mux15.IN1291
conf_str[767] => Mux8.IN1291
conf_str[767] => Mux16.IN1291
conf_str[768] => Mux1.IN1283
conf_str[768] => Mux9.IN1283
conf_str[769] => Mux2.IN1283
conf_str[769] => Mux10.IN1283
conf_str[770] => Mux3.IN1283
conf_str[770] => Mux11.IN1283
conf_str[771] => Mux4.IN1283
conf_str[771] => Mux12.IN1283
conf_str[772] => Mux5.IN1283
conf_str[772] => Mux13.IN1283
conf_str[773] => Mux6.IN1283
conf_str[773] => Mux14.IN1283
conf_str[774] => Mux7.IN1283
conf_str[774] => Mux15.IN1283
conf_str[775] => Mux8.IN1283
conf_str[775] => Mux16.IN1283
conf_str[776] => Mux1.IN1275
conf_str[776] => Mux9.IN1275
conf_str[777] => Mux2.IN1275
conf_str[777] => Mux10.IN1275
conf_str[778] => Mux3.IN1275
conf_str[778] => Mux11.IN1275
conf_str[779] => Mux4.IN1275
conf_str[779] => Mux12.IN1275
conf_str[780] => Mux5.IN1275
conf_str[780] => Mux13.IN1275
conf_str[781] => Mux6.IN1275
conf_str[781] => Mux14.IN1275
conf_str[782] => Mux7.IN1275
conf_str[782] => Mux15.IN1275
conf_str[783] => Mux8.IN1275
conf_str[783] => Mux16.IN1275
conf_str[784] => Mux1.IN1267
conf_str[784] => Mux9.IN1267
conf_str[785] => Mux2.IN1267
conf_str[785] => Mux10.IN1267
conf_str[786] => Mux3.IN1267
conf_str[786] => Mux11.IN1267
conf_str[787] => Mux4.IN1267
conf_str[787] => Mux12.IN1267
conf_str[788] => Mux5.IN1267
conf_str[788] => Mux13.IN1267
conf_str[789] => Mux6.IN1267
conf_str[789] => Mux14.IN1267
conf_str[790] => Mux7.IN1267
conf_str[790] => Mux15.IN1267
conf_str[791] => Mux8.IN1267
conf_str[791] => Mux16.IN1267
conf_str[792] => Mux1.IN1259
conf_str[792] => Mux9.IN1259
conf_str[793] => Mux2.IN1259
conf_str[793] => Mux10.IN1259
conf_str[794] => Mux3.IN1259
conf_str[794] => Mux11.IN1259
conf_str[795] => Mux4.IN1259
conf_str[795] => Mux12.IN1259
conf_str[796] => Mux5.IN1259
conf_str[796] => Mux13.IN1259
conf_str[797] => Mux6.IN1259
conf_str[797] => Mux14.IN1259
conf_str[798] => Mux7.IN1259
conf_str[798] => Mux15.IN1259
conf_str[799] => Mux8.IN1259
conf_str[799] => Mux16.IN1259
conf_str[800] => Mux1.IN1251
conf_str[800] => Mux9.IN1251
conf_str[801] => Mux2.IN1251
conf_str[801] => Mux10.IN1251
conf_str[802] => Mux3.IN1251
conf_str[802] => Mux11.IN1251
conf_str[803] => Mux4.IN1251
conf_str[803] => Mux12.IN1251
conf_str[804] => Mux5.IN1251
conf_str[804] => Mux13.IN1251
conf_str[805] => Mux6.IN1251
conf_str[805] => Mux14.IN1251
conf_str[806] => Mux7.IN1251
conf_str[806] => Mux15.IN1251
conf_str[807] => Mux8.IN1251
conf_str[807] => Mux16.IN1251
conf_str[808] => Mux1.IN1243
conf_str[808] => Mux9.IN1243
conf_str[809] => Mux2.IN1243
conf_str[809] => Mux10.IN1243
conf_str[810] => Mux3.IN1243
conf_str[810] => Mux11.IN1243
conf_str[811] => Mux4.IN1243
conf_str[811] => Mux12.IN1243
conf_str[812] => Mux5.IN1243
conf_str[812] => Mux13.IN1243
conf_str[813] => Mux6.IN1243
conf_str[813] => Mux14.IN1243
conf_str[814] => Mux7.IN1243
conf_str[814] => Mux15.IN1243
conf_str[815] => Mux8.IN1243
conf_str[815] => Mux16.IN1243
conf_str[816] => Mux1.IN1235
conf_str[816] => Mux9.IN1235
conf_str[817] => Mux2.IN1235
conf_str[817] => Mux10.IN1235
conf_str[818] => Mux3.IN1235
conf_str[818] => Mux11.IN1235
conf_str[819] => Mux4.IN1235
conf_str[819] => Mux12.IN1235
conf_str[820] => Mux5.IN1235
conf_str[820] => Mux13.IN1235
conf_str[821] => Mux6.IN1235
conf_str[821] => Mux14.IN1235
conf_str[822] => Mux7.IN1235
conf_str[822] => Mux15.IN1235
conf_str[823] => Mux8.IN1235
conf_str[823] => Mux16.IN1235
conf_str[824] => Mux1.IN1227
conf_str[824] => Mux9.IN1227
conf_str[825] => Mux2.IN1227
conf_str[825] => Mux10.IN1227
conf_str[826] => Mux3.IN1227
conf_str[826] => Mux11.IN1227
conf_str[827] => Mux4.IN1227
conf_str[827] => Mux12.IN1227
conf_str[828] => Mux5.IN1227
conf_str[828] => Mux13.IN1227
conf_str[829] => Mux6.IN1227
conf_str[829] => Mux14.IN1227
conf_str[830] => Mux7.IN1227
conf_str[830] => Mux15.IN1227
conf_str[831] => Mux8.IN1227
conf_str[831] => Mux16.IN1227
conf_str[832] => Mux1.IN1219
conf_str[832] => Mux9.IN1219
conf_str[833] => Mux2.IN1219
conf_str[833] => Mux10.IN1219
conf_str[834] => Mux3.IN1219
conf_str[834] => Mux11.IN1219
conf_str[835] => Mux4.IN1219
conf_str[835] => Mux12.IN1219
conf_str[836] => Mux5.IN1219
conf_str[836] => Mux13.IN1219
conf_str[837] => Mux6.IN1219
conf_str[837] => Mux14.IN1219
conf_str[838] => Mux7.IN1219
conf_str[838] => Mux15.IN1219
conf_str[839] => Mux8.IN1219
conf_str[839] => Mux16.IN1219
conf_str[840] => Mux1.IN1211
conf_str[840] => Mux9.IN1211
conf_str[841] => Mux2.IN1211
conf_str[841] => Mux10.IN1211
conf_str[842] => Mux3.IN1211
conf_str[842] => Mux11.IN1211
conf_str[843] => Mux4.IN1211
conf_str[843] => Mux12.IN1211
conf_str[844] => Mux5.IN1211
conf_str[844] => Mux13.IN1211
conf_str[845] => Mux6.IN1211
conf_str[845] => Mux14.IN1211
conf_str[846] => Mux7.IN1211
conf_str[846] => Mux15.IN1211
conf_str[847] => Mux8.IN1211
conf_str[847] => Mux16.IN1211
conf_str[848] => Mux1.IN1203
conf_str[848] => Mux9.IN1203
conf_str[849] => Mux2.IN1203
conf_str[849] => Mux10.IN1203
conf_str[850] => Mux3.IN1203
conf_str[850] => Mux11.IN1203
conf_str[851] => Mux4.IN1203
conf_str[851] => Mux12.IN1203
conf_str[852] => Mux5.IN1203
conf_str[852] => Mux13.IN1203
conf_str[853] => Mux6.IN1203
conf_str[853] => Mux14.IN1203
conf_str[854] => Mux7.IN1203
conf_str[854] => Mux15.IN1203
conf_str[855] => Mux8.IN1203
conf_str[855] => Mux16.IN1203
conf_str[856] => Mux1.IN1195
conf_str[856] => Mux9.IN1195
conf_str[857] => Mux2.IN1195
conf_str[857] => Mux10.IN1195
conf_str[858] => Mux3.IN1195
conf_str[858] => Mux11.IN1195
conf_str[859] => Mux4.IN1195
conf_str[859] => Mux12.IN1195
conf_str[860] => Mux5.IN1195
conf_str[860] => Mux13.IN1195
conf_str[861] => Mux6.IN1195
conf_str[861] => Mux14.IN1195
conf_str[862] => Mux7.IN1195
conf_str[862] => Mux15.IN1195
conf_str[863] => Mux8.IN1195
conf_str[863] => Mux16.IN1195
conf_str[864] => Mux1.IN1187
conf_str[864] => Mux9.IN1187
conf_str[865] => Mux2.IN1187
conf_str[865] => Mux10.IN1187
conf_str[866] => Mux3.IN1187
conf_str[866] => Mux11.IN1187
conf_str[867] => Mux4.IN1187
conf_str[867] => Mux12.IN1187
conf_str[868] => Mux5.IN1187
conf_str[868] => Mux13.IN1187
conf_str[869] => Mux6.IN1187
conf_str[869] => Mux14.IN1187
conf_str[870] => Mux7.IN1187
conf_str[870] => Mux15.IN1187
conf_str[871] => Mux8.IN1187
conf_str[871] => Mux16.IN1187
conf_str[872] => Mux1.IN1179
conf_str[872] => Mux9.IN1179
conf_str[873] => Mux2.IN1179
conf_str[873] => Mux10.IN1179
conf_str[874] => Mux3.IN1179
conf_str[874] => Mux11.IN1179
conf_str[875] => Mux4.IN1179
conf_str[875] => Mux12.IN1179
conf_str[876] => Mux5.IN1179
conf_str[876] => Mux13.IN1179
conf_str[877] => Mux6.IN1179
conf_str[877] => Mux14.IN1179
conf_str[878] => Mux7.IN1179
conf_str[878] => Mux15.IN1179
conf_str[879] => Mux8.IN1179
conf_str[879] => Mux16.IN1179
conf_str[880] => Mux1.IN1171
conf_str[880] => Mux9.IN1171
conf_str[881] => Mux2.IN1171
conf_str[881] => Mux10.IN1171
conf_str[882] => Mux3.IN1171
conf_str[882] => Mux11.IN1171
conf_str[883] => Mux4.IN1171
conf_str[883] => Mux12.IN1171
conf_str[884] => Mux5.IN1171
conf_str[884] => Mux13.IN1171
conf_str[885] => Mux6.IN1171
conf_str[885] => Mux14.IN1171
conf_str[886] => Mux7.IN1171
conf_str[886] => Mux15.IN1171
conf_str[887] => Mux8.IN1171
conf_str[887] => Mux16.IN1171
conf_str[888] => Mux1.IN1163
conf_str[888] => Mux9.IN1163
conf_str[889] => Mux2.IN1163
conf_str[889] => Mux10.IN1163
conf_str[890] => Mux3.IN1163
conf_str[890] => Mux11.IN1163
conf_str[891] => Mux4.IN1163
conf_str[891] => Mux12.IN1163
conf_str[892] => Mux5.IN1163
conf_str[892] => Mux13.IN1163
conf_str[893] => Mux6.IN1163
conf_str[893] => Mux14.IN1163
conf_str[894] => Mux7.IN1163
conf_str[894] => Mux15.IN1163
conf_str[895] => Mux8.IN1163
conf_str[895] => Mux16.IN1163
conf_str[896] => Mux1.IN1155
conf_str[896] => Mux9.IN1155
conf_str[897] => Mux2.IN1155
conf_str[897] => Mux10.IN1155
conf_str[898] => Mux3.IN1155
conf_str[898] => Mux11.IN1155
conf_str[899] => Mux4.IN1155
conf_str[899] => Mux12.IN1155
conf_str[900] => Mux5.IN1155
conf_str[900] => Mux13.IN1155
conf_str[901] => Mux6.IN1155
conf_str[901] => Mux14.IN1155
conf_str[902] => Mux7.IN1155
conf_str[902] => Mux15.IN1155
conf_str[903] => Mux8.IN1155
conf_str[903] => Mux16.IN1155
conf_str[904] => Mux1.IN1147
conf_str[904] => Mux9.IN1147
conf_str[905] => Mux2.IN1147
conf_str[905] => Mux10.IN1147
conf_str[906] => Mux3.IN1147
conf_str[906] => Mux11.IN1147
conf_str[907] => Mux4.IN1147
conf_str[907] => Mux12.IN1147
conf_str[908] => Mux5.IN1147
conf_str[908] => Mux13.IN1147
conf_str[909] => Mux6.IN1147
conf_str[909] => Mux14.IN1147
conf_str[910] => Mux7.IN1147
conf_str[910] => Mux15.IN1147
conf_str[911] => Mux8.IN1147
conf_str[911] => Mux16.IN1147
conf_str[912] => Mux1.IN1139
conf_str[912] => Mux9.IN1139
conf_str[913] => Mux2.IN1139
conf_str[913] => Mux10.IN1139
conf_str[914] => Mux3.IN1139
conf_str[914] => Mux11.IN1139
conf_str[915] => Mux4.IN1139
conf_str[915] => Mux12.IN1139
conf_str[916] => Mux5.IN1139
conf_str[916] => Mux13.IN1139
conf_str[917] => Mux6.IN1139
conf_str[917] => Mux14.IN1139
conf_str[918] => Mux7.IN1139
conf_str[918] => Mux15.IN1139
conf_str[919] => Mux8.IN1139
conf_str[919] => Mux16.IN1139
conf_str[920] => Mux1.IN1131
conf_str[920] => Mux9.IN1131
conf_str[921] => Mux2.IN1131
conf_str[921] => Mux10.IN1131
conf_str[922] => Mux3.IN1131
conf_str[922] => Mux11.IN1131
conf_str[923] => Mux4.IN1131
conf_str[923] => Mux12.IN1131
conf_str[924] => Mux5.IN1131
conf_str[924] => Mux13.IN1131
conf_str[925] => Mux6.IN1131
conf_str[925] => Mux14.IN1131
conf_str[926] => Mux7.IN1131
conf_str[926] => Mux15.IN1131
conf_str[927] => Mux8.IN1131
conf_str[927] => Mux16.IN1131
conf_str[928] => Mux1.IN1123
conf_str[928] => Mux9.IN1123
conf_str[929] => Mux2.IN1123
conf_str[929] => Mux10.IN1123
conf_str[930] => Mux3.IN1123
conf_str[930] => Mux11.IN1123
conf_str[931] => Mux4.IN1123
conf_str[931] => Mux12.IN1123
conf_str[932] => Mux5.IN1123
conf_str[932] => Mux13.IN1123
conf_str[933] => Mux6.IN1123
conf_str[933] => Mux14.IN1123
conf_str[934] => Mux7.IN1123
conf_str[934] => Mux15.IN1123
conf_str[935] => Mux8.IN1123
conf_str[935] => Mux16.IN1123
conf_str[936] => Mux1.IN1115
conf_str[936] => Mux9.IN1115
conf_str[937] => Mux2.IN1115
conf_str[937] => Mux10.IN1115
conf_str[938] => Mux3.IN1115
conf_str[938] => Mux11.IN1115
conf_str[939] => Mux4.IN1115
conf_str[939] => Mux12.IN1115
conf_str[940] => Mux5.IN1115
conf_str[940] => Mux13.IN1115
conf_str[941] => Mux6.IN1115
conf_str[941] => Mux14.IN1115
conf_str[942] => Mux7.IN1115
conf_str[942] => Mux15.IN1115
conf_str[943] => Mux8.IN1115
conf_str[943] => Mux16.IN1115
conf_str[944] => Mux1.IN1107
conf_str[944] => Mux9.IN1107
conf_str[945] => Mux2.IN1107
conf_str[945] => Mux10.IN1107
conf_str[946] => Mux3.IN1107
conf_str[946] => Mux11.IN1107
conf_str[947] => Mux4.IN1107
conf_str[947] => Mux12.IN1107
conf_str[948] => Mux5.IN1107
conf_str[948] => Mux13.IN1107
conf_str[949] => Mux6.IN1107
conf_str[949] => Mux14.IN1107
conf_str[950] => Mux7.IN1107
conf_str[950] => Mux15.IN1107
conf_str[951] => Mux8.IN1107
conf_str[951] => Mux16.IN1107
conf_str[952] => Mux1.IN1099
conf_str[952] => Mux9.IN1099
conf_str[953] => Mux2.IN1099
conf_str[953] => Mux10.IN1099
conf_str[954] => Mux3.IN1099
conf_str[954] => Mux11.IN1099
conf_str[955] => Mux4.IN1099
conf_str[955] => Mux12.IN1099
conf_str[956] => Mux5.IN1099
conf_str[956] => Mux13.IN1099
conf_str[957] => Mux6.IN1099
conf_str[957] => Mux14.IN1099
conf_str[958] => Mux7.IN1099
conf_str[958] => Mux15.IN1099
conf_str[959] => Mux8.IN1099
conf_str[959] => Mux16.IN1099
conf_str[960] => Mux1.IN1091
conf_str[960] => Mux9.IN1091
conf_str[961] => Mux2.IN1091
conf_str[961] => Mux10.IN1091
conf_str[962] => Mux3.IN1091
conf_str[962] => Mux11.IN1091
conf_str[963] => Mux4.IN1091
conf_str[963] => Mux12.IN1091
conf_str[964] => Mux5.IN1091
conf_str[964] => Mux13.IN1091
conf_str[965] => Mux6.IN1091
conf_str[965] => Mux14.IN1091
conf_str[966] => Mux7.IN1091
conf_str[966] => Mux15.IN1091
conf_str[967] => Mux8.IN1091
conf_str[967] => Mux16.IN1091
conf_str[968] => Mux1.IN1083
conf_str[968] => Mux9.IN1083
conf_str[969] => Mux2.IN1083
conf_str[969] => Mux10.IN1083
conf_str[970] => Mux3.IN1083
conf_str[970] => Mux11.IN1083
conf_str[971] => Mux4.IN1083
conf_str[971] => Mux12.IN1083
conf_str[972] => Mux5.IN1083
conf_str[972] => Mux13.IN1083
conf_str[973] => Mux6.IN1083
conf_str[973] => Mux14.IN1083
conf_str[974] => Mux7.IN1083
conf_str[974] => Mux15.IN1083
conf_str[975] => Mux8.IN1083
conf_str[975] => Mux16.IN1083
conf_str[976] => Mux1.IN1075
conf_str[976] => Mux9.IN1075
conf_str[977] => Mux2.IN1075
conf_str[977] => Mux10.IN1075
conf_str[978] => Mux3.IN1075
conf_str[978] => Mux11.IN1075
conf_str[979] => Mux4.IN1075
conf_str[979] => Mux12.IN1075
conf_str[980] => Mux5.IN1075
conf_str[980] => Mux13.IN1075
conf_str[981] => Mux6.IN1075
conf_str[981] => Mux14.IN1075
conf_str[982] => Mux7.IN1075
conf_str[982] => Mux15.IN1075
conf_str[983] => Mux8.IN1075
conf_str[983] => Mux16.IN1075
conf_str[984] => Mux1.IN1067
conf_str[984] => Mux9.IN1067
conf_str[985] => Mux2.IN1067
conf_str[985] => Mux10.IN1067
conf_str[986] => Mux3.IN1067
conf_str[986] => Mux11.IN1067
conf_str[987] => Mux4.IN1067
conf_str[987] => Mux12.IN1067
conf_str[988] => Mux5.IN1067
conf_str[988] => Mux13.IN1067
conf_str[989] => Mux6.IN1067
conf_str[989] => Mux14.IN1067
conf_str[990] => Mux7.IN1067
conf_str[990] => Mux15.IN1067
conf_str[991] => Mux8.IN1067
conf_str[991] => Mux16.IN1067
conf_str[992] => Mux1.IN1059
conf_str[992] => Mux9.IN1059
conf_str[993] => Mux2.IN1059
conf_str[993] => Mux10.IN1059
conf_str[994] => Mux3.IN1059
conf_str[994] => Mux11.IN1059
conf_str[995] => Mux4.IN1059
conf_str[995] => Mux12.IN1059
conf_str[996] => Mux5.IN1059
conf_str[996] => Mux13.IN1059
conf_str[997] => Mux6.IN1059
conf_str[997] => Mux14.IN1059
conf_str[998] => Mux7.IN1059
conf_str[998] => Mux15.IN1059
conf_str[999] => Mux8.IN1059
conf_str[999] => Mux16.IN1059
conf_str[1000] => Mux1.IN1051
conf_str[1000] => Mux9.IN1051
conf_str[1001] => Mux2.IN1051
conf_str[1001] => Mux10.IN1051
conf_str[1002] => Mux3.IN1051
conf_str[1002] => Mux11.IN1051
conf_str[1003] => Mux4.IN1051
conf_str[1003] => Mux12.IN1051
conf_str[1004] => Mux5.IN1051
conf_str[1004] => Mux13.IN1051
conf_str[1005] => Mux6.IN1051
conf_str[1005] => Mux14.IN1051
conf_str[1006] => Mux7.IN1051
conf_str[1006] => Mux15.IN1051
conf_str[1007] => Mux8.IN1051
conf_str[1007] => Mux16.IN1051
conf_str[1008] => Mux1.IN1043
conf_str[1008] => Mux9.IN1043
conf_str[1009] => Mux2.IN1043
conf_str[1009] => Mux10.IN1043
conf_str[1010] => Mux3.IN1043
conf_str[1010] => Mux11.IN1043
conf_str[1011] => Mux4.IN1043
conf_str[1011] => Mux12.IN1043
conf_str[1012] => Mux5.IN1043
conf_str[1012] => Mux13.IN1043
conf_str[1013] => Mux6.IN1043
conf_str[1013] => Mux14.IN1043
conf_str[1014] => Mux7.IN1043
conf_str[1014] => Mux15.IN1043
conf_str[1015] => Mux8.IN1043
conf_str[1015] => Mux16.IN1043
conf_str[1016] => Mux1.IN1035
conf_str[1016] => Mux9.IN1035
conf_str[1017] => Mux2.IN1035
conf_str[1017] => Mux10.IN1035
conf_str[1018] => Mux3.IN1035
conf_str[1018] => Mux11.IN1035
conf_str[1019] => Mux4.IN1035
conf_str[1019] => Mux12.IN1035
conf_str[1020] => Mux5.IN1035
conf_str[1020] => Mux13.IN1035
conf_str[1021] => Mux6.IN1035
conf_str[1021] => Mux14.IN1035
conf_str[1022] => Mux7.IN1035
conf_str[1022] => Mux15.IN1035
conf_str[1023] => Mux8.IN1035
conf_str[1023] => Mux16.IN1035
conf_str[1024] => Mux1.IN1027
conf_str[1024] => Mux9.IN1027
conf_str[1025] => Mux2.IN1027
conf_str[1025] => Mux10.IN1027
conf_str[1026] => Mux3.IN1027
conf_str[1026] => Mux11.IN1027
conf_str[1027] => Mux4.IN1027
conf_str[1027] => Mux12.IN1027
conf_str[1028] => Mux5.IN1027
conf_str[1028] => Mux13.IN1027
conf_str[1029] => Mux6.IN1027
conf_str[1029] => Mux14.IN1027
conf_str[1030] => Mux7.IN1027
conf_str[1030] => Mux15.IN1027
conf_str[1031] => Mux8.IN1027
conf_str[1031] => Mux16.IN1027
conf_str[1032] => Mux1.IN1019
conf_str[1032] => Mux9.IN1019
conf_str[1033] => Mux2.IN1019
conf_str[1033] => Mux10.IN1019
conf_str[1034] => Mux3.IN1019
conf_str[1034] => Mux11.IN1019
conf_str[1035] => Mux4.IN1019
conf_str[1035] => Mux12.IN1019
conf_str[1036] => Mux5.IN1019
conf_str[1036] => Mux13.IN1019
conf_str[1037] => Mux6.IN1019
conf_str[1037] => Mux14.IN1019
conf_str[1038] => Mux7.IN1019
conf_str[1038] => Mux15.IN1019
conf_str[1039] => Mux8.IN1019
conf_str[1039] => Mux16.IN1019
conf_str[1040] => Mux1.IN1011
conf_str[1040] => Mux9.IN1011
conf_str[1041] => Mux2.IN1011
conf_str[1041] => Mux10.IN1011
conf_str[1042] => Mux3.IN1011
conf_str[1042] => Mux11.IN1011
conf_str[1043] => Mux4.IN1011
conf_str[1043] => Mux12.IN1011
conf_str[1044] => Mux5.IN1011
conf_str[1044] => Mux13.IN1011
conf_str[1045] => Mux6.IN1011
conf_str[1045] => Mux14.IN1011
conf_str[1046] => Mux7.IN1011
conf_str[1046] => Mux15.IN1011
conf_str[1047] => Mux8.IN1011
conf_str[1047] => Mux16.IN1011
conf_str[1048] => Mux1.IN1003
conf_str[1048] => Mux9.IN1003
conf_str[1049] => Mux2.IN1003
conf_str[1049] => Mux10.IN1003
conf_str[1050] => Mux3.IN1003
conf_str[1050] => Mux11.IN1003
conf_str[1051] => Mux4.IN1003
conf_str[1051] => Mux12.IN1003
conf_str[1052] => Mux5.IN1003
conf_str[1052] => Mux13.IN1003
conf_str[1053] => Mux6.IN1003
conf_str[1053] => Mux14.IN1003
conf_str[1054] => Mux7.IN1003
conf_str[1054] => Mux15.IN1003
conf_str[1055] => Mux8.IN1003
conf_str[1055] => Mux16.IN1003
conf_str[1056] => Mux1.IN995
conf_str[1056] => Mux9.IN995
conf_str[1057] => Mux2.IN995
conf_str[1057] => Mux10.IN995
conf_str[1058] => Mux3.IN995
conf_str[1058] => Mux11.IN995
conf_str[1059] => Mux4.IN995
conf_str[1059] => Mux12.IN995
conf_str[1060] => Mux5.IN995
conf_str[1060] => Mux13.IN995
conf_str[1061] => Mux6.IN995
conf_str[1061] => Mux14.IN995
conf_str[1062] => Mux7.IN995
conf_str[1062] => Mux15.IN995
conf_str[1063] => Mux8.IN995
conf_str[1063] => Mux16.IN995
conf_str[1064] => Mux1.IN987
conf_str[1064] => Mux9.IN987
conf_str[1065] => Mux2.IN987
conf_str[1065] => Mux10.IN987
conf_str[1066] => Mux3.IN987
conf_str[1066] => Mux11.IN987
conf_str[1067] => Mux4.IN987
conf_str[1067] => Mux12.IN987
conf_str[1068] => Mux5.IN987
conf_str[1068] => Mux13.IN987
conf_str[1069] => Mux6.IN987
conf_str[1069] => Mux14.IN987
conf_str[1070] => Mux7.IN987
conf_str[1070] => Mux15.IN987
conf_str[1071] => Mux8.IN987
conf_str[1071] => Mux16.IN987
conf_str[1072] => Mux1.IN979
conf_str[1072] => Mux9.IN979
conf_str[1073] => Mux2.IN979
conf_str[1073] => Mux10.IN979
conf_str[1074] => Mux3.IN979
conf_str[1074] => Mux11.IN979
conf_str[1075] => Mux4.IN979
conf_str[1075] => Mux12.IN979
conf_str[1076] => Mux5.IN979
conf_str[1076] => Mux13.IN979
conf_str[1077] => Mux6.IN979
conf_str[1077] => Mux14.IN979
conf_str[1078] => Mux7.IN979
conf_str[1078] => Mux15.IN979
conf_str[1079] => Mux8.IN979
conf_str[1079] => Mux16.IN979
conf_str[1080] => Mux1.IN971
conf_str[1080] => Mux9.IN971
conf_str[1081] => Mux2.IN971
conf_str[1081] => Mux10.IN971
conf_str[1082] => Mux3.IN971
conf_str[1082] => Mux11.IN971
conf_str[1083] => Mux4.IN971
conf_str[1083] => Mux12.IN971
conf_str[1084] => Mux5.IN971
conf_str[1084] => Mux13.IN971
conf_str[1085] => Mux6.IN971
conf_str[1085] => Mux14.IN971
conf_str[1086] => Mux7.IN971
conf_str[1086] => Mux15.IN971
conf_str[1087] => Mux8.IN971
conf_str[1087] => Mux16.IN971
conf_str[1088] => Mux1.IN963
conf_str[1088] => Mux9.IN963
conf_str[1089] => Mux2.IN963
conf_str[1089] => Mux10.IN963
conf_str[1090] => Mux3.IN963
conf_str[1090] => Mux11.IN963
conf_str[1091] => Mux4.IN963
conf_str[1091] => Mux12.IN963
conf_str[1092] => Mux5.IN963
conf_str[1092] => Mux13.IN963
conf_str[1093] => Mux6.IN963
conf_str[1093] => Mux14.IN963
conf_str[1094] => Mux7.IN963
conf_str[1094] => Mux15.IN963
conf_str[1095] => Mux8.IN963
conf_str[1095] => Mux16.IN963
conf_str[1096] => Mux1.IN955
conf_str[1096] => Mux9.IN955
conf_str[1097] => Mux2.IN955
conf_str[1097] => Mux10.IN955
conf_str[1098] => Mux3.IN955
conf_str[1098] => Mux11.IN955
conf_str[1099] => Mux4.IN955
conf_str[1099] => Mux12.IN955
conf_str[1100] => Mux5.IN955
conf_str[1100] => Mux13.IN955
conf_str[1101] => Mux6.IN955
conf_str[1101] => Mux14.IN955
conf_str[1102] => Mux7.IN955
conf_str[1102] => Mux15.IN955
conf_str[1103] => Mux8.IN955
conf_str[1103] => Mux16.IN955
conf_str[1104] => Mux1.IN947
conf_str[1104] => Mux9.IN947
conf_str[1105] => Mux2.IN947
conf_str[1105] => Mux10.IN947
conf_str[1106] => Mux3.IN947
conf_str[1106] => Mux11.IN947
conf_str[1107] => Mux4.IN947
conf_str[1107] => Mux12.IN947
conf_str[1108] => Mux5.IN947
conf_str[1108] => Mux13.IN947
conf_str[1109] => Mux6.IN947
conf_str[1109] => Mux14.IN947
conf_str[1110] => Mux7.IN947
conf_str[1110] => Mux15.IN947
conf_str[1111] => Mux8.IN947
conf_str[1111] => Mux16.IN947
conf_str[1112] => Mux1.IN939
conf_str[1112] => Mux9.IN939
conf_str[1113] => Mux2.IN939
conf_str[1113] => Mux10.IN939
conf_str[1114] => Mux3.IN939
conf_str[1114] => Mux11.IN939
conf_str[1115] => Mux4.IN939
conf_str[1115] => Mux12.IN939
conf_str[1116] => Mux5.IN939
conf_str[1116] => Mux13.IN939
conf_str[1117] => Mux6.IN939
conf_str[1117] => Mux14.IN939
conf_str[1118] => Mux7.IN939
conf_str[1118] => Mux15.IN939
conf_str[1119] => Mux8.IN939
conf_str[1119] => Mux16.IN939
conf_str[1120] => Mux1.IN931
conf_str[1120] => Mux9.IN931
conf_str[1121] => Mux2.IN931
conf_str[1121] => Mux10.IN931
conf_str[1122] => Mux3.IN931
conf_str[1122] => Mux11.IN931
conf_str[1123] => Mux4.IN931
conf_str[1123] => Mux12.IN931
conf_str[1124] => Mux5.IN931
conf_str[1124] => Mux13.IN931
conf_str[1125] => Mux6.IN931
conf_str[1125] => Mux14.IN931
conf_str[1126] => Mux7.IN931
conf_str[1126] => Mux15.IN931
conf_str[1127] => Mux8.IN931
conf_str[1127] => Mux16.IN931
conf_str[1128] => Mux1.IN923
conf_str[1128] => Mux9.IN923
conf_str[1129] => Mux2.IN923
conf_str[1129] => Mux10.IN923
conf_str[1130] => Mux3.IN923
conf_str[1130] => Mux11.IN923
conf_str[1131] => Mux4.IN923
conf_str[1131] => Mux12.IN923
conf_str[1132] => Mux5.IN923
conf_str[1132] => Mux13.IN923
conf_str[1133] => Mux6.IN923
conf_str[1133] => Mux14.IN923
conf_str[1134] => Mux7.IN923
conf_str[1134] => Mux15.IN923
conf_str[1135] => Mux8.IN923
conf_str[1135] => Mux16.IN923
conf_str[1136] => Mux1.IN915
conf_str[1136] => Mux9.IN915
conf_str[1137] => Mux2.IN915
conf_str[1137] => Mux10.IN915
conf_str[1138] => Mux3.IN915
conf_str[1138] => Mux11.IN915
conf_str[1139] => Mux4.IN915
conf_str[1139] => Mux12.IN915
conf_str[1140] => Mux5.IN915
conf_str[1140] => Mux13.IN915
conf_str[1141] => Mux6.IN915
conf_str[1141] => Mux14.IN915
conf_str[1142] => Mux7.IN915
conf_str[1142] => Mux15.IN915
conf_str[1143] => Mux8.IN915
conf_str[1143] => Mux16.IN915
conf_str[1144] => Mux1.IN907
conf_str[1144] => Mux9.IN907
conf_str[1145] => Mux2.IN907
conf_str[1145] => Mux10.IN907
conf_str[1146] => Mux3.IN907
conf_str[1146] => Mux11.IN907
conf_str[1147] => Mux4.IN907
conf_str[1147] => Mux12.IN907
conf_str[1148] => Mux5.IN907
conf_str[1148] => Mux13.IN907
conf_str[1149] => Mux6.IN907
conf_str[1149] => Mux14.IN907
conf_str[1150] => Mux7.IN907
conf_str[1150] => Mux15.IN907
conf_str[1151] => Mux8.IN907
conf_str[1151] => Mux16.IN907
conf_str[1152] => Mux1.IN899
conf_str[1152] => Mux9.IN899
conf_str[1153] => Mux2.IN899
conf_str[1153] => Mux10.IN899
conf_str[1154] => Mux3.IN899
conf_str[1154] => Mux11.IN899
conf_str[1155] => Mux4.IN899
conf_str[1155] => Mux12.IN899
conf_str[1156] => Mux5.IN899
conf_str[1156] => Mux13.IN899
conf_str[1157] => Mux6.IN899
conf_str[1157] => Mux14.IN899
conf_str[1158] => Mux7.IN899
conf_str[1158] => Mux15.IN899
conf_str[1159] => Mux8.IN899
conf_str[1159] => Mux16.IN899
conf_str[1160] => Mux1.IN891
conf_str[1160] => Mux9.IN891
conf_str[1161] => Mux2.IN891
conf_str[1161] => Mux10.IN891
conf_str[1162] => Mux3.IN891
conf_str[1162] => Mux11.IN891
conf_str[1163] => Mux4.IN891
conf_str[1163] => Mux12.IN891
conf_str[1164] => Mux5.IN891
conf_str[1164] => Mux13.IN891
conf_str[1165] => Mux6.IN891
conf_str[1165] => Mux14.IN891
conf_str[1166] => Mux7.IN891
conf_str[1166] => Mux15.IN891
conf_str[1167] => Mux8.IN891
conf_str[1167] => Mux16.IN891
conf_str[1168] => Mux1.IN883
conf_str[1168] => Mux9.IN883
conf_str[1169] => Mux2.IN883
conf_str[1169] => Mux10.IN883
conf_str[1170] => Mux3.IN883
conf_str[1170] => Mux11.IN883
conf_str[1171] => Mux4.IN883
conf_str[1171] => Mux12.IN883
conf_str[1172] => Mux5.IN883
conf_str[1172] => Mux13.IN883
conf_str[1173] => Mux6.IN883
conf_str[1173] => Mux14.IN883
conf_str[1174] => Mux7.IN883
conf_str[1174] => Mux15.IN883
conf_str[1175] => Mux8.IN883
conf_str[1175] => Mux16.IN883
conf_str[1176] => Mux1.IN875
conf_str[1176] => Mux9.IN875
conf_str[1177] => Mux2.IN875
conf_str[1177] => Mux10.IN875
conf_str[1178] => Mux3.IN875
conf_str[1178] => Mux11.IN875
conf_str[1179] => Mux4.IN875
conf_str[1179] => Mux12.IN875
conf_str[1180] => Mux5.IN875
conf_str[1180] => Mux13.IN875
conf_str[1181] => Mux6.IN875
conf_str[1181] => Mux14.IN875
conf_str[1182] => Mux7.IN875
conf_str[1182] => Mux15.IN875
conf_str[1183] => Mux8.IN875
conf_str[1183] => Mux16.IN875
conf_str[1184] => Mux1.IN867
conf_str[1184] => Mux9.IN867
conf_str[1185] => Mux2.IN867
conf_str[1185] => Mux10.IN867
conf_str[1186] => Mux3.IN867
conf_str[1186] => Mux11.IN867
conf_str[1187] => Mux4.IN867
conf_str[1187] => Mux12.IN867
conf_str[1188] => Mux5.IN867
conf_str[1188] => Mux13.IN867
conf_str[1189] => Mux6.IN867
conf_str[1189] => Mux14.IN867
conf_str[1190] => Mux7.IN867
conf_str[1190] => Mux15.IN867
conf_str[1191] => Mux8.IN867
conf_str[1191] => Mux16.IN867
conf_str[1192] => Mux1.IN859
conf_str[1192] => Mux9.IN859
conf_str[1193] => Mux2.IN859
conf_str[1193] => Mux10.IN859
conf_str[1194] => Mux3.IN859
conf_str[1194] => Mux11.IN859
conf_str[1195] => Mux4.IN859
conf_str[1195] => Mux12.IN859
conf_str[1196] => Mux5.IN859
conf_str[1196] => Mux13.IN859
conf_str[1197] => Mux6.IN859
conf_str[1197] => Mux14.IN859
conf_str[1198] => Mux7.IN859
conf_str[1198] => Mux15.IN859
conf_str[1199] => Mux8.IN859
conf_str[1199] => Mux16.IN859
conf_str[1200] => Mux1.IN851
conf_str[1200] => Mux9.IN851
conf_str[1201] => Mux2.IN851
conf_str[1201] => Mux10.IN851
conf_str[1202] => Mux3.IN851
conf_str[1202] => Mux11.IN851
conf_str[1203] => Mux4.IN851
conf_str[1203] => Mux12.IN851
conf_str[1204] => Mux5.IN851
conf_str[1204] => Mux13.IN851
conf_str[1205] => Mux6.IN851
conf_str[1205] => Mux14.IN851
conf_str[1206] => Mux7.IN851
conf_str[1206] => Mux15.IN851
conf_str[1207] => Mux8.IN851
conf_str[1207] => Mux16.IN851
conf_str[1208] => Mux1.IN843
conf_str[1208] => Mux9.IN843
conf_str[1209] => Mux2.IN843
conf_str[1209] => Mux10.IN843
conf_str[1210] => Mux3.IN843
conf_str[1210] => Mux11.IN843
conf_str[1211] => Mux4.IN843
conf_str[1211] => Mux12.IN843
conf_str[1212] => Mux5.IN843
conf_str[1212] => Mux13.IN843
conf_str[1213] => Mux6.IN843
conf_str[1213] => Mux14.IN843
conf_str[1214] => Mux7.IN843
conf_str[1214] => Mux15.IN843
conf_str[1215] => Mux8.IN843
conf_str[1215] => Mux16.IN843
conf_str[1216] => Mux1.IN835
conf_str[1216] => Mux9.IN835
conf_str[1217] => Mux2.IN835
conf_str[1217] => Mux10.IN835
conf_str[1218] => Mux3.IN835
conf_str[1218] => Mux11.IN835
conf_str[1219] => Mux4.IN835
conf_str[1219] => Mux12.IN835
conf_str[1220] => Mux5.IN835
conf_str[1220] => Mux13.IN835
conf_str[1221] => Mux6.IN835
conf_str[1221] => Mux14.IN835
conf_str[1222] => Mux7.IN835
conf_str[1222] => Mux15.IN835
conf_str[1223] => Mux8.IN835
conf_str[1223] => Mux16.IN835
conf_str[1224] => Mux1.IN827
conf_str[1224] => Mux9.IN827
conf_str[1225] => Mux2.IN827
conf_str[1225] => Mux10.IN827
conf_str[1226] => Mux3.IN827
conf_str[1226] => Mux11.IN827
conf_str[1227] => Mux4.IN827
conf_str[1227] => Mux12.IN827
conf_str[1228] => Mux5.IN827
conf_str[1228] => Mux13.IN827
conf_str[1229] => Mux6.IN827
conf_str[1229] => Mux14.IN827
conf_str[1230] => Mux7.IN827
conf_str[1230] => Mux15.IN827
conf_str[1231] => Mux8.IN827
conf_str[1231] => Mux16.IN827
conf_str[1232] => Mux1.IN819
conf_str[1232] => Mux9.IN819
conf_str[1233] => Mux2.IN819
conf_str[1233] => Mux10.IN819
conf_str[1234] => Mux3.IN819
conf_str[1234] => Mux11.IN819
conf_str[1235] => Mux4.IN819
conf_str[1235] => Mux12.IN819
conf_str[1236] => Mux5.IN819
conf_str[1236] => Mux13.IN819
conf_str[1237] => Mux6.IN819
conf_str[1237] => Mux14.IN819
conf_str[1238] => Mux7.IN819
conf_str[1238] => Mux15.IN819
conf_str[1239] => Mux8.IN819
conf_str[1239] => Mux16.IN819
conf_str[1240] => Mux1.IN811
conf_str[1240] => Mux9.IN811
conf_str[1241] => Mux2.IN811
conf_str[1241] => Mux10.IN811
conf_str[1242] => Mux3.IN811
conf_str[1242] => Mux11.IN811
conf_str[1243] => Mux4.IN811
conf_str[1243] => Mux12.IN811
conf_str[1244] => Mux5.IN811
conf_str[1244] => Mux13.IN811
conf_str[1245] => Mux6.IN811
conf_str[1245] => Mux14.IN811
conf_str[1246] => Mux7.IN811
conf_str[1246] => Mux15.IN811
conf_str[1247] => Mux8.IN811
conf_str[1247] => Mux16.IN811
conf_str[1248] => Mux1.IN803
conf_str[1248] => Mux9.IN803
conf_str[1249] => Mux2.IN803
conf_str[1249] => Mux10.IN803
conf_str[1250] => Mux3.IN803
conf_str[1250] => Mux11.IN803
conf_str[1251] => Mux4.IN803
conf_str[1251] => Mux12.IN803
conf_str[1252] => Mux5.IN803
conf_str[1252] => Mux13.IN803
conf_str[1253] => Mux6.IN803
conf_str[1253] => Mux14.IN803
conf_str[1254] => Mux7.IN803
conf_str[1254] => Mux15.IN803
conf_str[1255] => Mux8.IN803
conf_str[1255] => Mux16.IN803
conf_str[1256] => Mux1.IN795
conf_str[1256] => Mux9.IN795
conf_str[1257] => Mux2.IN795
conf_str[1257] => Mux10.IN795
conf_str[1258] => Mux3.IN795
conf_str[1258] => Mux11.IN795
conf_str[1259] => Mux4.IN795
conf_str[1259] => Mux12.IN795
conf_str[1260] => Mux5.IN795
conf_str[1260] => Mux13.IN795
conf_str[1261] => Mux6.IN795
conf_str[1261] => Mux14.IN795
conf_str[1262] => Mux7.IN795
conf_str[1262] => Mux15.IN795
conf_str[1263] => Mux8.IN795
conf_str[1263] => Mux16.IN795
conf_str[1264] => Mux1.IN787
conf_str[1264] => Mux9.IN787
conf_str[1265] => Mux2.IN787
conf_str[1265] => Mux10.IN787
conf_str[1266] => Mux3.IN787
conf_str[1266] => Mux11.IN787
conf_str[1267] => Mux4.IN787
conf_str[1267] => Mux12.IN787
conf_str[1268] => Mux5.IN787
conf_str[1268] => Mux13.IN787
conf_str[1269] => Mux6.IN787
conf_str[1269] => Mux14.IN787
conf_str[1270] => Mux7.IN787
conf_str[1270] => Mux15.IN787
conf_str[1271] => Mux8.IN787
conf_str[1271] => Mux16.IN787
conf_str[1272] => Mux1.IN779
conf_str[1272] => Mux9.IN779
conf_str[1273] => Mux2.IN779
conf_str[1273] => Mux10.IN779
conf_str[1274] => Mux3.IN779
conf_str[1274] => Mux11.IN779
conf_str[1275] => Mux4.IN779
conf_str[1275] => Mux12.IN779
conf_str[1276] => Mux5.IN779
conf_str[1276] => Mux13.IN779
conf_str[1277] => Mux6.IN779
conf_str[1277] => Mux14.IN779
conf_str[1278] => Mux7.IN779
conf_str[1278] => Mux15.IN779
conf_str[1279] => Mux8.IN779
conf_str[1279] => Mux16.IN779
conf_str[1280] => Mux1.IN771
conf_str[1280] => Mux9.IN771
conf_str[1281] => Mux2.IN771
conf_str[1281] => Mux10.IN771
conf_str[1282] => Mux3.IN771
conf_str[1282] => Mux11.IN771
conf_str[1283] => Mux4.IN771
conf_str[1283] => Mux12.IN771
conf_str[1284] => Mux5.IN771
conf_str[1284] => Mux13.IN771
conf_str[1285] => Mux6.IN771
conf_str[1285] => Mux14.IN771
conf_str[1286] => Mux7.IN771
conf_str[1286] => Mux15.IN771
conf_str[1287] => Mux8.IN771
conf_str[1287] => Mux16.IN771
conf_str[1288] => Mux1.IN763
conf_str[1288] => Mux9.IN763
conf_str[1289] => Mux2.IN763
conf_str[1289] => Mux10.IN763
conf_str[1290] => Mux3.IN763
conf_str[1290] => Mux11.IN763
conf_str[1291] => Mux4.IN763
conf_str[1291] => Mux12.IN763
conf_str[1292] => Mux5.IN763
conf_str[1292] => Mux13.IN763
conf_str[1293] => Mux6.IN763
conf_str[1293] => Mux14.IN763
conf_str[1294] => Mux7.IN763
conf_str[1294] => Mux15.IN763
conf_str[1295] => Mux8.IN763
conf_str[1295] => Mux16.IN763
conf_str[1296] => Mux1.IN755
conf_str[1296] => Mux9.IN755
conf_str[1297] => Mux2.IN755
conf_str[1297] => Mux10.IN755
conf_str[1298] => Mux3.IN755
conf_str[1298] => Mux11.IN755
conf_str[1299] => Mux4.IN755
conf_str[1299] => Mux12.IN755
conf_str[1300] => Mux5.IN755
conf_str[1300] => Mux13.IN755
conf_str[1301] => Mux6.IN755
conf_str[1301] => Mux14.IN755
conf_str[1302] => Mux7.IN755
conf_str[1302] => Mux15.IN755
conf_str[1303] => Mux8.IN755
conf_str[1303] => Mux16.IN755
conf_str[1304] => Mux1.IN747
conf_str[1304] => Mux9.IN747
conf_str[1305] => Mux2.IN747
conf_str[1305] => Mux10.IN747
conf_str[1306] => Mux3.IN747
conf_str[1306] => Mux11.IN747
conf_str[1307] => Mux4.IN747
conf_str[1307] => Mux12.IN747
conf_str[1308] => Mux5.IN747
conf_str[1308] => Mux13.IN747
conf_str[1309] => Mux6.IN747
conf_str[1309] => Mux14.IN747
conf_str[1310] => Mux7.IN747
conf_str[1310] => Mux15.IN747
conf_str[1311] => Mux8.IN747
conf_str[1311] => Mux16.IN747
conf_str[1312] => Mux1.IN739
conf_str[1312] => Mux9.IN739
conf_str[1313] => Mux2.IN739
conf_str[1313] => Mux10.IN739
conf_str[1314] => Mux3.IN739
conf_str[1314] => Mux11.IN739
conf_str[1315] => Mux4.IN739
conf_str[1315] => Mux12.IN739
conf_str[1316] => Mux5.IN739
conf_str[1316] => Mux13.IN739
conf_str[1317] => Mux6.IN739
conf_str[1317] => Mux14.IN739
conf_str[1318] => Mux7.IN739
conf_str[1318] => Mux15.IN739
conf_str[1319] => Mux8.IN739
conf_str[1319] => Mux16.IN739
conf_str[1320] => Mux1.IN731
conf_str[1320] => Mux9.IN731
conf_str[1321] => Mux2.IN731
conf_str[1321] => Mux10.IN731
conf_str[1322] => Mux3.IN731
conf_str[1322] => Mux11.IN731
conf_str[1323] => Mux4.IN731
conf_str[1323] => Mux12.IN731
conf_str[1324] => Mux5.IN731
conf_str[1324] => Mux13.IN731
conf_str[1325] => Mux6.IN731
conf_str[1325] => Mux14.IN731
conf_str[1326] => Mux7.IN731
conf_str[1326] => Mux15.IN731
conf_str[1327] => Mux8.IN731
conf_str[1327] => Mux16.IN731
conf_str[1328] => Mux1.IN723
conf_str[1328] => Mux9.IN723
conf_str[1329] => Mux2.IN723
conf_str[1329] => Mux10.IN723
conf_str[1330] => Mux3.IN723
conf_str[1330] => Mux11.IN723
conf_str[1331] => Mux4.IN723
conf_str[1331] => Mux12.IN723
conf_str[1332] => Mux5.IN723
conf_str[1332] => Mux13.IN723
conf_str[1333] => Mux6.IN723
conf_str[1333] => Mux14.IN723
conf_str[1334] => Mux7.IN723
conf_str[1334] => Mux15.IN723
conf_str[1335] => Mux8.IN723
conf_str[1335] => Mux16.IN723
conf_str[1336] => Mux1.IN715
conf_str[1336] => Mux9.IN715
conf_str[1337] => Mux2.IN715
conf_str[1337] => Mux10.IN715
conf_str[1338] => Mux3.IN715
conf_str[1338] => Mux11.IN715
conf_str[1339] => Mux4.IN715
conf_str[1339] => Mux12.IN715
conf_str[1340] => Mux5.IN715
conf_str[1340] => Mux13.IN715
conf_str[1341] => Mux6.IN715
conf_str[1341] => Mux14.IN715
conf_str[1342] => Mux7.IN715
conf_str[1342] => Mux15.IN715
conf_str[1343] => Mux8.IN715
conf_str[1343] => Mux16.IN715
conf_str[1344] => Mux1.IN707
conf_str[1344] => Mux9.IN707
conf_str[1345] => Mux2.IN707
conf_str[1345] => Mux10.IN707
conf_str[1346] => Mux3.IN707
conf_str[1346] => Mux11.IN707
conf_str[1347] => Mux4.IN707
conf_str[1347] => Mux12.IN707
conf_str[1348] => Mux5.IN707
conf_str[1348] => Mux13.IN707
conf_str[1349] => Mux6.IN707
conf_str[1349] => Mux14.IN707
conf_str[1350] => Mux7.IN707
conf_str[1350] => Mux15.IN707
conf_str[1351] => Mux8.IN707
conf_str[1351] => Mux16.IN707
conf_str[1352] => Mux1.IN699
conf_str[1352] => Mux9.IN699
conf_str[1353] => Mux2.IN699
conf_str[1353] => Mux10.IN699
conf_str[1354] => Mux3.IN699
conf_str[1354] => Mux11.IN699
conf_str[1355] => Mux4.IN699
conf_str[1355] => Mux12.IN699
conf_str[1356] => Mux5.IN699
conf_str[1356] => Mux13.IN699
conf_str[1357] => Mux6.IN699
conf_str[1357] => Mux14.IN699
conf_str[1358] => Mux7.IN699
conf_str[1358] => Mux15.IN699
conf_str[1359] => Mux8.IN699
conf_str[1359] => Mux16.IN699
conf_str[1360] => Mux1.IN691
conf_str[1360] => Mux9.IN691
conf_str[1361] => Mux2.IN691
conf_str[1361] => Mux10.IN691
conf_str[1362] => Mux3.IN691
conf_str[1362] => Mux11.IN691
conf_str[1363] => Mux4.IN691
conf_str[1363] => Mux12.IN691
conf_str[1364] => Mux5.IN691
conf_str[1364] => Mux13.IN691
conf_str[1365] => Mux6.IN691
conf_str[1365] => Mux14.IN691
conf_str[1366] => Mux7.IN691
conf_str[1366] => Mux15.IN691
conf_str[1367] => Mux8.IN691
conf_str[1367] => Mux16.IN691
conf_str[1368] => Mux1.IN683
conf_str[1368] => Mux9.IN683
conf_str[1369] => Mux2.IN683
conf_str[1369] => Mux10.IN683
conf_str[1370] => Mux3.IN683
conf_str[1370] => Mux11.IN683
conf_str[1371] => Mux4.IN683
conf_str[1371] => Mux12.IN683
conf_str[1372] => Mux5.IN683
conf_str[1372] => Mux13.IN683
conf_str[1373] => Mux6.IN683
conf_str[1373] => Mux14.IN683
conf_str[1374] => Mux7.IN683
conf_str[1374] => Mux15.IN683
conf_str[1375] => Mux8.IN683
conf_str[1375] => Mux16.IN683
conf_str[1376] => Mux1.IN675
conf_str[1376] => Mux9.IN675
conf_str[1377] => Mux2.IN675
conf_str[1377] => Mux10.IN675
conf_str[1378] => Mux3.IN675
conf_str[1378] => Mux11.IN675
conf_str[1379] => Mux4.IN675
conf_str[1379] => Mux12.IN675
conf_str[1380] => Mux5.IN675
conf_str[1380] => Mux13.IN675
conf_str[1381] => Mux6.IN675
conf_str[1381] => Mux14.IN675
conf_str[1382] => Mux7.IN675
conf_str[1382] => Mux15.IN675
conf_str[1383] => Mux8.IN675
conf_str[1383] => Mux16.IN675
conf_str[1384] => Mux1.IN667
conf_str[1384] => Mux9.IN667
conf_str[1385] => Mux2.IN667
conf_str[1385] => Mux10.IN667
conf_str[1386] => Mux3.IN667
conf_str[1386] => Mux11.IN667
conf_str[1387] => Mux4.IN667
conf_str[1387] => Mux12.IN667
conf_str[1388] => Mux5.IN667
conf_str[1388] => Mux13.IN667
conf_str[1389] => Mux6.IN667
conf_str[1389] => Mux14.IN667
conf_str[1390] => Mux7.IN667
conf_str[1390] => Mux15.IN667
conf_str[1391] => Mux8.IN667
conf_str[1391] => Mux16.IN667
conf_str[1392] => Mux1.IN659
conf_str[1392] => Mux9.IN659
conf_str[1393] => Mux2.IN659
conf_str[1393] => Mux10.IN659
conf_str[1394] => Mux3.IN659
conf_str[1394] => Mux11.IN659
conf_str[1395] => Mux4.IN659
conf_str[1395] => Mux12.IN659
conf_str[1396] => Mux5.IN659
conf_str[1396] => Mux13.IN659
conf_str[1397] => Mux6.IN659
conf_str[1397] => Mux14.IN659
conf_str[1398] => Mux7.IN659
conf_str[1398] => Mux15.IN659
conf_str[1399] => Mux8.IN659
conf_str[1399] => Mux16.IN659
conf_str[1400] => Mux1.IN651
conf_str[1400] => Mux9.IN651
conf_str[1401] => Mux2.IN651
conf_str[1401] => Mux10.IN651
conf_str[1402] => Mux3.IN651
conf_str[1402] => Mux11.IN651
conf_str[1403] => Mux4.IN651
conf_str[1403] => Mux12.IN651
conf_str[1404] => Mux5.IN651
conf_str[1404] => Mux13.IN651
conf_str[1405] => Mux6.IN651
conf_str[1405] => Mux14.IN651
conf_str[1406] => Mux7.IN651
conf_str[1406] => Mux15.IN651
conf_str[1407] => Mux8.IN651
conf_str[1407] => Mux16.IN651
conf_str[1408] => Mux1.IN643
conf_str[1408] => Mux9.IN643
conf_str[1409] => Mux2.IN643
conf_str[1409] => Mux10.IN643
conf_str[1410] => Mux3.IN643
conf_str[1410] => Mux11.IN643
conf_str[1411] => Mux4.IN643
conf_str[1411] => Mux12.IN643
conf_str[1412] => Mux5.IN643
conf_str[1412] => Mux13.IN643
conf_str[1413] => Mux6.IN643
conf_str[1413] => Mux14.IN643
conf_str[1414] => Mux7.IN643
conf_str[1414] => Mux15.IN643
conf_str[1415] => Mux8.IN643
conf_str[1415] => Mux16.IN643
conf_str[1416] => Mux1.IN635
conf_str[1416] => Mux9.IN635
conf_str[1417] => Mux2.IN635
conf_str[1417] => Mux10.IN635
conf_str[1418] => Mux3.IN635
conf_str[1418] => Mux11.IN635
conf_str[1419] => Mux4.IN635
conf_str[1419] => Mux12.IN635
conf_str[1420] => Mux5.IN635
conf_str[1420] => Mux13.IN635
conf_str[1421] => Mux6.IN635
conf_str[1421] => Mux14.IN635
conf_str[1422] => Mux7.IN635
conf_str[1422] => Mux15.IN635
conf_str[1423] => Mux8.IN635
conf_str[1423] => Mux16.IN635
conf_str[1424] => Mux1.IN627
conf_str[1424] => Mux9.IN627
conf_str[1425] => Mux2.IN627
conf_str[1425] => Mux10.IN627
conf_str[1426] => Mux3.IN627
conf_str[1426] => Mux11.IN627
conf_str[1427] => Mux4.IN627
conf_str[1427] => Mux12.IN627
conf_str[1428] => Mux5.IN627
conf_str[1428] => Mux13.IN627
conf_str[1429] => Mux6.IN627
conf_str[1429] => Mux14.IN627
conf_str[1430] => Mux7.IN627
conf_str[1430] => Mux15.IN627
conf_str[1431] => Mux8.IN627
conf_str[1431] => Mux16.IN627
conf_str[1432] => Mux1.IN619
conf_str[1432] => Mux9.IN619
conf_str[1433] => Mux2.IN619
conf_str[1433] => Mux10.IN619
conf_str[1434] => Mux3.IN619
conf_str[1434] => Mux11.IN619
conf_str[1435] => Mux4.IN619
conf_str[1435] => Mux12.IN619
conf_str[1436] => Mux5.IN619
conf_str[1436] => Mux13.IN619
conf_str[1437] => Mux6.IN619
conf_str[1437] => Mux14.IN619
conf_str[1438] => Mux7.IN619
conf_str[1438] => Mux15.IN619
conf_str[1439] => Mux8.IN619
conf_str[1439] => Mux16.IN619
conf_str[1440] => Mux1.IN611
conf_str[1440] => Mux9.IN611
conf_str[1441] => Mux2.IN611
conf_str[1441] => Mux10.IN611
conf_str[1442] => Mux3.IN611
conf_str[1442] => Mux11.IN611
conf_str[1443] => Mux4.IN611
conf_str[1443] => Mux12.IN611
conf_str[1444] => Mux5.IN611
conf_str[1444] => Mux13.IN611
conf_str[1445] => Mux6.IN611
conf_str[1445] => Mux14.IN611
conf_str[1446] => Mux7.IN611
conf_str[1446] => Mux15.IN611
conf_str[1447] => Mux8.IN611
conf_str[1447] => Mux16.IN611
conf_str[1448] => Mux1.IN603
conf_str[1448] => Mux9.IN603
conf_str[1449] => Mux2.IN603
conf_str[1449] => Mux10.IN603
conf_str[1450] => Mux3.IN603
conf_str[1450] => Mux11.IN603
conf_str[1451] => Mux4.IN603
conf_str[1451] => Mux12.IN603
conf_str[1452] => Mux5.IN603
conf_str[1452] => Mux13.IN603
conf_str[1453] => Mux6.IN603
conf_str[1453] => Mux14.IN603
conf_str[1454] => Mux7.IN603
conf_str[1454] => Mux15.IN603
conf_str[1455] => Mux8.IN603
conf_str[1455] => Mux16.IN603
conf_str[1456] => Mux1.IN595
conf_str[1456] => Mux9.IN595
conf_str[1457] => Mux2.IN595
conf_str[1457] => Mux10.IN595
conf_str[1458] => Mux3.IN595
conf_str[1458] => Mux11.IN595
conf_str[1459] => Mux4.IN595
conf_str[1459] => Mux12.IN595
conf_str[1460] => Mux5.IN595
conf_str[1460] => Mux13.IN595
conf_str[1461] => Mux6.IN595
conf_str[1461] => Mux14.IN595
conf_str[1462] => Mux7.IN595
conf_str[1462] => Mux15.IN595
conf_str[1463] => Mux8.IN595
conf_str[1463] => Mux16.IN595
conf_str[1464] => Mux1.IN587
conf_str[1464] => Mux9.IN587
conf_str[1465] => Mux2.IN587
conf_str[1465] => Mux10.IN587
conf_str[1466] => Mux3.IN587
conf_str[1466] => Mux11.IN587
conf_str[1467] => Mux4.IN587
conf_str[1467] => Mux12.IN587
conf_str[1468] => Mux5.IN587
conf_str[1468] => Mux13.IN587
conf_str[1469] => Mux6.IN587
conf_str[1469] => Mux14.IN587
conf_str[1470] => Mux7.IN587
conf_str[1470] => Mux15.IN587
conf_str[1471] => Mux8.IN587
conf_str[1471] => Mux16.IN587
conf_str[1472] => Mux1.IN579
conf_str[1472] => Mux9.IN579
conf_str[1473] => Mux2.IN579
conf_str[1473] => Mux10.IN579
conf_str[1474] => Mux3.IN579
conf_str[1474] => Mux11.IN579
conf_str[1475] => Mux4.IN579
conf_str[1475] => Mux12.IN579
conf_str[1476] => Mux5.IN579
conf_str[1476] => Mux13.IN579
conf_str[1477] => Mux6.IN579
conf_str[1477] => Mux14.IN579
conf_str[1478] => Mux7.IN579
conf_str[1478] => Mux15.IN579
conf_str[1479] => Mux8.IN579
conf_str[1479] => Mux16.IN579
conf_str[1480] => Mux1.IN571
conf_str[1480] => Mux9.IN571
conf_str[1481] => Mux2.IN571
conf_str[1481] => Mux10.IN571
conf_str[1482] => Mux3.IN571
conf_str[1482] => Mux11.IN571
conf_str[1483] => Mux4.IN571
conf_str[1483] => Mux12.IN571
conf_str[1484] => Mux5.IN571
conf_str[1484] => Mux13.IN571
conf_str[1485] => Mux6.IN571
conf_str[1485] => Mux14.IN571
conf_str[1486] => Mux7.IN571
conf_str[1486] => Mux15.IN571
conf_str[1487] => Mux8.IN571
conf_str[1487] => Mux16.IN571
conf_str[1488] => Mux1.IN563
conf_str[1488] => Mux9.IN563
conf_str[1489] => Mux2.IN563
conf_str[1489] => Mux10.IN563
conf_str[1490] => Mux3.IN563
conf_str[1490] => Mux11.IN563
conf_str[1491] => Mux4.IN563
conf_str[1491] => Mux12.IN563
conf_str[1492] => Mux5.IN563
conf_str[1492] => Mux13.IN563
conf_str[1493] => Mux6.IN563
conf_str[1493] => Mux14.IN563
conf_str[1494] => Mux7.IN563
conf_str[1494] => Mux15.IN563
conf_str[1495] => Mux8.IN563
conf_str[1495] => Mux16.IN563
conf_str[1496] => Mux1.IN555
conf_str[1496] => Mux9.IN555
conf_str[1497] => Mux2.IN555
conf_str[1497] => Mux10.IN555
conf_str[1498] => Mux3.IN555
conf_str[1498] => Mux11.IN555
conf_str[1499] => Mux4.IN555
conf_str[1499] => Mux12.IN555
conf_str[1500] => Mux5.IN555
conf_str[1500] => Mux13.IN555
conf_str[1501] => Mux6.IN555
conf_str[1501] => Mux14.IN555
conf_str[1502] => Mux7.IN555
conf_str[1502] => Mux15.IN555
conf_str[1503] => Mux8.IN555
conf_str[1503] => Mux16.IN555
conf_str[1504] => Mux1.IN547
conf_str[1504] => Mux9.IN547
conf_str[1505] => Mux2.IN547
conf_str[1505] => Mux10.IN547
conf_str[1506] => Mux3.IN547
conf_str[1506] => Mux11.IN547
conf_str[1507] => Mux4.IN547
conf_str[1507] => Mux12.IN547
conf_str[1508] => Mux5.IN547
conf_str[1508] => Mux13.IN547
conf_str[1509] => Mux6.IN547
conf_str[1509] => Mux14.IN547
conf_str[1510] => Mux7.IN547
conf_str[1510] => Mux15.IN547
conf_str[1511] => Mux8.IN547
conf_str[1511] => Mux16.IN547
conf_str[1512] => Mux1.IN539
conf_str[1512] => Mux9.IN539
conf_str[1513] => Mux2.IN539
conf_str[1513] => Mux10.IN539
conf_str[1514] => Mux3.IN539
conf_str[1514] => Mux11.IN539
conf_str[1515] => Mux4.IN539
conf_str[1515] => Mux12.IN539
conf_str[1516] => Mux5.IN539
conf_str[1516] => Mux13.IN539
conf_str[1517] => Mux6.IN539
conf_str[1517] => Mux14.IN539
conf_str[1518] => Mux7.IN539
conf_str[1518] => Mux15.IN539
conf_str[1519] => Mux8.IN539
conf_str[1519] => Mux16.IN539
conf_str[1520] => Mux1.IN531
conf_str[1520] => Mux9.IN531
conf_str[1521] => Mux2.IN531
conf_str[1521] => Mux10.IN531
conf_str[1522] => Mux3.IN531
conf_str[1522] => Mux11.IN531
conf_str[1523] => Mux4.IN531
conf_str[1523] => Mux12.IN531
conf_str[1524] => Mux5.IN531
conf_str[1524] => Mux13.IN531
conf_str[1525] => Mux6.IN531
conf_str[1525] => Mux14.IN531
conf_str[1526] => Mux7.IN531
conf_str[1526] => Mux15.IN531
conf_str[1527] => Mux8.IN531
conf_str[1527] => Mux16.IN531
conf_str[1528] => Mux1.IN523
conf_str[1528] => Mux9.IN523
conf_str[1529] => Mux2.IN523
conf_str[1529] => Mux10.IN523
conf_str[1530] => Mux3.IN523
conf_str[1530] => Mux11.IN523
conf_str[1531] => Mux4.IN523
conf_str[1531] => Mux12.IN523
conf_str[1532] => Mux5.IN523
conf_str[1532] => Mux13.IN523
conf_str[1533] => Mux6.IN523
conf_str[1533] => Mux14.IN523
conf_str[1534] => Mux7.IN523
conf_str[1534] => Mux15.IN523
conf_str[1535] => Mux8.IN523
conf_str[1535] => Mux16.IN523
conf_str[1536] => Mux1.IN515
conf_str[1536] => Mux9.IN515
conf_str[1537] => Mux2.IN515
conf_str[1537] => Mux10.IN515
conf_str[1538] => Mux3.IN515
conf_str[1538] => Mux11.IN515
conf_str[1539] => Mux4.IN515
conf_str[1539] => Mux12.IN515
conf_str[1540] => Mux5.IN515
conf_str[1540] => Mux13.IN515
conf_str[1541] => Mux6.IN515
conf_str[1541] => Mux14.IN515
conf_str[1542] => Mux7.IN515
conf_str[1542] => Mux15.IN515
conf_str[1543] => Mux8.IN515
conf_str[1543] => Mux16.IN515
conf_str[1544] => Mux1.IN507
conf_str[1544] => Mux9.IN507
conf_str[1545] => Mux2.IN507
conf_str[1545] => Mux10.IN507
conf_str[1546] => Mux3.IN507
conf_str[1546] => Mux11.IN507
conf_str[1547] => Mux4.IN507
conf_str[1547] => Mux12.IN507
conf_str[1548] => Mux5.IN507
conf_str[1548] => Mux13.IN507
conf_str[1549] => Mux6.IN507
conf_str[1549] => Mux14.IN507
conf_str[1550] => Mux7.IN507
conf_str[1550] => Mux15.IN507
conf_str[1551] => Mux8.IN507
conf_str[1551] => Mux16.IN507
conf_str[1552] => Mux1.IN499
conf_str[1552] => Mux9.IN499
conf_str[1553] => Mux2.IN499
conf_str[1553] => Mux10.IN499
conf_str[1554] => Mux3.IN499
conf_str[1554] => Mux11.IN499
conf_str[1555] => Mux4.IN499
conf_str[1555] => Mux12.IN499
conf_str[1556] => Mux5.IN499
conf_str[1556] => Mux13.IN499
conf_str[1557] => Mux6.IN499
conf_str[1557] => Mux14.IN499
conf_str[1558] => Mux7.IN499
conf_str[1558] => Mux15.IN499
conf_str[1559] => Mux8.IN499
conf_str[1559] => Mux16.IN499
conf_str[1560] => Mux1.IN491
conf_str[1560] => Mux9.IN491
conf_str[1561] => Mux2.IN491
conf_str[1561] => Mux10.IN491
conf_str[1562] => Mux3.IN491
conf_str[1562] => Mux11.IN491
conf_str[1563] => Mux4.IN491
conf_str[1563] => Mux12.IN491
conf_str[1564] => Mux5.IN491
conf_str[1564] => Mux13.IN491
conf_str[1565] => Mux6.IN491
conf_str[1565] => Mux14.IN491
conf_str[1566] => Mux7.IN491
conf_str[1566] => Mux15.IN491
conf_str[1567] => Mux8.IN491
conf_str[1567] => Mux16.IN491
conf_str[1568] => Mux1.IN483
conf_str[1568] => Mux9.IN483
conf_str[1569] => Mux2.IN483
conf_str[1569] => Mux10.IN483
conf_str[1570] => Mux3.IN483
conf_str[1570] => Mux11.IN483
conf_str[1571] => Mux4.IN483
conf_str[1571] => Mux12.IN483
conf_str[1572] => Mux5.IN483
conf_str[1572] => Mux13.IN483
conf_str[1573] => Mux6.IN483
conf_str[1573] => Mux14.IN483
conf_str[1574] => Mux7.IN483
conf_str[1574] => Mux15.IN483
conf_str[1575] => Mux8.IN483
conf_str[1575] => Mux16.IN483
conf_str[1576] => Mux1.IN475
conf_str[1576] => Mux9.IN475
conf_str[1577] => Mux2.IN475
conf_str[1577] => Mux10.IN475
conf_str[1578] => Mux3.IN475
conf_str[1578] => Mux11.IN475
conf_str[1579] => Mux4.IN475
conf_str[1579] => Mux12.IN475
conf_str[1580] => Mux5.IN475
conf_str[1580] => Mux13.IN475
conf_str[1581] => Mux6.IN475
conf_str[1581] => Mux14.IN475
conf_str[1582] => Mux7.IN475
conf_str[1582] => Mux15.IN475
conf_str[1583] => Mux8.IN475
conf_str[1583] => Mux16.IN475
conf_str[1584] => Mux1.IN467
conf_str[1584] => Mux9.IN467
conf_str[1585] => Mux2.IN467
conf_str[1585] => Mux10.IN467
conf_str[1586] => Mux3.IN467
conf_str[1586] => Mux11.IN467
conf_str[1587] => Mux4.IN467
conf_str[1587] => Mux12.IN467
conf_str[1588] => Mux5.IN467
conf_str[1588] => Mux13.IN467
conf_str[1589] => Mux6.IN467
conf_str[1589] => Mux14.IN467
conf_str[1590] => Mux7.IN467
conf_str[1590] => Mux15.IN467
conf_str[1591] => Mux8.IN467
conf_str[1591] => Mux16.IN467
conf_str[1592] => Mux1.IN459
conf_str[1592] => Mux9.IN459
conf_str[1593] => Mux2.IN459
conf_str[1593] => Mux10.IN459
conf_str[1594] => Mux3.IN459
conf_str[1594] => Mux11.IN459
conf_str[1595] => Mux4.IN459
conf_str[1595] => Mux12.IN459
conf_str[1596] => Mux5.IN459
conf_str[1596] => Mux13.IN459
conf_str[1597] => Mux6.IN459
conf_str[1597] => Mux14.IN459
conf_str[1598] => Mux7.IN459
conf_str[1598] => Mux15.IN459
conf_str[1599] => Mux8.IN459
conf_str[1599] => Mux16.IN459
conf_str[1600] => Mux1.IN451
conf_str[1600] => Mux9.IN451
conf_str[1601] => Mux2.IN451
conf_str[1601] => Mux10.IN451
conf_str[1602] => Mux3.IN451
conf_str[1602] => Mux11.IN451
conf_str[1603] => Mux4.IN451
conf_str[1603] => Mux12.IN451
conf_str[1604] => Mux5.IN451
conf_str[1604] => Mux13.IN451
conf_str[1605] => Mux6.IN451
conf_str[1605] => Mux14.IN451
conf_str[1606] => Mux7.IN451
conf_str[1606] => Mux15.IN451
conf_str[1607] => Mux8.IN451
conf_str[1607] => Mux16.IN451
conf_str[1608] => Mux1.IN443
conf_str[1608] => Mux9.IN443
conf_str[1609] => Mux2.IN443
conf_str[1609] => Mux10.IN443
conf_str[1610] => Mux3.IN443
conf_str[1610] => Mux11.IN443
conf_str[1611] => Mux4.IN443
conf_str[1611] => Mux12.IN443
conf_str[1612] => Mux5.IN443
conf_str[1612] => Mux13.IN443
conf_str[1613] => Mux6.IN443
conf_str[1613] => Mux14.IN443
conf_str[1614] => Mux7.IN443
conf_str[1614] => Mux15.IN443
conf_str[1615] => Mux8.IN443
conf_str[1615] => Mux16.IN443
conf_str[1616] => Mux1.IN435
conf_str[1616] => Mux9.IN435
conf_str[1617] => Mux2.IN435
conf_str[1617] => Mux10.IN435
conf_str[1618] => Mux3.IN435
conf_str[1618] => Mux11.IN435
conf_str[1619] => Mux4.IN435
conf_str[1619] => Mux12.IN435
conf_str[1620] => Mux5.IN435
conf_str[1620] => Mux13.IN435
conf_str[1621] => Mux6.IN435
conf_str[1621] => Mux14.IN435
conf_str[1622] => Mux7.IN435
conf_str[1622] => Mux15.IN435
conf_str[1623] => Mux8.IN435
conf_str[1623] => Mux16.IN435
conf_str[1624] => Mux1.IN427
conf_str[1624] => Mux9.IN427
conf_str[1625] => Mux2.IN427
conf_str[1625] => Mux10.IN427
conf_str[1626] => Mux3.IN427
conf_str[1626] => Mux11.IN427
conf_str[1627] => Mux4.IN427
conf_str[1627] => Mux12.IN427
conf_str[1628] => Mux5.IN427
conf_str[1628] => Mux13.IN427
conf_str[1629] => Mux6.IN427
conf_str[1629] => Mux14.IN427
conf_str[1630] => Mux7.IN427
conf_str[1630] => Mux15.IN427
conf_str[1631] => Mux8.IN427
conf_str[1631] => Mux16.IN427
conf_str[1632] => Mux1.IN419
conf_str[1632] => Mux9.IN419
conf_str[1633] => Mux2.IN419
conf_str[1633] => Mux10.IN419
conf_str[1634] => Mux3.IN419
conf_str[1634] => Mux11.IN419
conf_str[1635] => Mux4.IN419
conf_str[1635] => Mux12.IN419
conf_str[1636] => Mux5.IN419
conf_str[1636] => Mux13.IN419
conf_str[1637] => Mux6.IN419
conf_str[1637] => Mux14.IN419
conf_str[1638] => Mux7.IN419
conf_str[1638] => Mux15.IN419
conf_str[1639] => Mux8.IN419
conf_str[1639] => Mux16.IN419
conf_str[1640] => Mux1.IN411
conf_str[1640] => Mux9.IN411
conf_str[1641] => Mux2.IN411
conf_str[1641] => Mux10.IN411
conf_str[1642] => Mux3.IN411
conf_str[1642] => Mux11.IN411
conf_str[1643] => Mux4.IN411
conf_str[1643] => Mux12.IN411
conf_str[1644] => Mux5.IN411
conf_str[1644] => Mux13.IN411
conf_str[1645] => Mux6.IN411
conf_str[1645] => Mux14.IN411
conf_str[1646] => Mux7.IN411
conf_str[1646] => Mux15.IN411
conf_str[1647] => Mux8.IN411
conf_str[1647] => Mux16.IN411
conf_str[1648] => Mux1.IN403
conf_str[1648] => Mux9.IN403
conf_str[1649] => Mux2.IN403
conf_str[1649] => Mux10.IN403
conf_str[1650] => Mux3.IN403
conf_str[1650] => Mux11.IN403
conf_str[1651] => Mux4.IN403
conf_str[1651] => Mux12.IN403
conf_str[1652] => Mux5.IN403
conf_str[1652] => Mux13.IN403
conf_str[1653] => Mux6.IN403
conf_str[1653] => Mux14.IN403
conf_str[1654] => Mux7.IN403
conf_str[1654] => Mux15.IN403
conf_str[1655] => Mux8.IN403
conf_str[1655] => Mux16.IN403
conf_str[1656] => Mux1.IN395
conf_str[1656] => Mux9.IN395
conf_str[1657] => Mux2.IN395
conf_str[1657] => Mux10.IN395
conf_str[1658] => Mux3.IN395
conf_str[1658] => Mux11.IN395
conf_str[1659] => Mux4.IN395
conf_str[1659] => Mux12.IN395
conf_str[1660] => Mux5.IN395
conf_str[1660] => Mux13.IN395
conf_str[1661] => Mux6.IN395
conf_str[1661] => Mux14.IN395
conf_str[1662] => Mux7.IN395
conf_str[1662] => Mux15.IN395
conf_str[1663] => Mux8.IN395
conf_str[1663] => Mux16.IN395
conf_str[1664] => Mux1.IN387
conf_str[1664] => Mux9.IN387
conf_str[1665] => Mux2.IN387
conf_str[1665] => Mux10.IN387
conf_str[1666] => Mux3.IN387
conf_str[1666] => Mux11.IN387
conf_str[1667] => Mux4.IN387
conf_str[1667] => Mux12.IN387
conf_str[1668] => Mux5.IN387
conf_str[1668] => Mux13.IN387
conf_str[1669] => Mux6.IN387
conf_str[1669] => Mux14.IN387
conf_str[1670] => Mux7.IN387
conf_str[1670] => Mux15.IN387
conf_str[1671] => Mux8.IN387
conf_str[1671] => Mux16.IN387
conf_str[1672] => Mux1.IN379
conf_str[1672] => Mux9.IN379
conf_str[1673] => Mux2.IN379
conf_str[1673] => Mux10.IN379
conf_str[1674] => Mux3.IN379
conf_str[1674] => Mux11.IN379
conf_str[1675] => Mux4.IN379
conf_str[1675] => Mux12.IN379
conf_str[1676] => Mux5.IN379
conf_str[1676] => Mux13.IN379
conf_str[1677] => Mux6.IN379
conf_str[1677] => Mux14.IN379
conf_str[1678] => Mux7.IN379
conf_str[1678] => Mux15.IN379
conf_str[1679] => Mux8.IN379
conf_str[1679] => Mux16.IN379
conf_str[1680] => Mux1.IN371
conf_str[1680] => Mux9.IN371
conf_str[1681] => Mux2.IN371
conf_str[1681] => Mux10.IN371
conf_str[1682] => Mux3.IN371
conf_str[1682] => Mux11.IN371
conf_str[1683] => Mux4.IN371
conf_str[1683] => Mux12.IN371
conf_str[1684] => Mux5.IN371
conf_str[1684] => Mux13.IN371
conf_str[1685] => Mux6.IN371
conf_str[1685] => Mux14.IN371
conf_str[1686] => Mux7.IN371
conf_str[1686] => Mux15.IN371
conf_str[1687] => Mux8.IN371
conf_str[1687] => Mux16.IN371
conf_str[1688] => Mux1.IN363
conf_str[1688] => Mux9.IN363
conf_str[1689] => Mux2.IN363
conf_str[1689] => Mux10.IN363
conf_str[1690] => Mux3.IN363
conf_str[1690] => Mux11.IN363
conf_str[1691] => Mux4.IN363
conf_str[1691] => Mux12.IN363
conf_str[1692] => Mux5.IN363
conf_str[1692] => Mux13.IN363
conf_str[1693] => Mux6.IN363
conf_str[1693] => Mux14.IN363
conf_str[1694] => Mux7.IN363
conf_str[1694] => Mux15.IN363
conf_str[1695] => Mux8.IN363
conf_str[1695] => Mux16.IN363
conf_str[1696] => Mux1.IN355
conf_str[1696] => Mux9.IN355
conf_str[1697] => Mux2.IN355
conf_str[1697] => Mux10.IN355
conf_str[1698] => Mux3.IN355
conf_str[1698] => Mux11.IN355
conf_str[1699] => Mux4.IN355
conf_str[1699] => Mux12.IN355
conf_str[1700] => Mux5.IN355
conf_str[1700] => Mux13.IN355
conf_str[1701] => Mux6.IN355
conf_str[1701] => Mux14.IN355
conf_str[1702] => Mux7.IN355
conf_str[1702] => Mux15.IN355
conf_str[1703] => Mux8.IN355
conf_str[1703] => Mux16.IN355
conf_str[1704] => Mux1.IN347
conf_str[1704] => Mux9.IN347
conf_str[1705] => Mux2.IN347
conf_str[1705] => Mux10.IN347
conf_str[1706] => Mux3.IN347
conf_str[1706] => Mux11.IN347
conf_str[1707] => Mux4.IN347
conf_str[1707] => Mux12.IN347
conf_str[1708] => Mux5.IN347
conf_str[1708] => Mux13.IN347
conf_str[1709] => Mux6.IN347
conf_str[1709] => Mux14.IN347
conf_str[1710] => Mux7.IN347
conf_str[1710] => Mux15.IN347
conf_str[1711] => Mux8.IN347
conf_str[1711] => Mux16.IN347
conf_str[1712] => Mux1.IN339
conf_str[1712] => Mux9.IN339
conf_str[1713] => Mux2.IN339
conf_str[1713] => Mux10.IN339
conf_str[1714] => Mux3.IN339
conf_str[1714] => Mux11.IN339
conf_str[1715] => Mux4.IN339
conf_str[1715] => Mux12.IN339
conf_str[1716] => Mux5.IN339
conf_str[1716] => Mux13.IN339
conf_str[1717] => Mux6.IN339
conf_str[1717] => Mux14.IN339
conf_str[1718] => Mux7.IN339
conf_str[1718] => Mux15.IN339
conf_str[1719] => Mux8.IN339
conf_str[1719] => Mux16.IN339
conf_str[1720] => Mux1.IN331
conf_str[1720] => Mux9.IN331
conf_str[1721] => Mux2.IN331
conf_str[1721] => Mux10.IN331
conf_str[1722] => Mux3.IN331
conf_str[1722] => Mux11.IN331
conf_str[1723] => Mux4.IN331
conf_str[1723] => Mux12.IN331
conf_str[1724] => Mux5.IN331
conf_str[1724] => Mux13.IN331
conf_str[1725] => Mux6.IN331
conf_str[1725] => Mux14.IN331
conf_str[1726] => Mux7.IN331
conf_str[1726] => Mux15.IN331
conf_str[1727] => Mux8.IN331
conf_str[1727] => Mux16.IN331
conf_str[1728] => Mux1.IN323
conf_str[1728] => Mux9.IN323
conf_str[1729] => Mux2.IN323
conf_str[1729] => Mux10.IN323
conf_str[1730] => Mux3.IN323
conf_str[1730] => Mux11.IN323
conf_str[1731] => Mux4.IN323
conf_str[1731] => Mux12.IN323
conf_str[1732] => Mux5.IN323
conf_str[1732] => Mux13.IN323
conf_str[1733] => Mux6.IN323
conf_str[1733] => Mux14.IN323
conf_str[1734] => Mux7.IN323
conf_str[1734] => Mux15.IN323
conf_str[1735] => Mux8.IN323
conf_str[1735] => Mux16.IN323
conf_str[1736] => Mux1.IN315
conf_str[1736] => Mux9.IN315
conf_str[1737] => Mux2.IN315
conf_str[1737] => Mux10.IN315
conf_str[1738] => Mux3.IN315
conf_str[1738] => Mux11.IN315
conf_str[1739] => Mux4.IN315
conf_str[1739] => Mux12.IN315
conf_str[1740] => Mux5.IN315
conf_str[1740] => Mux13.IN315
conf_str[1741] => Mux6.IN315
conf_str[1741] => Mux14.IN315
conf_str[1742] => Mux7.IN315
conf_str[1742] => Mux15.IN315
conf_str[1743] => Mux8.IN315
conf_str[1743] => Mux16.IN315
conf_str[1744] => Mux1.IN307
conf_str[1744] => Mux9.IN307
conf_str[1745] => Mux2.IN307
conf_str[1745] => Mux10.IN307
conf_str[1746] => Mux3.IN307
conf_str[1746] => Mux11.IN307
conf_str[1747] => Mux4.IN307
conf_str[1747] => Mux12.IN307
conf_str[1748] => Mux5.IN307
conf_str[1748] => Mux13.IN307
conf_str[1749] => Mux6.IN307
conf_str[1749] => Mux14.IN307
conf_str[1750] => Mux7.IN307
conf_str[1750] => Mux15.IN307
conf_str[1751] => Mux8.IN307
conf_str[1751] => Mux16.IN307
conf_str[1752] => Mux1.IN299
conf_str[1752] => Mux9.IN299
conf_str[1753] => Mux2.IN299
conf_str[1753] => Mux10.IN299
conf_str[1754] => Mux3.IN299
conf_str[1754] => Mux11.IN299
conf_str[1755] => Mux4.IN299
conf_str[1755] => Mux12.IN299
conf_str[1756] => Mux5.IN299
conf_str[1756] => Mux13.IN299
conf_str[1757] => Mux6.IN299
conf_str[1757] => Mux14.IN299
conf_str[1758] => Mux7.IN299
conf_str[1758] => Mux15.IN299
conf_str[1759] => Mux8.IN299
conf_str[1759] => Mux16.IN299
conf_str[1760] => Mux1.IN291
conf_str[1760] => Mux9.IN291
conf_str[1761] => Mux2.IN291
conf_str[1761] => Mux10.IN291
conf_str[1762] => Mux3.IN291
conf_str[1762] => Mux11.IN291
conf_str[1763] => Mux4.IN291
conf_str[1763] => Mux12.IN291
conf_str[1764] => Mux5.IN291
conf_str[1764] => Mux13.IN291
conf_str[1765] => Mux6.IN291
conf_str[1765] => Mux14.IN291
conf_str[1766] => Mux7.IN291
conf_str[1766] => Mux15.IN291
conf_str[1767] => Mux8.IN291
conf_str[1767] => Mux16.IN291
conf_str[1768] => Mux1.IN283
conf_str[1768] => Mux9.IN283
conf_str[1769] => Mux2.IN283
conf_str[1769] => Mux10.IN283
conf_str[1770] => Mux3.IN283
conf_str[1770] => Mux11.IN283
conf_str[1771] => Mux4.IN283
conf_str[1771] => Mux12.IN283
conf_str[1772] => Mux5.IN283
conf_str[1772] => Mux13.IN283
conf_str[1773] => Mux6.IN283
conf_str[1773] => Mux14.IN283
conf_str[1774] => Mux7.IN283
conf_str[1774] => Mux15.IN283
conf_str[1775] => Mux8.IN283
conf_str[1775] => Mux16.IN283
conf_str[1776] => Mux1.IN275
conf_str[1776] => Mux9.IN275
conf_str[1777] => Mux2.IN275
conf_str[1777] => Mux10.IN275
conf_str[1778] => Mux3.IN275
conf_str[1778] => Mux11.IN275
conf_str[1779] => Mux4.IN275
conf_str[1779] => Mux12.IN275
conf_str[1780] => Mux5.IN275
conf_str[1780] => Mux13.IN275
conf_str[1781] => Mux6.IN275
conf_str[1781] => Mux14.IN275
conf_str[1782] => Mux7.IN275
conf_str[1782] => Mux15.IN275
conf_str[1783] => Mux8.IN275
conf_str[1783] => Mux16.IN275
conf_str[1784] => Mux1.IN267
conf_str[1784] => Mux9.IN267
conf_str[1785] => Mux2.IN267
conf_str[1785] => Mux10.IN267
conf_str[1786] => Mux3.IN267
conf_str[1786] => Mux11.IN267
conf_str[1787] => Mux4.IN267
conf_str[1787] => Mux12.IN267
conf_str[1788] => Mux5.IN267
conf_str[1788] => Mux13.IN267
conf_str[1789] => Mux6.IN267
conf_str[1789] => Mux14.IN267
conf_str[1790] => Mux7.IN267
conf_str[1790] => Mux15.IN267
conf_str[1791] => Mux8.IN267
conf_str[1791] => Mux16.IN267
conf_str[1792] => Mux1.IN259
conf_str[1792] => Mux9.IN259
conf_str[1793] => Mux2.IN259
conf_str[1793] => Mux10.IN259
conf_str[1794] => Mux3.IN259
conf_str[1794] => Mux11.IN259
conf_str[1795] => Mux4.IN259
conf_str[1795] => Mux12.IN259
conf_str[1796] => Mux5.IN259
conf_str[1796] => Mux13.IN259
conf_str[1797] => Mux6.IN259
conf_str[1797] => Mux14.IN259
conf_str[1798] => Mux7.IN259
conf_str[1798] => Mux15.IN259
conf_str[1799] => Mux8.IN259
conf_str[1799] => Mux16.IN259
conf_str[1800] => Mux1.IN251
conf_str[1800] => Mux9.IN251
conf_str[1801] => Mux2.IN251
conf_str[1801] => Mux10.IN251
conf_str[1802] => Mux3.IN251
conf_str[1802] => Mux11.IN251
conf_str[1803] => Mux4.IN251
conf_str[1803] => Mux12.IN251
conf_str[1804] => Mux5.IN251
conf_str[1804] => Mux13.IN251
conf_str[1805] => Mux6.IN251
conf_str[1805] => Mux14.IN251
conf_str[1806] => Mux7.IN251
conf_str[1806] => Mux15.IN251
conf_str[1807] => Mux8.IN251
conf_str[1807] => Mux16.IN251
conf_str[1808] => Mux1.IN243
conf_str[1808] => Mux9.IN243
conf_str[1809] => Mux2.IN243
conf_str[1809] => Mux10.IN243
conf_str[1810] => Mux3.IN243
conf_str[1810] => Mux11.IN243
conf_str[1811] => Mux4.IN243
conf_str[1811] => Mux12.IN243
conf_str[1812] => Mux5.IN243
conf_str[1812] => Mux13.IN243
conf_str[1813] => Mux6.IN243
conf_str[1813] => Mux14.IN243
conf_str[1814] => Mux7.IN243
conf_str[1814] => Mux15.IN243
conf_str[1815] => Mux8.IN243
conf_str[1815] => Mux16.IN243
conf_str[1816] => Mux1.IN235
conf_str[1816] => Mux9.IN235
conf_str[1817] => Mux2.IN235
conf_str[1817] => Mux10.IN235
conf_str[1818] => Mux3.IN235
conf_str[1818] => Mux11.IN235
conf_str[1819] => Mux4.IN235
conf_str[1819] => Mux12.IN235
conf_str[1820] => Mux5.IN235
conf_str[1820] => Mux13.IN235
conf_str[1821] => Mux6.IN235
conf_str[1821] => Mux14.IN235
conf_str[1822] => Mux7.IN235
conf_str[1822] => Mux15.IN235
conf_str[1823] => Mux8.IN235
conf_str[1823] => Mux16.IN235
conf_str[1824] => Mux1.IN227
conf_str[1824] => Mux9.IN227
conf_str[1825] => Mux2.IN227
conf_str[1825] => Mux10.IN227
conf_str[1826] => Mux3.IN227
conf_str[1826] => Mux11.IN227
conf_str[1827] => Mux4.IN227
conf_str[1827] => Mux12.IN227
conf_str[1828] => Mux5.IN227
conf_str[1828] => Mux13.IN227
conf_str[1829] => Mux6.IN227
conf_str[1829] => Mux14.IN227
conf_str[1830] => Mux7.IN227
conf_str[1830] => Mux15.IN227
conf_str[1831] => Mux8.IN227
conf_str[1831] => Mux16.IN227
conf_str[1832] => Mux1.IN219
conf_str[1832] => Mux9.IN219
conf_str[1833] => Mux2.IN219
conf_str[1833] => Mux10.IN219
conf_str[1834] => Mux3.IN219
conf_str[1834] => Mux11.IN219
conf_str[1835] => Mux4.IN219
conf_str[1835] => Mux12.IN219
conf_str[1836] => Mux5.IN219
conf_str[1836] => Mux13.IN219
conf_str[1837] => Mux6.IN219
conf_str[1837] => Mux14.IN219
conf_str[1838] => Mux7.IN219
conf_str[1838] => Mux15.IN219
conf_str[1839] => Mux8.IN219
conf_str[1839] => Mux16.IN219
conf_str[1840] => Mux1.IN211
conf_str[1840] => Mux9.IN211
conf_str[1841] => Mux2.IN211
conf_str[1841] => Mux10.IN211
conf_str[1842] => Mux3.IN211
conf_str[1842] => Mux11.IN211
conf_str[1843] => Mux4.IN211
conf_str[1843] => Mux12.IN211
conf_str[1844] => Mux5.IN211
conf_str[1844] => Mux13.IN211
conf_str[1845] => Mux6.IN211
conf_str[1845] => Mux14.IN211
conf_str[1846] => Mux7.IN211
conf_str[1846] => Mux15.IN211
conf_str[1847] => Mux8.IN211
conf_str[1847] => Mux16.IN211
conf_str[1848] => Mux1.IN203
conf_str[1848] => Mux9.IN203
conf_str[1849] => Mux2.IN203
conf_str[1849] => Mux10.IN203
conf_str[1850] => Mux3.IN203
conf_str[1850] => Mux11.IN203
conf_str[1851] => Mux4.IN203
conf_str[1851] => Mux12.IN203
conf_str[1852] => Mux5.IN203
conf_str[1852] => Mux13.IN203
conf_str[1853] => Mux6.IN203
conf_str[1853] => Mux14.IN203
conf_str[1854] => Mux7.IN203
conf_str[1854] => Mux15.IN203
conf_str[1855] => Mux8.IN203
conf_str[1855] => Mux16.IN203
conf_str[1856] => Mux1.IN195
conf_str[1856] => Mux9.IN195
conf_str[1857] => Mux2.IN195
conf_str[1857] => Mux10.IN195
conf_str[1858] => Mux3.IN195
conf_str[1858] => Mux11.IN195
conf_str[1859] => Mux4.IN195
conf_str[1859] => Mux12.IN195
conf_str[1860] => Mux5.IN195
conf_str[1860] => Mux13.IN195
conf_str[1861] => Mux6.IN195
conf_str[1861] => Mux14.IN195
conf_str[1862] => Mux7.IN195
conf_str[1862] => Mux15.IN195
conf_str[1863] => Mux8.IN195
conf_str[1863] => Mux16.IN195
conf_str[1864] => Mux1.IN187
conf_str[1864] => Mux9.IN187
conf_str[1865] => Mux2.IN187
conf_str[1865] => Mux10.IN187
conf_str[1866] => Mux3.IN187
conf_str[1866] => Mux11.IN187
conf_str[1867] => Mux4.IN187
conf_str[1867] => Mux12.IN187
conf_str[1868] => Mux5.IN187
conf_str[1868] => Mux13.IN187
conf_str[1869] => Mux6.IN187
conf_str[1869] => Mux14.IN187
conf_str[1870] => Mux7.IN187
conf_str[1870] => Mux15.IN187
conf_str[1871] => Mux8.IN187
conf_str[1871] => Mux16.IN187
conf_str[1872] => Mux1.IN179
conf_str[1872] => Mux9.IN179
conf_str[1873] => Mux2.IN179
conf_str[1873] => Mux10.IN179
conf_str[1874] => Mux3.IN179
conf_str[1874] => Mux11.IN179
conf_str[1875] => Mux4.IN179
conf_str[1875] => Mux12.IN179
conf_str[1876] => Mux5.IN179
conf_str[1876] => Mux13.IN179
conf_str[1877] => Mux6.IN179
conf_str[1877] => Mux14.IN179
conf_str[1878] => Mux7.IN179
conf_str[1878] => Mux15.IN179
conf_str[1879] => Mux8.IN179
conf_str[1879] => Mux16.IN179
conf_str[1880] => Mux1.IN171
conf_str[1880] => Mux9.IN171
conf_str[1881] => Mux2.IN171
conf_str[1881] => Mux10.IN171
conf_str[1882] => Mux3.IN171
conf_str[1882] => Mux11.IN171
conf_str[1883] => Mux4.IN171
conf_str[1883] => Mux12.IN171
conf_str[1884] => Mux5.IN171
conf_str[1884] => Mux13.IN171
conf_str[1885] => Mux6.IN171
conf_str[1885] => Mux14.IN171
conf_str[1886] => Mux7.IN171
conf_str[1886] => Mux15.IN171
conf_str[1887] => Mux8.IN171
conf_str[1887] => Mux16.IN171
conf_str[1888] => Mux1.IN163
conf_str[1888] => Mux9.IN163
conf_str[1889] => Mux2.IN163
conf_str[1889] => Mux10.IN163
conf_str[1890] => Mux3.IN163
conf_str[1890] => Mux11.IN163
conf_str[1891] => Mux4.IN163
conf_str[1891] => Mux12.IN163
conf_str[1892] => Mux5.IN163
conf_str[1892] => Mux13.IN163
conf_str[1893] => Mux6.IN163
conf_str[1893] => Mux14.IN163
conf_str[1894] => Mux7.IN163
conf_str[1894] => Mux15.IN163
conf_str[1895] => Mux8.IN163
conf_str[1895] => Mux16.IN163
conf_str[1896] => Mux1.IN155
conf_str[1896] => Mux9.IN155
conf_str[1897] => Mux2.IN155
conf_str[1897] => Mux10.IN155
conf_str[1898] => Mux3.IN155
conf_str[1898] => Mux11.IN155
conf_str[1899] => Mux4.IN155
conf_str[1899] => Mux12.IN155
conf_str[1900] => Mux5.IN155
conf_str[1900] => Mux13.IN155
conf_str[1901] => Mux6.IN155
conf_str[1901] => Mux14.IN155
conf_str[1902] => Mux7.IN155
conf_str[1902] => Mux15.IN155
conf_str[1903] => Mux8.IN155
conf_str[1903] => Mux16.IN155
conf_str[1904] => Mux1.IN147
conf_str[1904] => Mux9.IN147
conf_str[1905] => Mux2.IN147
conf_str[1905] => Mux10.IN147
conf_str[1906] => Mux3.IN147
conf_str[1906] => Mux11.IN147
conf_str[1907] => Mux4.IN147
conf_str[1907] => Mux12.IN147
conf_str[1908] => Mux5.IN147
conf_str[1908] => Mux13.IN147
conf_str[1909] => Mux6.IN147
conf_str[1909] => Mux14.IN147
conf_str[1910] => Mux7.IN147
conf_str[1910] => Mux15.IN147
conf_str[1911] => Mux8.IN147
conf_str[1911] => Mux16.IN147
conf_str[1912] => Mux1.IN139
conf_str[1912] => Mux9.IN139
conf_str[1913] => Mux2.IN131
conf_str[1913] => Mux10.IN131
conf_str[1914] => Mux3.IN131
conf_str[1914] => Mux11.IN131
conf_str[1915] => Mux4.IN131
conf_str[1915] => Mux12.IN131
conf_str[1916] => Mux5.IN131
conf_str[1916] => Mux13.IN131
conf_str[1917] => Mux6.IN131
conf_str[1917] => Mux14.IN131
conf_str[1918] => Mux7.IN131
conf_str[1918] => Mux15.IN131
conf_str[1919] => Mux8.IN131
conf_str[1919] => Mux16.IN131
conf_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
conf_chr[0] => ~NO_FANOUT~
conf_chr[1] => ~NO_FANOUT~
conf_chr[2] => ~NO_FANOUT~
conf_chr[3] => ~NO_FANOUT~
conf_chr[4] => ~NO_FANOUT~
conf_chr[5] => ~NO_FANOUT~
conf_chr[6] => ~NO_FANOUT~
conf_chr[7] => ~NO_FANOUT~
clk_sys => clk_sys.IN2
clk_sd => sd_dout[0]~reg0.CLK
clk_sd => sd_dout[1]~reg0.CLK
clk_sd => sd_dout[2]~reg0.CLK
clk_sd => sd_dout[3]~reg0.CLK
clk_sd => sd_dout[4]~reg0.CLK
clk_sd => sd_dout[5]~reg0.CLK
clk_sd => sd_dout[6]~reg0.CLK
clk_sd => sd_dout[7]~reg0.CLK
clk_sd => img_size[0]~reg0.CLK
clk_sd => img_size[1]~reg0.CLK
clk_sd => img_size[2]~reg0.CLK
clk_sd => img_size[3]~reg0.CLK
clk_sd => img_size[4]~reg0.CLK
clk_sd => img_size[5]~reg0.CLK
clk_sd => img_size[6]~reg0.CLK
clk_sd => img_size[7]~reg0.CLK
clk_sd => img_size[8]~reg0.CLK
clk_sd => img_size[9]~reg0.CLK
clk_sd => img_size[10]~reg0.CLK
clk_sd => img_size[11]~reg0.CLK
clk_sd => img_size[12]~reg0.CLK
clk_sd => img_size[13]~reg0.CLK
clk_sd => img_size[14]~reg0.CLK
clk_sd => img_size[15]~reg0.CLK
clk_sd => img_size[16]~reg0.CLK
clk_sd => img_size[17]~reg0.CLK
clk_sd => img_size[18]~reg0.CLK
clk_sd => img_size[19]~reg0.CLK
clk_sd => img_size[20]~reg0.CLK
clk_sd => img_size[21]~reg0.CLK
clk_sd => img_size[22]~reg0.CLK
clk_sd => img_size[23]~reg0.CLK
clk_sd => img_size[24]~reg0.CLK
clk_sd => img_size[25]~reg0.CLK
clk_sd => img_size[26]~reg0.CLK
clk_sd => img_size[27]~reg0.CLK
clk_sd => img_size[28]~reg0.CLK
clk_sd => img_size[29]~reg0.CLK
clk_sd => img_size[30]~reg0.CLK
clk_sd => img_size[31]~reg0.CLK
clk_sd => img_size[32]~reg0.CLK
clk_sd => img_size[33]~reg0.CLK
clk_sd => img_size[34]~reg0.CLK
clk_sd => img_size[35]~reg0.CLK
clk_sd => img_size[36]~reg0.CLK
clk_sd => img_size[37]~reg0.CLK
clk_sd => img_size[38]~reg0.CLK
clk_sd => img_size[39]~reg0.CLK
clk_sd => img_size[40]~reg0.CLK
clk_sd => img_size[41]~reg0.CLK
clk_sd => img_size[42]~reg0.CLK
clk_sd => img_size[43]~reg0.CLK
clk_sd => img_size[44]~reg0.CLK
clk_sd => img_size[45]~reg0.CLK
clk_sd => img_size[46]~reg0.CLK
clk_sd => img_size[47]~reg0.CLK
clk_sd => img_size[48]~reg0.CLK
clk_sd => img_size[49]~reg0.CLK
clk_sd => img_size[50]~reg0.CLK
clk_sd => img_size[51]~reg0.CLK
clk_sd => img_size[52]~reg0.CLK
clk_sd => img_size[53]~reg0.CLK
clk_sd => img_size[54]~reg0.CLK
clk_sd => img_size[55]~reg0.CLK
clk_sd => img_size[56]~reg0.CLK
clk_sd => img_size[57]~reg0.CLK
clk_sd => img_size[58]~reg0.CLK
clk_sd => img_size[59]~reg0.CLK
clk_sd => img_size[60]~reg0.CLK
clk_sd => img_size[61]~reg0.CLK
clk_sd => img_size[62]~reg0.CLK
clk_sd => img_size[63]~reg0.CLK
clk_sd => sd_block.acmd[0].CLK
clk_sd => sd_block.acmd[1].CLK
clk_sd => sd_block.acmd[2].CLK
clk_sd => sd_block.acmd[3].CLK
clk_sd => sd_block.acmd[4].CLK
clk_sd => sd_block.acmd[5].CLK
clk_sd => sd_block.acmd[6].CLK
clk_sd => sd_block.acmd[7].CLK
clk_sd => sd_ack_x[0]~reg0.CLK
clk_sd => sd_ack_conf~reg0.CLK
clk_sd => sd_ack~reg0.CLK
clk_sd => sd_block.abyte_cnt[0].CLK
clk_sd => sd_block.abyte_cnt[1].CLK
clk_sd => sd_block.abyte_cnt[2].CLK
clk_sd => sd_block.abyte_cnt[3].CLK
clk_sd => sd_block.abyte_cnt[4].CLK
clk_sd => sd_block.abyte_cnt[5].CLK
clk_sd => sd_block.abyte_cnt[6].CLK
clk_sd => sd_block.abyte_cnt[7].CLK
clk_sd => img_mounted[0]~reg0.CLK
clk_sd => sd_block.sd_wrD[0].CLK
clk_sd => sd_din_strobe~reg0.CLK
clk_sd => sd_buff_addr[0]~reg0.CLK
clk_sd => sd_buff_addr[1]~reg0.CLK
clk_sd => sd_buff_addr[2]~reg0.CLK
clk_sd => sd_buff_addr[3]~reg0.CLK
clk_sd => sd_buff_addr[4]~reg0.CLK
clk_sd => sd_buff_addr[5]~reg0.CLK
clk_sd => sd_buff_addr[6]~reg0.CLK
clk_sd => sd_buff_addr[7]~reg0.CLK
clk_sd => sd_buff_addr[8]~reg0.CLK
clk_sd => sd_dout_strobe~reg0.CLK
clk_sd => sd_block.spi_transfer_end.CLK
clk_sd => sd_block.spi_transfer_endD.CLK
clk_sd => sd_block.spi_receiver_strobe.CLK
clk_sd => sd_block.spi_receiver_strobeD.CLK
SPI_CLK => spi_receiver_strobe_r.CLK
SPI_CLK => spi_byte_in[0].CLK
SPI_CLK => spi_byte_in[1].CLK
SPI_CLK => spi_byte_in[2].CLK
SPI_CLK => spi_byte_in[3].CLK
SPI_CLK => spi_byte_in[4].CLK
SPI_CLK => spi_byte_in[5].CLK
SPI_CLK => spi_byte_in[6].CLK
SPI_CLK => spi_byte_in[7].CLK
SPI_CLK => sbuf[0].CLK
SPI_CLK => sbuf[1].CLK
SPI_CLK => sbuf[2].CLK
SPI_CLK => sbuf[3].CLK
SPI_CLK => sbuf[4].CLK
SPI_CLK => sbuf[5].CLK
SPI_CLK => sbuf[6].CLK
SPI_CLK => spi_transfer_end_r.CLK
SPI_CLK => spi_transmitter.ps2_kbd_rx_strobeD.CLK
SPI_CLK => spi_transmitter.ps2_mouse_rx_strobeD.CLK
SPI_CLK => spi_transmitter.drive_sel_r[0].CLK
SPI_CLK => spi_transmitter.drive_sel_r[1].CLK
SPI_CLK => spi_transmitter.drive_sel_r[2].CLK
SPI_CLK => spi_transmitter.drive_sel_r[3].CLK
SPI_CLK => spi_transmitter.drive_sel_r[4].CLK
SPI_CLK => spi_transmitter.drive_sel_r[5].CLK
SPI_CLK => spi_transmitter.drive_sel_r[6].CLK
SPI_CLK => spi_transmitter.drive_sel_r[7].CLK
SPI_CLK => spi_transmitter.sd_lba_r[0].CLK
SPI_CLK => spi_transmitter.sd_lba_r[1].CLK
SPI_CLK => spi_transmitter.sd_lba_r[2].CLK
SPI_CLK => spi_transmitter.sd_lba_r[3].CLK
SPI_CLK => spi_transmitter.sd_lba_r[4].CLK
SPI_CLK => spi_transmitter.sd_lba_r[5].CLK
SPI_CLK => spi_transmitter.sd_lba_r[6].CLK
SPI_CLK => spi_transmitter.sd_lba_r[7].CLK
SPI_CLK => spi_transmitter.sd_lba_r[8].CLK
SPI_CLK => spi_transmitter.sd_lba_r[9].CLK
SPI_CLK => spi_transmitter.sd_lba_r[10].CLK
SPI_CLK => spi_transmitter.sd_lba_r[11].CLK
SPI_CLK => spi_transmitter.sd_lba_r[12].CLK
SPI_CLK => spi_transmitter.sd_lba_r[13].CLK
SPI_CLK => spi_transmitter.sd_lba_r[14].CLK
SPI_CLK => spi_transmitter.sd_lba_r[15].CLK
SPI_CLK => spi_transmitter.sd_lba_r[16].CLK
SPI_CLK => spi_transmitter.sd_lba_r[17].CLK
SPI_CLK => spi_transmitter.sd_lba_r[18].CLK
SPI_CLK => spi_transmitter.sd_lba_r[19].CLK
SPI_CLK => spi_transmitter.sd_lba_r[20].CLK
SPI_CLK => spi_transmitter.sd_lba_r[21].CLK
SPI_CLK => spi_transmitter.sd_lba_r[22].CLK
SPI_CLK => spi_transmitter.sd_lba_r[23].CLK
SPI_CLK => spi_transmitter.sd_lba_r[24].CLK
SPI_CLK => spi_transmitter.sd_lba_r[25].CLK
SPI_CLK => spi_transmitter.sd_lba_r[26].CLK
SPI_CLK => spi_transmitter.sd_lba_r[27].CLK
SPI_CLK => spi_transmitter.sd_lba_r[28].CLK
SPI_CLK => spi_transmitter.sd_lba_r[29].CLK
SPI_CLK => spi_transmitter.sd_lba_r[30].CLK
SPI_CLK => spi_transmitter.sd_lba_r[31].CLK
SPI_CLK => cmd[0].CLK
SPI_CLK => cmd[1].CLK
SPI_CLK => cmd[2].CLK
SPI_CLK => cmd[3].CLK
SPI_CLK => cmd[4].CLK
SPI_CLK => cmd[5].CLK
SPI_CLK => cmd[6].CLK
SPI_CLK => cmd[7].CLK
SPI_CLK => spi_byte_out[0].CLK
SPI_CLK => spi_byte_out[1].CLK
SPI_CLK => spi_byte_out[2].CLK
SPI_CLK => spi_byte_out[3].CLK
SPI_CLK => spi_byte_out[4].CLK
SPI_CLK => spi_byte_out[5].CLK
SPI_CLK => spi_byte_out[6].CLK
SPI_CLK => spi_byte_out[7].CLK
SPI_CLK => byte_cnt[0].CLK
SPI_CLK => byte_cnt[1].CLK
SPI_CLK => byte_cnt[2].CLK
SPI_CLK => byte_cnt[3].CLK
SPI_CLK => byte_cnt[4].CLK
SPI_CLK => byte_cnt[5].CLK
SPI_CLK => byte_cnt[6].CLK
SPI_CLK => byte_cnt[7].CLK
SPI_CLK => byte_cnt[8].CLK
SPI_CLK => byte_cnt[9].CLK
SPI_CLK => byte_cnt[10].CLK
SPI_CLK => bit_cnt[0].CLK
SPI_CLK => bit_cnt[1].CLK
SPI_CLK => bit_cnt[2].CLK
SPI_CLK => serial_out_rptr[0].CLK
SPI_CLK => serial_out_rptr[1].CLK
SPI_CLK => serial_out_rptr[2].CLK
SPI_CLK => serial_out_rptr[3].CLK
SPI_CLK => serial_out_rptr[4].CLK
SPI_CLK => serial_out_rptr[5].CLK
SPI_CLK => SPI_MISO~reg0.CLK
SPI_CLK => SPI_MISO~en.CLK
SPI_SS_IO => spi_byte_in[0].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[1].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[2].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[3].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[4].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[5].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[6].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[7].OUTPUTSELECT
SPI_SS_IO => spi_transfer_end_r.PRESET
SPI_SS_IO => cmd[0].ACLR
SPI_SS_IO => cmd[1].ACLR
SPI_SS_IO => cmd[2].ACLR
SPI_SS_IO => cmd[3].ACLR
SPI_SS_IO => cmd[4].ACLR
SPI_SS_IO => cmd[5].ACLR
SPI_SS_IO => cmd[6].ACLR
SPI_SS_IO => cmd[7].ACLR
SPI_SS_IO => spi_byte_out[0].ALOAD
SPI_SS_IO => spi_byte_out[1].ALOAD
SPI_SS_IO => spi_byte_out[2].ALOAD
SPI_SS_IO => spi_byte_out[3].ALOAD
SPI_SS_IO => spi_byte_out[4].ALOAD
SPI_SS_IO => spi_byte_out[5].ALOAD
SPI_SS_IO => spi_byte_out[6].ALOAD
SPI_SS_IO => spi_byte_out[7].ALOAD
SPI_SS_IO => SPI_MISO~en.ACLR
SPI_SS_IO => byte_cnt[0].ACLR
SPI_SS_IO => byte_cnt[1].ACLR
SPI_SS_IO => byte_cnt[2].ACLR
SPI_SS_IO => byte_cnt[3].ACLR
SPI_SS_IO => byte_cnt[4].ACLR
SPI_SS_IO => byte_cnt[5].ACLR
SPI_SS_IO => byte_cnt[6].ACLR
SPI_SS_IO => byte_cnt[7].ACLR
SPI_SS_IO => byte_cnt[8].ACLR
SPI_SS_IO => byte_cnt[9].ACLR
SPI_SS_IO => byte_cnt[10].ACLR
SPI_SS_IO => bit_cnt[0].ACLR
SPI_SS_IO => bit_cnt[1].ACLR
SPI_SS_IO => bit_cnt[2].ACLR
SPI_SS_IO => spi_transmitter.sd_lba_r[31].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[30].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[29].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[28].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[27].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[26].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[25].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[24].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[23].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[22].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[21].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[20].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[19].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[18].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[17].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[16].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[15].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[14].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[13].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[12].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[11].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[10].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[9].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[8].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[7].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[6].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[5].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[4].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[3].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[2].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[1].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[0].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[7].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[6].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[5].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[4].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[3].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[2].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[1].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[0].ENA
SPI_SS_IO => spi_transmitter.ps2_mouse_rx_strobeD.ENA
SPI_SS_IO => spi_transmitter.ps2_kbd_rx_strobeD.ENA
SPI_SS_IO => sbuf[6].ENA
SPI_SS_IO => sbuf[5].ENA
SPI_SS_IO => sbuf[4].ENA
SPI_SS_IO => sbuf[3].ENA
SPI_SS_IO => sbuf[2].ENA
SPI_SS_IO => sbuf[1].ENA
SPI_SS_IO => sbuf[0].ENA
SPI_SS_IO => spi_receiver_strobe_r.ENA
SPI_MISO <= SPI_MISO.DB_MAX_OUTPUT_PORT_TYPE
SPI_MOSI => always6.DATAB
SPI_MOSI => sbuf.DATAB
SPI_MOSI => spi_byte_in.DATAB
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[8] <= joystick_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[9] <= joystick_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[10] <= joystick_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[11] <= joystick_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[12] <= joystick_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[13] <= joystick_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[14] <= joystick_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[15] <= joystick_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[16] <= joystick_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[17] <= joystick_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[18] <= joystick_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[19] <= joystick_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[20] <= joystick_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[21] <= joystick_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[22] <= joystick_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[23] <= joystick_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[24] <= joystick_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[25] <= joystick_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[26] <= joystick_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[27] <= joystick_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[28] <= joystick_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[29] <= joystick_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[30] <= joystick_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[31] <= joystick_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[8] <= joystick_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[9] <= joystick_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[10] <= joystick_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[11] <= joystick_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[12] <= joystick_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[13] <= joystick_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[14] <= joystick_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[15] <= joystick_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[16] <= joystick_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[17] <= joystick_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[18] <= joystick_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[19] <= joystick_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[20] <= joystick_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[21] <= joystick_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[22] <= joystick_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[23] <= joystick_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[24] <= joystick_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[25] <= joystick_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[26] <= joystick_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[27] <= joystick_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[28] <= joystick_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[29] <= joystick_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[30] <= joystick_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[31] <= joystick_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[0] <= joystick_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[1] <= joystick_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[2] <= joystick_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[3] <= joystick_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[4] <= joystick_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[5] <= joystick_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[6] <= joystick_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[7] <= joystick_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[8] <= joystick_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[9] <= joystick_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[10] <= joystick_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[11] <= joystick_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[12] <= joystick_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[13] <= joystick_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[14] <= joystick_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[15] <= joystick_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[16] <= joystick_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[17] <= joystick_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[18] <= joystick_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[19] <= joystick_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[20] <= joystick_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[21] <= joystick_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[22] <= joystick_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[23] <= joystick_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[24] <= joystick_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[25] <= joystick_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[26] <= joystick_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[27] <= joystick_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[28] <= joystick_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[29] <= joystick_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[30] <= joystick_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[31] <= joystick_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[0] <= joystick_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[1] <= joystick_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[2] <= joystick_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[3] <= joystick_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[4] <= joystick_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[5] <= joystick_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[6] <= joystick_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[7] <= joystick_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[8] <= joystick_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[9] <= joystick_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[10] <= joystick_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[11] <= joystick_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[12] <= joystick_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[13] <= joystick_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[14] <= joystick_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[15] <= joystick_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[16] <= joystick_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[17] <= joystick_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[18] <= joystick_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[19] <= joystick_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[20] <= joystick_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[21] <= joystick_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[22] <= joystick_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[23] <= joystick_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[24] <= joystick_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[25] <= joystick_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[26] <= joystick_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[27] <= joystick_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[28] <= joystick_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[29] <= joystick_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[30] <= joystick_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[31] <= joystick_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[0] <= joystick_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[1] <= joystick_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[2] <= joystick_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[3] <= joystick_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[4] <= joystick_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[5] <= joystick_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[6] <= joystick_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[7] <= joystick_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[8] <= joystick_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[9] <= joystick_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[10] <= joystick_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[11] <= joystick_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[12] <= joystick_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[13] <= joystick_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[14] <= joystick_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[15] <= joystick_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[16] <= joystick_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[17] <= joystick_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[18] <= joystick_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[19] <= joystick_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[20] <= joystick_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[21] <= joystick_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[22] <= joystick_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[23] <= joystick_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[24] <= joystick_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[25] <= joystick_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[26] <= joystick_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[27] <= joystick_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[28] <= joystick_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[29] <= joystick_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[30] <= joystick_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[31] <= joystick_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[16] <= joystick_analog_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[17] <= joystick_analog_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[18] <= joystick_analog_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[19] <= joystick_analog_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[20] <= joystick_analog_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[21] <= joystick_analog_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[22] <= joystick_analog_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[23] <= joystick_analog_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[24] <= joystick_analog_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[25] <= joystick_analog_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[26] <= joystick_analog_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[27] <= joystick_analog_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[28] <= joystick_analog_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[29] <= joystick_analog_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[30] <= joystick_analog_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[31] <= joystick_analog_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[16] <= joystick_analog_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[17] <= joystick_analog_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[18] <= joystick_analog_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[19] <= joystick_analog_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[20] <= joystick_analog_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[21] <= joystick_analog_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[22] <= joystick_analog_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[23] <= joystick_analog_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[24] <= joystick_analog_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[25] <= joystick_analog_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[26] <= joystick_analog_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[27] <= joystick_analog_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[28] <= joystick_analog_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[29] <= joystick_analog_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[30] <= joystick_analog_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[31] <= joystick_analog_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
no_csync <= but_sw[6].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[32] <= status[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[33] <= status[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[34] <= status[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[35] <= status[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[36] <= status[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[37] <= status[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[38] <= status[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[39] <= status[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[40] <= status[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[41] <= status[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[42] <= status[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[43] <= status[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[44] <= status[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[45] <= status[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[46] <= status[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[47] <= status[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[48] <= status[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[49] <= status[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[50] <= status[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[51] <= status[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[52] <= status[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[53] <= status[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[54] <= status[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[55] <= status[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[56] <= status[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[57] <= status[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[58] <= status[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[59] <= status[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[60] <= status[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[61] <= status[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[62] <= status[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[63] <= status[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[0] <= core_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[1] <= core_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[2] <= core_mod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[3] <= core_mod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[4] <= core_mod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[5] <= core_mod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[6] <= core_mod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[0] <= rtc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[1] <= rtc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[2] <= rtc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[3] <= rtc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[4] <= rtc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[5] <= rtc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[6] <= rtc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[7] <= rtc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[8] <= rtc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[9] <= rtc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[10] <= rtc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[11] <= rtc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[12] <= rtc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[13] <= rtc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[14] <= rtc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[15] <= rtc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[16] <= rtc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[17] <= rtc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[18] <= rtc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[19] <= rtc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[20] <= rtc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[21] <= rtc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[22] <= rtc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[23] <= rtc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[24] <= rtc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[25] <= rtc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[26] <= rtc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[27] <= rtc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[28] <= rtc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[29] <= rtc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[30] <= rtc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[31] <= rtc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[32] <= rtc[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[33] <= rtc[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[34] <= rtc[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[35] <= rtc[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[36] <= rtc[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[37] <= rtc[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[38] <= rtc[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[39] <= rtc[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[40] <= rtc[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[41] <= rtc[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[42] <= rtc[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[43] <= rtc[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[44] <= rtc[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[45] <= rtc[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[46] <= rtc[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[47] <= rtc[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[48] <= rtc[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[49] <= rtc[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[50] <= rtc[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[51] <= rtc[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[52] <= rtc[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[53] <= rtc[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[54] <= rtc[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[55] <= rtc[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[56] <= rtc[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[57] <= rtc[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[58] <= rtc[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[59] <= rtc[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[60] <= rtc[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[61] <= rtc[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[62] <= rtc[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[63] <= rtc[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => sd_lba_r.DATAB
sd_lba[1] => sd_lba_r.DATAB
sd_lba[2] => sd_lba_r.DATAB
sd_lba[3] => sd_lba_r.DATAB
sd_lba[4] => sd_lba_r.DATAB
sd_lba[5] => sd_lba_r.DATAB
sd_lba[6] => sd_lba_r.DATAB
sd_lba[7] => sd_lba_r.DATAB
sd_lba[8] => sd_lba_r.DATAB
sd_lba[9] => sd_lba_r.DATAB
sd_lba[10] => sd_lba_r.DATAB
sd_lba[11] => sd_lba_r.DATAB
sd_lba[12] => sd_lba_r.DATAB
sd_lba[13] => sd_lba_r.DATAB
sd_lba[14] => sd_lba_r.DATAB
sd_lba[15] => sd_lba_r.DATAB
sd_lba[16] => sd_lba_r.DATAB
sd_lba[17] => sd_lba_r.DATAB
sd_lba[18] => sd_lba_r.DATAB
sd_lba[19] => sd_lba_r.DATAB
sd_lba[20] => sd_lba_r.DATAB
sd_lba[21] => sd_lba_r.DATAB
sd_lba[22] => sd_lba_r.DATAB
sd_lba[23] => sd_lba_r.DATAB
sd_lba[24] => sd_lba_r.DATAB
sd_lba[25] => sd_lba_r.DATAB
sd_lba[26] => sd_lba_r.DATAB
sd_lba[27] => sd_lba_r.DATAB
sd_lba[28] => sd_lba_r.DATAB
sd_lba[29] => sd_lba_r.DATAB
sd_lba[30] => sd_lba_r.DATAB
sd_lba[31] => sd_lba_r.DATAB
sd_rd[0] => spi_byte_out.DATAB
sd_wr[0] => always9.IN1
sd_wr[0] => sd_block.sd_wrD[0].DATAIN
sd_wr[0] => spi_byte_out.DATAB
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_x[0] <= sd_ack_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => spi_byte_out.DATAB
sd_sdhc => spi_byte_out.DATAB
sd_dout[0] <= sd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[1] <= sd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[2] <= sd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[3] <= sd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[4] <= sd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[5] <= sd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[6] <= sd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[7] <= sd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout_strobe <= sd_dout_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_din[0] => Selector7.IN18
sd_din[1] => Selector6.IN18
sd_din[2] => Selector5.IN18
sd_din[3] => Selector4.IN18
sd_din[4] => Selector3.IN18
sd_din[5] => Selector2.IN18
sd_din[6] => Selector1.IN18
sd_din[7] => Selector0.IN20
sd_din_strobe <= sd_din_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[0] <= img_mounted[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[32] <= img_size[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[33] <= img_size[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[34] <= img_size[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[35] <= img_size[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[36] <= img_size[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[37] <= img_size[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[38] <= img_size[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[39] <= img_size[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[40] <= img_size[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[41] <= img_size[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[42] <= img_size[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[43] <= img_size[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[44] <= img_size[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[45] <= img_size[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[46] <= img_size[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[47] <= img_size[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[48] <= img_size[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[49] <= img_size[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[50] <= img_size[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[51] <= img_size[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[52] <= img_size[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[53] <= img_size[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[54] <= img_size[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[55] <= img_size[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[56] <= img_size[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[57] <= img_size[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[58] <= img_size[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[59] <= img_size[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[60] <= img_size[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[61] <= img_size[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[62] <= img_size[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[63] <= img_size[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= user_io_ps2:ps2_kbd.ps2_clk_o
ps2_kbd_data <= user_io_ps2:ps2_kbd.ps2_data_o
ps2_kbd_clk_i => ps2_kbd_clk_i.IN1
ps2_kbd_data_i => ps2_kbd_data_i.IN1
ps2_mouse_clk <= user_io_ps2:ps2_mouse.ps2_clk_o
ps2_mouse_data <= user_io_ps2:ps2_mouse.ps2_data_o
ps2_mouse_clk_i => ps2_mouse_clk_i.IN1
ps2_mouse_data_i => ps2_mouse_data_i.IN1
key_pressed <= key_pressed~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_extended <= key_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[0] <= key_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[1] <= key_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[2] <= key_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[3] <= key_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[4] <= key_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[5] <= key_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[6] <= key_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[7] <= key_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_strobe <= key_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
kbd_out_data[0] => ~NO_FANOUT~
kbd_out_data[1] => ~NO_FANOUT~
kbd_out_data[2] => ~NO_FANOUT~
kbd_out_data[3] => ~NO_FANOUT~
kbd_out_data[4] => ~NO_FANOUT~
kbd_out_data[5] => ~NO_FANOUT~
kbd_out_data[6] => ~NO_FANOUT~
kbd_out_data[7] => ~NO_FANOUT~
kbd_out_strobe => ~NO_FANOUT~
leds[0] => Selector7.IN19
leds[1] => Selector6.IN19
leds[2] => Selector5.IN19
leds[3] => Selector4.IN19
leds[4] => Selector3.IN19
leds[5] => Selector2.IN19
leds[6] => Selector1.IN19
leds[7] => Selector0.IN21
mouse_x[0] <= mouse_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[1] <= mouse_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[2] <= mouse_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[3] <= mouse_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[4] <= mouse_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[5] <= mouse_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[6] <= mouse_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[7] <= mouse_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[8] <= mouse_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[0] <= mouse_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[1] <= mouse_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[2] <= mouse_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[3] <= mouse_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[4] <= mouse_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[5] <= mouse_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[6] <= mouse_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[7] <= mouse_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[8] <= mouse_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[0] <= mouse_z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[1] <= mouse_z[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[2] <= mouse_z[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[3] <= mouse_z[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[0] <= mouse_flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[1] <= mouse_flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[2] <= mouse_flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[3] <= mouse_flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[4] <= mouse_flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[5] <= mouse_flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[6] <= mouse_flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[7] <= mouse_flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_strobe <= mouse_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_idx <= mouse_idx~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_start <= i2c_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read <= i2c_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[0] <= i2c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[1] <= i2c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[2] <= i2c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[3] <= i2c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[4] <= i2c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[5] <= i2c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[6] <= i2c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[0] <= i2c_subaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[1] <= i2c_subaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[2] <= i2c_subaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[3] <= i2c_subaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[4] <= i2c_subaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[5] <= i2c_subaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[6] <= i2c_subaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_subaddr[7] <= i2c_subaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[0] <= i2c_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[1] <= i2c_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[2] <= i2c_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[3] <= i2c_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[4] <= i2c_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[5] <= i2c_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[6] <= i2c_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_dout[7] <= i2c_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_din[0] => spi_byte_out.DATAA
i2c_din[1] => spi_byte_out.DATAA
i2c_din[2] => spi_byte_out.DATAA
i2c_din[3] => spi_byte_out.DATAA
i2c_din[4] => spi_byte_out.DATAA
i2c_din[5] => spi_byte_out.DATAA
i2c_din[6] => spi_byte_out.DATAA
i2c_din[7] => spi_byte_out.DATAA
i2c_ack => spi_byte_out.DATAB
i2c_end => spi_byte_out.DATAB
serial_data[0] => serial_out_fifo.data_a[0].DATAIN
serial_data[0] => serial_out_fifo.DATAIN
serial_data[1] => serial_out_fifo.data_a[1].DATAIN
serial_data[1] => serial_out_fifo.DATAIN1
serial_data[2] => serial_out_fifo.data_a[2].DATAIN
serial_data[2] => serial_out_fifo.DATAIN2
serial_data[3] => serial_out_fifo.data_a[3].DATAIN
serial_data[3] => serial_out_fifo.DATAIN3
serial_data[4] => serial_out_fifo.data_a[4].DATAIN
serial_data[4] => serial_out_fifo.DATAIN4
serial_data[5] => serial_out_fifo.data_a[5].DATAIN
serial_data[5] => serial_out_fifo.DATAIN5
serial_data[6] => serial_out_fifo.data_a[6].DATAIN
serial_data[6] => serial_out_fifo.DATAIN6
serial_data[7] => serial_out_fifo.data_a[7].DATAIN
serial_data[7] => serial_out_fifo.DATAIN7
serial_strobe => serial_out_fifo.we_a.CLK
serial_strobe => serial_out_fifo.waddr_a[5].CLK
serial_strobe => serial_out_fifo.waddr_a[4].CLK
serial_strobe => serial_out_fifo.waddr_a[3].CLK
serial_strobe => serial_out_fifo.waddr_a[2].CLK
serial_strobe => serial_out_fifo.waddr_a[1].CLK
serial_strobe => serial_out_fifo.waddr_a[0].CLK
serial_strobe => serial_out_fifo.data_a[7].CLK
serial_strobe => serial_out_fifo.data_a[6].CLK
serial_strobe => serial_out_fifo.data_a[5].CLK
serial_strobe => serial_out_fifo.data_a[4].CLK
serial_strobe => serial_out_fifo.data_a[3].CLK
serial_strobe => serial_out_fifo.data_a[2].CLK
serial_strobe => serial_out_fifo.data_a[1].CLK
serial_strobe => serial_out_fifo.data_a[0].CLK
serial_strobe => serial_out_wptr[0].CLK
serial_strobe => serial_out_wptr[1].CLK
serial_strobe => serial_out_wptr[2].CLK
serial_strobe => serial_out_wptr[3].CLK
serial_strobe => serial_out_wptr[4].CLK
serial_strobe => serial_out_wptr[5].CLK
serial_strobe => serial_out_fifo.CLK0


|SVI328|user_io:user_io|user_io_ps2:ps2_kbd
clk_sys => ps2_fifo.we_a.CLK
clk_sys => ps2_fifo.waddr_a[3].CLK
clk_sys => ps2_fifo.waddr_a[2].CLK
clk_sys => ps2_fifo.waddr_a[1].CLK
clk_sys => ps2_fifo.waddr_a[0].CLK
clk_sys => ps2_fifo.data_a[7].CLK
clk_sys => ps2_fifo.data_a[6].CLK
clk_sys => ps2_fifo.data_a[5].CLK
clk_sys => ps2_fifo.data_a[4].CLK
clk_sys => ps2_fifo.data_a[3].CLK
clk_sys => ps2_fifo.data_a[2].CLK
clk_sys => ps2_fifo.data_a[1].CLK
clk_sys => ps2_fifo.data_a[0].CLK
clk_sys => ps2_rx_strobe~reg0.CLK
clk_sys => ps2_rx_byte[0]~reg0.CLK
clk_sys => ps2_rx_byte[1]~reg0.CLK
clk_sys => ps2_rx_byte[2]~reg0.CLK
clk_sys => ps2_rx_byte[3]~reg0.CLK
clk_sys => ps2_rx_byte[4]~reg0.CLK
clk_sys => ps2_rx_byte[5]~reg0.CLK
clk_sys => ps2_rx_byte[6]~reg0.CLK
clk_sys => ps2_rx_byte[7]~reg0.CLK
clk_sys => ps2_tx_state[0].CLK
clk_sys => ps2_tx_state[1].CLK
clk_sys => ps2_tx_state[2].CLK
clk_sys => ps2_tx_state[3].CLK
clk_sys => ps2_parity.CLK
clk_sys => ps2_tx_shift_reg[0].CLK
clk_sys => ps2_tx_shift_reg[1].CLK
clk_sys => ps2_tx_shift_reg[2].CLK
clk_sys => ps2_tx_shift_reg[3].CLK
clk_sys => ps2_tx_shift_reg[4].CLK
clk_sys => ps2_tx_shift_reg[5].CLK
clk_sys => ps2_tx_shift_reg[6].CLK
clk_sys => ps2_tx_shift_reg[7].CLK
clk_sys => ps2_data_o~reg0.CLK
clk_sys => ps2_rptr[0].CLK
clk_sys => ps2_rptr[1].CLK
clk_sys => ps2_rptr[2].CLK
clk_sys => ps2_rptr[3].CLK
clk_sys => ps2_txrx.ps2_r_inc.CLK
clk_sys => ps2_txrx.ps2_clkD.CLK
clk_sys => ps2_wptr[0].CLK
clk_sys => ps2_wptr[1].CLK
clk_sys => ps2_wptr[2].CLK
clk_sys => ps2_wptr[3].CLK
clk_sys => ps2_fifo.CLK0
ps2_clk => ps2_clk_o.IN1
ps2_clk => always1.IN1
ps2_clk => ps2_txrx.ps2_clkD.DATAIN
ps2_clk_i => ~NO_FANOUT~
ps2_clk_o <= ps2_clk_o.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_i => ~NO_FANOUT~
ps2_data_o <= ps2_data_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_tx_strobe => ps2_fifo.we_a.DATAIN
ps2_tx_strobe => ps2_wptr[0].ENA
ps2_tx_strobe => ps2_wptr[1].ENA
ps2_tx_strobe => ps2_wptr[2].ENA
ps2_tx_strobe => ps2_wptr[3].ENA
ps2_tx_strobe => ps2_fifo.WE
ps2_tx_byte[0] => ps2_fifo.data_a[0].DATAIN
ps2_tx_byte[0] => ps2_fifo.DATAIN
ps2_tx_byte[1] => ps2_fifo.data_a[1].DATAIN
ps2_tx_byte[1] => ps2_fifo.DATAIN1
ps2_tx_byte[2] => ps2_fifo.data_a[2].DATAIN
ps2_tx_byte[2] => ps2_fifo.DATAIN2
ps2_tx_byte[3] => ps2_fifo.data_a[3].DATAIN
ps2_tx_byte[3] => ps2_fifo.DATAIN3
ps2_tx_byte[4] => ps2_fifo.data_a[4].DATAIN
ps2_tx_byte[4] => ps2_fifo.DATAIN4
ps2_tx_byte[5] => ps2_fifo.data_a[5].DATAIN
ps2_tx_byte[5] => ps2_fifo.DATAIN5
ps2_tx_byte[6] => ps2_fifo.data_a[6].DATAIN
ps2_tx_byte[6] => ps2_fifo.DATAIN6
ps2_tx_byte[7] => ps2_fifo.data_a[7].DATAIN
ps2_tx_byte[7] => ps2_fifo.DATAIN7
ps2_rx_strobe <= ps2_rx_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[0] <= ps2_rx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[1] <= ps2_rx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[2] <= ps2_rx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[3] <= ps2_rx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[4] <= ps2_rx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[5] <= ps2_rx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[6] <= ps2_rx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[7] <= ps2_rx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_fifo_ready <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|user_io:user_io|user_io_ps2:ps2_mouse
clk_sys => ps2_fifo.we_a.CLK
clk_sys => ps2_fifo.waddr_a[2].CLK
clk_sys => ps2_fifo.waddr_a[1].CLK
clk_sys => ps2_fifo.waddr_a[0].CLK
clk_sys => ps2_fifo.data_a[7].CLK
clk_sys => ps2_fifo.data_a[6].CLK
clk_sys => ps2_fifo.data_a[5].CLK
clk_sys => ps2_fifo.data_a[4].CLK
clk_sys => ps2_fifo.data_a[3].CLK
clk_sys => ps2_fifo.data_a[2].CLK
clk_sys => ps2_fifo.data_a[1].CLK
clk_sys => ps2_fifo.data_a[0].CLK
clk_sys => ps2_rx_strobe~reg0.CLK
clk_sys => ps2_rx_byte[0]~reg0.CLK
clk_sys => ps2_rx_byte[1]~reg0.CLK
clk_sys => ps2_rx_byte[2]~reg0.CLK
clk_sys => ps2_rx_byte[3]~reg0.CLK
clk_sys => ps2_rx_byte[4]~reg0.CLK
clk_sys => ps2_rx_byte[5]~reg0.CLK
clk_sys => ps2_rx_byte[6]~reg0.CLK
clk_sys => ps2_rx_byte[7]~reg0.CLK
clk_sys => ps2_tx_state[0].CLK
clk_sys => ps2_tx_state[1].CLK
clk_sys => ps2_tx_state[2].CLK
clk_sys => ps2_tx_state[3].CLK
clk_sys => ps2_parity.CLK
clk_sys => ps2_tx_shift_reg[0].CLK
clk_sys => ps2_tx_shift_reg[1].CLK
clk_sys => ps2_tx_shift_reg[2].CLK
clk_sys => ps2_tx_shift_reg[3].CLK
clk_sys => ps2_tx_shift_reg[4].CLK
clk_sys => ps2_tx_shift_reg[5].CLK
clk_sys => ps2_tx_shift_reg[6].CLK
clk_sys => ps2_tx_shift_reg[7].CLK
clk_sys => ps2_data_o~reg0.CLK
clk_sys => ps2_rptr[0].CLK
clk_sys => ps2_rptr[1].CLK
clk_sys => ps2_rptr[2].CLK
clk_sys => ps2_txrx.ps2_r_inc.CLK
clk_sys => ps2_txrx.ps2_clkD.CLK
clk_sys => ps2_wptr[0].CLK
clk_sys => ps2_wptr[1].CLK
clk_sys => ps2_wptr[2].CLK
clk_sys => ps2_fifo.CLK0
ps2_clk => ps2_clk_o.IN1
ps2_clk => always1.IN1
ps2_clk => ps2_txrx.ps2_clkD.DATAIN
ps2_clk_i => ~NO_FANOUT~
ps2_clk_o <= ps2_clk_o.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_i => ~NO_FANOUT~
ps2_data_o <= ps2_data_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_tx_strobe => ps2_fifo.we_a.DATAIN
ps2_tx_strobe => ps2_wptr[0].ENA
ps2_tx_strobe => ps2_wptr[1].ENA
ps2_tx_strobe => ps2_wptr[2].ENA
ps2_tx_strobe => ps2_fifo.WE
ps2_tx_byte[0] => ps2_fifo.data_a[0].DATAIN
ps2_tx_byte[0] => ps2_fifo.DATAIN
ps2_tx_byte[1] => ps2_fifo.data_a[1].DATAIN
ps2_tx_byte[1] => ps2_fifo.DATAIN1
ps2_tx_byte[2] => ps2_fifo.data_a[2].DATAIN
ps2_tx_byte[2] => ps2_fifo.DATAIN2
ps2_tx_byte[3] => ps2_fifo.data_a[3].DATAIN
ps2_tx_byte[3] => ps2_fifo.DATAIN3
ps2_tx_byte[4] => ps2_fifo.data_a[4].DATAIN
ps2_tx_byte[4] => ps2_fifo.DATAIN4
ps2_tx_byte[5] => ps2_fifo.data_a[5].DATAIN
ps2_tx_byte[5] => ps2_fifo.DATAIN5
ps2_tx_byte[6] => ps2_fifo.data_a[6].DATAIN
ps2_tx_byte[6] => ps2_fifo.DATAIN6
ps2_tx_byte[7] => ps2_fifo.data_a[7].DATAIN
ps2_tx_byte[7] => ps2_fifo.DATAIN7
ps2_rx_strobe <= ps2_rx_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[0] <= ps2_rx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[1] <= ps2_rx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[2] <= ps2_rx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[3] <= ps2_rx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[4] <= ps2_rx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[5] <= ps2_rx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[6] <= ps2_rx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[7] <= ps2_rx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_fifo_ready <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|data_io:data_io
clk_sys => DATA_OUT.filepos[0].CLK
clk_sys => DATA_OUT.filepos[1].CLK
clk_sys => DATA_OUT.filepos[2].CLK
clk_sys => DATA_OUT.filepos[3].CLK
clk_sys => DATA_OUT.filepos[4].CLK
clk_sys => DATA_OUT.filepos[5].CLK
clk_sys => DATA_OUT.filepos[6].CLK
clk_sys => DATA_OUT.filepos[7].CLK
clk_sys => DATA_OUT.filepos[8].CLK
clk_sys => DATA_OUT.filepos[9].CLK
clk_sys => DATA_OUT.filepos[10].CLK
clk_sys => DATA_OUT.filepos[11].CLK
clk_sys => DATA_OUT.filepos[12].CLK
clk_sys => DATA_OUT.filepos[13].CLK
clk_sys => DATA_OUT.filepos[14].CLK
clk_sys => DATA_OUT.filepos[15].CLK
clk_sys => DATA_OUT.filepos[16].CLK
clk_sys => DATA_OUT.filepos[17].CLK
clk_sys => DATA_OUT.filepos[18].CLK
clk_sys => DATA_OUT.filepos[19].CLK
clk_sys => DATA_OUT.filepos[20].CLK
clk_sys => DATA_OUT.filepos[21].CLK
clk_sys => DATA_OUT.filepos[22].CLK
clk_sys => DATA_OUT.filepos[23].CLK
clk_sys => DATA_OUT.filepos[24].CLK
clk_sys => DATA_OUT.filepos[25].CLK
clk_sys => DATA_OUT.filepos[26].CLK
clk_sys => DATA_OUT.filepos[27].CLK
clk_sys => DATA_OUT.filepos[28].CLK
clk_sys => DATA_OUT.filepos[29].CLK
clk_sys => DATA_OUT.filepos[30].CLK
clk_sys => DATA_OUT.filepos[31].CLK
clk_sys => DATA_OUT.addr[0].CLK
clk_sys => DATA_OUT.addr[1].CLK
clk_sys => DATA_OUT.addr[2].CLK
clk_sys => DATA_OUT.addr[3].CLK
clk_sys => DATA_OUT.addr[4].CLK
clk_sys => DATA_OUT.addr[5].CLK
clk_sys => DATA_OUT.addr[6].CLK
clk_sys => DATA_OUT.addr[7].CLK
clk_sys => DATA_OUT.addr[8].CLK
clk_sys => DATA_OUT.addr[9].CLK
clk_sys => DATA_OUT.addr[10].CLK
clk_sys => DATA_OUT.addr[11].CLK
clk_sys => DATA_OUT.addr[12].CLK
clk_sys => DATA_OUT.addr[13].CLK
clk_sys => DATA_OUT.addr[14].CLK
clk_sys => DATA_OUT.addr[15].CLK
clk_sys => DATA_OUT.addr[16].CLK
clk_sys => DATA_OUT.addr[17].CLK
clk_sys => DATA_OUT.addr[18].CLK
clk_sys => DATA_OUT.addr[19].CLK
clk_sys => DATA_OUT.addr[20].CLK
clk_sys => DATA_OUT.addr[21].CLK
clk_sys => DATA_OUT.addr[22].CLK
clk_sys => DATA_OUT.addr[23].CLK
clk_sys => DATA_OUT.addr[24].CLK
clk_sys => DATA_OUT.addr[25].CLK
clk_sys => DATA_OUT.addr[26].CLK
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => ioctl_addr[25]~reg0.CLK
clk_sys => ioctl_addr[26]~reg0.CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => wr_int_qspi.CLK
clk_sys => rd_int.CLK
clk_sys => ioctl_upload~reg0.CLK
clk_sys => wr_int_direct.CLK
clk_sys => wr_int.CLK
clk_sys => ioctl_download~reg0.CLK
clk_sys => ioctl_wr~reg0.CLK
clk_sys => DATA_OUT.addr_resetD2.CLK
clk_sys => DATA_OUT.addr_resetD.CLK
clk_sys => DATA_OUT.rclk3D2.CLK
clk_sys => DATA_OUT.rclk3D.CLK
clk_sys => DATA_OUT.rclk2D2.CLK
clk_sys => DATA_OUT.rclk2D.CLK
clk_sys => DATA_OUT.rclkD2.CLK
clk_sys => DATA_OUT.rclkD.CLK
SPI_SCK => downloading_reg.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => ioctl_index[0]~reg0.CLK
SPI_SCK => ioctl_index[1]~reg0.CLK
SPI_SCK => ioctl_index[2]~reg0.CLK
SPI_SCK => ioctl_index[3]~reg0.CLK
SPI_SCK => ioctl_index[4]~reg0.CLK
SPI_SCK => ioctl_index[5]~reg0.CLK
SPI_SCK => ioctl_index[6]~reg0.CLK
SPI_SCK => ioctl_index[7]~reg0.CLK
SPI_SCK => ioctl_fileext[0]~reg0.CLK
SPI_SCK => ioctl_fileext[1]~reg0.CLK
SPI_SCK => ioctl_fileext[2]~reg0.CLK
SPI_SCK => ioctl_fileext[3]~reg0.CLK
SPI_SCK => ioctl_fileext[4]~reg0.CLK
SPI_SCK => ioctl_fileext[5]~reg0.CLK
SPI_SCK => ioctl_fileext[6]~reg0.CLK
SPI_SCK => ioctl_fileext[7]~reg0.CLK
SPI_SCK => ioctl_fileext[8]~reg0.CLK
SPI_SCK => ioctl_fileext[9]~reg0.CLK
SPI_SCK => ioctl_fileext[10]~reg0.CLK
SPI_SCK => ioctl_fileext[11]~reg0.CLK
SPI_SCK => ioctl_fileext[12]~reg0.CLK
SPI_SCK => ioctl_fileext[13]~reg0.CLK
SPI_SCK => ioctl_fileext[14]~reg0.CLK
SPI_SCK => ioctl_fileext[15]~reg0.CLK
SPI_SCK => ioctl_fileext[16]~reg0.CLK
SPI_SCK => ioctl_fileext[17]~reg0.CLK
SPI_SCK => ioctl_fileext[18]~reg0.CLK
SPI_SCK => ioctl_fileext[19]~reg0.CLK
SPI_SCK => ioctl_fileext[20]~reg0.CLK
SPI_SCK => ioctl_fileext[21]~reg0.CLK
SPI_SCK => ioctl_fileext[22]~reg0.CLK
SPI_SCK => ioctl_fileext[23]~reg0.CLK
SPI_SCK => ioctl_filesize[0]~reg0.CLK
SPI_SCK => ioctl_filesize[1]~reg0.CLK
SPI_SCK => ioctl_filesize[2]~reg0.CLK
SPI_SCK => ioctl_filesize[3]~reg0.CLK
SPI_SCK => ioctl_filesize[4]~reg0.CLK
SPI_SCK => ioctl_filesize[5]~reg0.CLK
SPI_SCK => ioctl_filesize[6]~reg0.CLK
SPI_SCK => ioctl_filesize[7]~reg0.CLK
SPI_SCK => ioctl_filesize[8]~reg0.CLK
SPI_SCK => ioctl_filesize[9]~reg0.CLK
SPI_SCK => ioctl_filesize[10]~reg0.CLK
SPI_SCK => ioctl_filesize[11]~reg0.CLK
SPI_SCK => ioctl_filesize[12]~reg0.CLK
SPI_SCK => ioctl_filesize[13]~reg0.CLK
SPI_SCK => ioctl_filesize[14]~reg0.CLK
SPI_SCK => ioctl_filesize[15]~reg0.CLK
SPI_SCK => ioctl_filesize[16]~reg0.CLK
SPI_SCK => ioctl_filesize[17]~reg0.CLK
SPI_SCK => ioctl_filesize[18]~reg0.CLK
SPI_SCK => ioctl_filesize[19]~reg0.CLK
SPI_SCK => ioctl_filesize[20]~reg0.CLK
SPI_SCK => ioctl_filesize[21]~reg0.CLK
SPI_SCK => ioctl_filesize[22]~reg0.CLK
SPI_SCK => ioctl_filesize[23]~reg0.CLK
SPI_SCK => ioctl_filesize[24]~reg0.CLK
SPI_SCK => ioctl_filesize[25]~reg0.CLK
SPI_SCK => ioctl_filesize[26]~reg0.CLK
SPI_SCK => ioctl_filesize[27]~reg0.CLK
SPI_SCK => ioctl_filesize[28]~reg0.CLK
SPI_SCK => ioctl_filesize[29]~reg0.CLK
SPI_SCK => ioctl_filesize[30]~reg0.CLK
SPI_SCK => ioctl_filesize[31]~reg0.CLK
SPI_SCK => uploading_reg.CLK
SPI_SCK => addr_reset.CLK
SPI_SCK => rclk.CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => sbuf[7].CLK
SPI_SCK => sbuf[8].CLK
SPI_SCK => sbuf[9].CLK
SPI_SCK => sbuf[10].CLK
SPI_SCK => sbuf[11].CLK
SPI_SCK => sbuf[12].CLK
SPI_SCK => sbuf[13].CLK
SPI_SCK => sbuf[14].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => bytecnt[0].CLK
SPI_SCK => bytecnt[1].CLK
SPI_SCK => bytecnt[2].CLK
SPI_SCK => bytecnt[3].CLK
SPI_SCK => bytecnt[4].CLK
SPI_SCK => bytecnt[5].CLK
SPI_SCK => bytecnt[6].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[0].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[1].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[2].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[3].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[4].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[5].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[6].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[7].CLK
SPI_SCK => reg_do.CLK
SPI_SCK => reg_do~en.CLK
SPI_SCK => SPI_TRANSMITTER.oe.CLK
SPI_SS2 => cnt[0].ACLR
SPI_SS2 => cnt[1].ACLR
SPI_SS2 => cnt[2].ACLR
SPI_SS2 => cnt[3].ACLR
SPI_SS2 => bytecnt[0].ACLR
SPI_SS2 => bytecnt[1].ACLR
SPI_SS2 => bytecnt[2].ACLR
SPI_SS2 => bytecnt[3].ACLR
SPI_SS2 => bytecnt[4].ACLR
SPI_SS2 => bytecnt[5].ACLR
SPI_SS2 => bytecnt[6].ACLR
SPI_SS2 => reg_do~en.ACLR
SPI_SS2 => SPI_TRANSMITTER.oe.ACLR
SPI_SS2 => SPI_TRANSMITTER.dout_r[7].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[6].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[5].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[4].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[3].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[2].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[1].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[0].ENA
SPI_SS2 => sbuf[14].ENA
SPI_SS2 => sbuf[13].ENA
SPI_SS2 => sbuf[12].ENA
SPI_SS2 => sbuf[11].ENA
SPI_SS2 => sbuf[10].ENA
SPI_SS2 => sbuf[9].ENA
SPI_SS2 => sbuf[8].ENA
SPI_SS2 => sbuf[7].ENA
SPI_SS2 => sbuf[6].ENA
SPI_SS2 => sbuf[5].ENA
SPI_SS2 => sbuf[4].ENA
SPI_SS2 => sbuf[3].ENA
SPI_SS2 => sbuf[2].ENA
SPI_SS2 => sbuf[1].ENA
SPI_SS2 => sbuf[0].ENA
SPI_SS2 => cmd[7].ENA
SPI_SS2 => cmd[6].ENA
SPI_SS2 => cmd[5].ENA
SPI_SS2 => cmd[4].ENA
SPI_SS2 => cmd[3].ENA
SPI_SS2 => cmd[2].ENA
SPI_SS2 => cmd[1].ENA
SPI_SS2 => cmd[0].ENA
SPI_SS2 => rclk.ENA
SPI_SS2 => addr_reset.ENA
SPI_SS2 => uploading_reg.ENA
SPI_SS2 => ioctl_filesize[31]~reg0.ENA
SPI_SS2 => ioctl_filesize[30]~reg0.ENA
SPI_SS2 => ioctl_filesize[29]~reg0.ENA
SPI_SS2 => ioctl_filesize[28]~reg0.ENA
SPI_SS2 => ioctl_filesize[27]~reg0.ENA
SPI_SS2 => ioctl_filesize[26]~reg0.ENA
SPI_SS2 => ioctl_filesize[25]~reg0.ENA
SPI_SS2 => ioctl_filesize[24]~reg0.ENA
SPI_SS2 => ioctl_filesize[23]~reg0.ENA
SPI_SS2 => ioctl_filesize[22]~reg0.ENA
SPI_SS2 => ioctl_filesize[21]~reg0.ENA
SPI_SS2 => ioctl_filesize[20]~reg0.ENA
SPI_SS2 => ioctl_filesize[19]~reg0.ENA
SPI_SS2 => ioctl_filesize[18]~reg0.ENA
SPI_SS2 => ioctl_filesize[17]~reg0.ENA
SPI_SS2 => ioctl_filesize[16]~reg0.ENA
SPI_SS2 => ioctl_filesize[15]~reg0.ENA
SPI_SS2 => ioctl_filesize[14]~reg0.ENA
SPI_SS2 => ioctl_filesize[13]~reg0.ENA
SPI_SS2 => ioctl_filesize[12]~reg0.ENA
SPI_SS2 => ioctl_filesize[11]~reg0.ENA
SPI_SS2 => ioctl_filesize[10]~reg0.ENA
SPI_SS2 => ioctl_filesize[9]~reg0.ENA
SPI_SS2 => ioctl_filesize[8]~reg0.ENA
SPI_SS2 => ioctl_filesize[7]~reg0.ENA
SPI_SS2 => ioctl_filesize[6]~reg0.ENA
SPI_SS2 => ioctl_filesize[5]~reg0.ENA
SPI_SS2 => ioctl_filesize[4]~reg0.ENA
SPI_SS2 => ioctl_filesize[3]~reg0.ENA
SPI_SS2 => ioctl_filesize[2]~reg0.ENA
SPI_SS2 => ioctl_filesize[1]~reg0.ENA
SPI_SS2 => ioctl_filesize[0]~reg0.ENA
SPI_SS2 => ioctl_fileext[23]~reg0.ENA
SPI_SS2 => ioctl_fileext[22]~reg0.ENA
SPI_SS2 => ioctl_fileext[21]~reg0.ENA
SPI_SS2 => ioctl_fileext[20]~reg0.ENA
SPI_SS2 => ioctl_fileext[19]~reg0.ENA
SPI_SS2 => ioctl_fileext[18]~reg0.ENA
SPI_SS2 => ioctl_fileext[17]~reg0.ENA
SPI_SS2 => ioctl_fileext[16]~reg0.ENA
SPI_SS2 => ioctl_fileext[15]~reg0.ENA
SPI_SS2 => ioctl_fileext[14]~reg0.ENA
SPI_SS2 => ioctl_fileext[13]~reg0.ENA
SPI_SS2 => ioctl_fileext[12]~reg0.ENA
SPI_SS2 => ioctl_fileext[11]~reg0.ENA
SPI_SS2 => ioctl_fileext[10]~reg0.ENA
SPI_SS2 => ioctl_fileext[9]~reg0.ENA
SPI_SS2 => ioctl_fileext[8]~reg0.ENA
SPI_SS2 => ioctl_fileext[7]~reg0.ENA
SPI_SS2 => ioctl_fileext[6]~reg0.ENA
SPI_SS2 => ioctl_fileext[5]~reg0.ENA
SPI_SS2 => ioctl_fileext[4]~reg0.ENA
SPI_SS2 => ioctl_fileext[3]~reg0.ENA
SPI_SS2 => ioctl_fileext[2]~reg0.ENA
SPI_SS2 => ioctl_fileext[1]~reg0.ENA
SPI_SS2 => ioctl_fileext[0]~reg0.ENA
SPI_SS2 => ioctl_index[7]~reg0.ENA
SPI_SS2 => ioctl_index[6]~reg0.ENA
SPI_SS2 => ioctl_index[5]~reg0.ENA
SPI_SS2 => ioctl_index[4]~reg0.ENA
SPI_SS2 => ioctl_index[3]~reg0.ENA
SPI_SS2 => ioctl_index[2]~reg0.ENA
SPI_SS2 => ioctl_index[1]~reg0.ENA
SPI_SS2 => ioctl_index[0]~reg0.ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => downloading_reg.ENA
SPI_SS4 => ~NO_FANOUT~
SPI_DI => cmd.DATAB
SPI_DI => addr_reset.OUTPUTSELECT
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => ioctl_index.DATAB
SPI_DI => data_w.DATAB
SPI_DI => downloading_reg.DATAB
SPI_DI => uploading_reg.DATAB
SPI_DI => Equal1.IN15
SPI_DI => sbuf[0].DATAIN
SPI_DO <> SPI_DO
QCSn => ~NO_FANOUT~
QSCK => ~NO_FANOUT~
QDAT[0] => ~NO_FANOUT~
QDAT[1] => ~NO_FANOUT~
QDAT[2] => ~NO_FANOUT~
QDAT[3] => ~NO_FANOUT~
clkref_n => rd_int.OUTPUTSELECT
clkref_n => wr_int.OUTPUTSELECT
clkref_n => wr_int_direct.OUTPUTSELECT
clkref_n => wr_int_qspi.OUTPUTSELECT
clkref_n => ioctl_wr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => ioctl_dout[0]~reg0.ENA
clkref_n => ioctl_dout[1]~reg0.ENA
clkref_n => ioctl_dout[2]~reg0.ENA
clkref_n => ioctl_dout[3]~reg0.ENA
clkref_n => ioctl_dout[4]~reg0.ENA
clkref_n => ioctl_dout[5]~reg0.ENA
clkref_n => ioctl_dout[6]~reg0.ENA
clkref_n => ioctl_dout[7]~reg0.ENA
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_upload <= ioctl_upload~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= ioctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[25] <= ioctl_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[26] <= ioctl_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_din[0] => Selector7.IN5
ioctl_din[1] => Selector6.IN6
ioctl_din[2] => Selector5.IN6
ioctl_din[3] => Selector4.IN6
ioctl_din[4] => Selector3.IN6
ioctl_din[5] => Selector2.IN6
ioctl_din[6] => Selector1.IN6
ioctl_din[7] => Selector0.IN6
ioctl_fileext[0] <= ioctl_fileext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[1] <= ioctl_fileext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[2] <= ioctl_fileext[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[3] <= ioctl_fileext[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[4] <= ioctl_fileext[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[5] <= ioctl_fileext[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[6] <= ioctl_fileext[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[7] <= ioctl_fileext[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[8] <= ioctl_fileext[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[9] <= ioctl_fileext[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[10] <= ioctl_fileext[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[11] <= ioctl_fileext[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[12] <= ioctl_fileext[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[13] <= ioctl_fileext[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[14] <= ioctl_fileext[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[15] <= ioctl_fileext[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[16] <= ioctl_fileext[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[17] <= ioctl_fileext[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[18] <= ioctl_fileext[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[19] <= ioctl_fileext[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[20] <= ioctl_fileext[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[21] <= ioctl_fileext[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[22] <= ioctl_fileext[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[23] <= ioctl_fileext[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[0] <= ioctl_filesize[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[1] <= ioctl_filesize[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[2] <= ioctl_filesize[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[3] <= ioctl_filesize[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[4] <= ioctl_filesize[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[5] <= ioctl_filesize[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[6] <= ioctl_filesize[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[7] <= ioctl_filesize[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[8] <= ioctl_filesize[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[9] <= ioctl_filesize[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[10] <= ioctl_filesize[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[11] <= ioctl_filesize[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[12] <= ioctl_filesize[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[13] <= ioctl_filesize[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[14] <= ioctl_filesize[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[15] <= ioctl_filesize[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[16] <= ioctl_filesize[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[17] <= ioctl_filesize[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[18] <= ioctl_filesize[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[19] <= ioctl_filesize[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[20] <= ioctl_filesize[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[21] <= ioctl_filesize[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[22] <= ioctl_filesize[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[23] <= ioctl_filesize[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[24] <= ioctl_filesize[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[25] <= ioctl_filesize[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[26] <= ioctl_filesize[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[27] <= ioctl_filesize[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[28] <= ioctl_filesize[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[29] <= ioctl_filesize[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[30] <= ioctl_filesize[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[31] <= ioctl_filesize[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdd_clk => ~NO_FANOUT~
hdd_cmd_req => ~NO_FANOUT~
hdd_cdda_req => Selector7.IN6
hdd_dat_req => ~NO_FANOUT~
hdd_cdda_wr <= <GND>
hdd_status_wr <= <GND>
hdd_addr[0] <= <GND>
hdd_addr[1] <= <GND>
hdd_addr[2] <= <GND>
hdd_wr <= <GND>
hdd_data_out[0] <= <GND>
hdd_data_out[1] <= <GND>
hdd_data_out[2] <= <GND>
hdd_data_out[3] <= <GND>
hdd_data_out[4] <= <GND>
hdd_data_out[5] <= <GND>
hdd_data_out[6] <= <GND>
hdd_data_out[7] <= <GND>
hdd_data_out[8] <= <GND>
hdd_data_out[9] <= <GND>
hdd_data_out[10] <= <GND>
hdd_data_out[11] <= <GND>
hdd_data_out[12] <= <GND>
hdd_data_out[13] <= <GND>
hdd_data_out[14] <= <GND>
hdd_data_out[15] <= <GND>
hdd_data_in[0] => dout_r.DATAB
hdd_data_in[1] => dout_r.DATAB
hdd_data_in[2] => dout_r.DATAB
hdd_data_in[3] => dout_r.DATAB
hdd_data_in[4] => dout_r.DATAB
hdd_data_in[5] => dout_r.DATAB
hdd_data_in[6] => dout_r.DATAB
hdd_data_in[7] => dout_r.DATAB
hdd_data_in[8] => dout_r.DATAA
hdd_data_in[9] => dout_r.DATAA
hdd_data_in[10] => dout_r.DATAA
hdd_data_in[11] => dout_r.DATAA
hdd_data_in[12] => dout_r.DATAA
hdd_data_in[13] => dout_r.DATAA
hdd_data_in[14] => dout_r.DATAA
hdd_data_in[15] => dout_r.DATAA
hdd_data_rd <= <GND>
hdd_data_wr <= <GND>
hdd0_ena[0] <= <GND>
hdd0_ena[1] <= <GND>
hdd1_ena[0] <= <GND>
hdd1_ena[1] <= <GND>


|SVI328|sviKeyboard:KeyboardSVI
clk => svi_matrix[10][1].CLK
clk => svi_matrix[10][2].CLK
clk => svi_matrix[10][3].CLK
clk => svi_matrix[10][4].CLK
clk => svi_matrix[9][1].CLK
clk => svi_matrix[9][3].CLK
clk => svi_matrix[9][5].CLK
clk => svi_matrix[9][7].CLK
clk => svi_matrix[8][0].CLK
clk => svi_matrix[8][1].CLK
clk => svi_matrix[8][2].CLK
clk => svi_matrix[8][3].CLK
clk => svi_matrix[8][7].CLK
clk => svi_matrix[7][0].CLK
clk => svi_matrix[7][1].CLK
clk => svi_matrix[7][2].CLK
clk => svi_matrix[7][3].CLK
clk => svi_matrix[7][4].CLK
clk => svi_matrix[7][5].CLK
clk => svi_matrix[7][7].CLK
clk => svi_matrix[6][0].CLK
clk => svi_matrix[6][1].CLK
clk => svi_matrix[6][2].CLK
clk => svi_matrix[6][3].CLK
clk => svi_matrix[6][4].CLK
clk => svi_matrix[6][5].CLK
clk => svi_matrix[6][6].CLK
clk => svi_matrix[6][7].CLK
clk => svi_matrix[5][0].CLK
clk => svi_matrix[5][1].CLK
clk => svi_matrix[5][2].CLK
clk => svi_matrix[5][3].CLK
clk => svi_matrix[5][4].CLK
clk => svi_matrix[5][5].CLK
clk => svi_matrix[5][6].CLK
clk => svi_matrix[5][7].CLK
clk => svi_matrix[4][0].CLK
clk => svi_matrix[4][1].CLK
clk => svi_matrix[4][2].CLK
clk => svi_matrix[4][3].CLK
clk => svi_matrix[4][4].CLK
clk => svi_matrix[4][5].CLK
clk => svi_matrix[4][6].CLK
clk => svi_matrix[4][7].CLK
clk => svi_matrix[3][0].CLK
clk => svi_matrix[3][1].CLK
clk => svi_matrix[3][2].CLK
clk => svi_matrix[3][3].CLK
clk => svi_matrix[3][4].CLK
clk => svi_matrix[3][5].CLK
clk => svi_matrix[3][6].CLK
clk => svi_matrix[3][7].CLK
clk => svi_matrix[2][0].CLK
clk => svi_matrix[2][1].CLK
clk => svi_matrix[2][2].CLK
clk => svi_matrix[2][3].CLK
clk => svi_matrix[2][4].CLK
clk => svi_matrix[2][5].CLK
clk => svi_matrix[2][6].CLK
clk => svi_matrix[2][7].CLK
clk => svi_matrix[1][0].CLK
clk => svi_matrix[1][1].CLK
clk => svi_matrix[1][2].CLK
clk => svi_matrix[1][3].CLK
clk => svi_matrix[1][4].CLK
clk => svi_matrix[1][5].CLK
clk => svi_matrix[1][6].CLK
clk => svi_matrix[1][7].CLK
clk => svi_matrix[0][0].CLK
clk => svi_matrix[0][1].CLK
clk => svi_matrix[0][2].CLK
clk => svi_matrix[0][3].CLK
clk => svi_matrix[0][4].CLK
clk => svi_matrix[0][5].CLK
clk => svi_matrix[0][6].CLK
clk => svi_matrix[0][7].CLK
reset => svi_matrix[10][1].ACLR
reset => svi_matrix[10][2].ACLR
reset => svi_matrix[10][3].ACLR
reset => svi_matrix[10][4].ACLR
reset => svi_matrix[9][1].ACLR
reset => svi_matrix[9][3].ACLR
reset => svi_matrix[9][5].ACLR
reset => svi_matrix[9][7].ACLR
reset => svi_matrix[8][0].ACLR
reset => svi_matrix[8][1].ACLR
reset => svi_matrix[8][2].ACLR
reset => svi_matrix[8][3].ACLR
reset => svi_matrix[8][7].ACLR
reset => svi_matrix[7][0].ACLR
reset => svi_matrix[7][1].ACLR
reset => svi_matrix[7][2].ACLR
reset => svi_matrix[7][3].ACLR
reset => svi_matrix[7][4].ACLR
reset => svi_matrix[7][5].ACLR
reset => svi_matrix[7][7].ACLR
reset => svi_matrix[6][0].ACLR
reset => svi_matrix[6][1].ACLR
reset => svi_matrix[6][2].ACLR
reset => svi_matrix[6][3].ACLR
reset => svi_matrix[6][4].ACLR
reset => svi_matrix[6][5].ACLR
reset => svi_matrix[6][6].ACLR
reset => svi_matrix[6][7].ACLR
reset => svi_matrix[5][0].ACLR
reset => svi_matrix[5][1].ACLR
reset => svi_matrix[5][2].ACLR
reset => svi_matrix[5][3].ACLR
reset => svi_matrix[5][4].ACLR
reset => svi_matrix[5][5].ACLR
reset => svi_matrix[5][6].ACLR
reset => svi_matrix[5][7].ACLR
reset => svi_matrix[4][0].ACLR
reset => svi_matrix[4][1].ACLR
reset => svi_matrix[4][2].ACLR
reset => svi_matrix[4][3].ACLR
reset => svi_matrix[4][4].ACLR
reset => svi_matrix[4][5].ACLR
reset => svi_matrix[4][6].ACLR
reset => svi_matrix[4][7].ACLR
reset => svi_matrix[3][0].ACLR
reset => svi_matrix[3][1].ACLR
reset => svi_matrix[3][2].ACLR
reset => svi_matrix[3][3].ACLR
reset => svi_matrix[3][4].ACLR
reset => svi_matrix[3][5].ACLR
reset => svi_matrix[3][6].ACLR
reset => svi_matrix[3][7].ACLR
reset => svi_matrix[2][0].ACLR
reset => svi_matrix[2][1].ACLR
reset => svi_matrix[2][2].ACLR
reset => svi_matrix[2][3].ACLR
reset => svi_matrix[2][4].ACLR
reset => svi_matrix[2][5].ACLR
reset => svi_matrix[2][6].ACLR
reset => svi_matrix[2][7].ACLR
reset => svi_matrix[1][0].ACLR
reset => svi_matrix[1][1].ACLR
reset => svi_matrix[1][2].ACLR
reset => svi_matrix[1][3].ACLR
reset => svi_matrix[1][4].ACLR
reset => svi_matrix[1][5].ACLR
reset => svi_matrix[1][6].ACLR
reset => svi_matrix[1][7].ACLR
reset => svi_matrix[0][0].ACLR
reset => svi_matrix[0][1].ACLR
reset => svi_matrix[0][2].ACLR
reset => svi_matrix[0][3].ACLR
reset => svi_matrix[0][4].ACLR
reset => svi_matrix[0][5].ACLR
reset => svi_matrix[0][6].ACLR
reset => svi_matrix[0][7].ACLR
key[0] => Mux8.IN7
key[0] => Mux9.IN7
key[0] => Mux10.IN7
key[0] => Mux11.IN7
key[0] => Mux12.IN7
key[0] => Mux13.IN7
key[0] => Mux14.IN7
key[0] => Mux15.IN7
key[0] => Mux16.IN7
key[0] => Mux17.IN7
key[0] => Mux18.IN7
key[0] => Mux19.IN7
key[0] => Mux20.IN7
key[0] => Mux21.IN7
key[0] => Mux22.IN7
key[0] => Mux23.IN7
key[0] => Mux24.IN7
key[0] => Mux25.IN7
key[0] => Mux26.IN7
key[0] => Mux27.IN7
key[0] => Mux28.IN7
key[0] => Mux29.IN7
key[0] => Mux30.IN7
key[0] => Mux31.IN7
key[0] => Mux32.IN7
key[0] => Mux33.IN7
key[0] => Mux34.IN7
key[0] => Mux35.IN7
key[0] => Mux36.IN7
key[0] => Mux37.IN7
key[0] => Mux38.IN7
key[0] => Mux39.IN7
key[0] => Mux40.IN7
key[0] => Mux41.IN7
key[0] => Mux42.IN7
key[0] => Mux43.IN7
key[0] => Mux44.IN7
key[0] => Mux45.IN7
key[0] => Mux46.IN7
key[0] => Mux47.IN7
key[0] => Mux48.IN7
key[0] => Mux49.IN7
key[0] => Mux50.IN7
key[0] => Mux51.IN7
key[0] => Mux52.IN7
key[0] => Mux53.IN7
key[0] => Mux54.IN7
key[0] => Mux55.IN7
key[0] => Mux56.IN7
key[0] => Mux57.IN7
key[0] => Mux58.IN7
key[0] => Mux59.IN7
key[0] => Mux60.IN7
key[0] => Mux61.IN7
key[0] => Mux62.IN7
key[0] => Mux63.IN7
key[0] => Mux64.IN7
key[0] => Mux65.IN7
key[0] => Mux66.IN7
key[0] => Mux67.IN7
key[0] => Mux68.IN7
key[0] => Mux69.IN7
key[0] => Mux70.IN7
key[0] => Mux71.IN7
key[0] => Mux72.IN7
key[0] => Mux73.IN7
key[0] => Mux74.IN7
key[0] => Mux75.IN7
key[0] => Mux76.IN7
key[0] => Mux77.IN7
key[0] => Mux78.IN7
key[0] => Mux79.IN7
key[0] => Mux80.IN7
key[0] => Mux81.IN7
key[0] => Mux82.IN7
key[0] => Mux83.IN7
key[1] => Mux8.IN6
key[1] => Mux9.IN6
key[1] => Mux10.IN6
key[1] => Mux11.IN6
key[1] => Mux12.IN6
key[1] => Mux13.IN6
key[1] => Mux14.IN6
key[1] => Mux15.IN6
key[1] => Mux16.IN6
key[1] => Mux17.IN6
key[1] => Mux18.IN6
key[1] => Mux19.IN6
key[1] => Mux20.IN6
key[1] => Mux21.IN6
key[1] => Mux22.IN6
key[1] => Mux23.IN6
key[1] => Mux24.IN6
key[1] => Mux25.IN6
key[1] => Mux26.IN6
key[1] => Mux27.IN6
key[1] => Mux28.IN6
key[1] => Mux29.IN6
key[1] => Mux30.IN6
key[1] => Mux31.IN6
key[1] => Mux32.IN6
key[1] => Mux33.IN6
key[1] => Mux34.IN6
key[1] => Mux35.IN6
key[1] => Mux36.IN6
key[1] => Mux37.IN6
key[1] => Mux38.IN6
key[1] => Mux39.IN6
key[1] => Mux40.IN6
key[1] => Mux41.IN6
key[1] => Mux42.IN6
key[1] => Mux43.IN6
key[1] => Mux44.IN6
key[1] => Mux45.IN6
key[1] => Mux46.IN6
key[1] => Mux47.IN6
key[1] => Mux48.IN6
key[1] => Mux49.IN6
key[1] => Mux50.IN6
key[1] => Mux51.IN6
key[1] => Mux52.IN6
key[1] => Mux53.IN6
key[1] => Mux54.IN6
key[1] => Mux55.IN6
key[1] => Mux56.IN6
key[1] => Mux57.IN6
key[1] => Mux58.IN6
key[1] => Mux59.IN6
key[1] => Mux60.IN6
key[1] => Mux61.IN6
key[1] => Mux62.IN6
key[1] => Mux63.IN6
key[1] => Mux64.IN6
key[1] => Mux65.IN6
key[1] => Mux66.IN6
key[1] => Mux67.IN6
key[1] => Mux68.IN6
key[1] => Mux69.IN6
key[1] => Mux70.IN6
key[1] => Mux71.IN6
key[1] => Mux72.IN6
key[1] => Mux73.IN6
key[1] => Mux74.IN6
key[1] => Mux75.IN6
key[1] => Mux76.IN6
key[1] => Mux77.IN6
key[1] => Mux78.IN6
key[1] => Mux79.IN6
key[1] => Mux80.IN6
key[1] => Mux81.IN6
key[1] => Mux82.IN6
key[1] => Mux83.IN6
key[2] => Mux8.IN5
key[2] => Mux9.IN5
key[2] => Mux10.IN5
key[2] => Mux11.IN5
key[2] => Mux12.IN5
key[2] => Mux13.IN5
key[2] => Mux14.IN5
key[2] => Mux15.IN5
key[2] => Mux16.IN5
key[2] => Mux17.IN5
key[2] => Mux18.IN5
key[2] => Mux19.IN5
key[2] => Mux20.IN5
key[2] => Mux21.IN5
key[2] => Mux22.IN5
key[2] => Mux23.IN5
key[2] => Mux24.IN5
key[2] => Mux25.IN5
key[2] => Mux26.IN5
key[2] => Mux27.IN5
key[2] => Mux28.IN5
key[2] => Mux29.IN5
key[2] => Mux30.IN5
key[2] => Mux31.IN5
key[2] => Mux32.IN5
key[2] => Mux33.IN5
key[2] => Mux34.IN5
key[2] => Mux35.IN5
key[2] => Mux36.IN5
key[2] => Mux37.IN5
key[2] => Mux38.IN5
key[2] => Mux39.IN5
key[2] => Mux40.IN5
key[2] => Mux41.IN5
key[2] => Mux42.IN5
key[2] => Mux43.IN5
key[2] => Mux44.IN5
key[2] => Mux45.IN5
key[2] => Mux46.IN5
key[2] => Mux47.IN5
key[2] => Mux48.IN5
key[2] => Mux49.IN5
key[2] => Mux50.IN5
key[2] => Mux51.IN5
key[2] => Mux52.IN5
key[2] => Mux53.IN5
key[2] => Mux54.IN5
key[2] => Mux55.IN5
key[2] => Mux56.IN5
key[2] => Mux57.IN5
key[2] => Mux58.IN5
key[2] => Mux59.IN5
key[2] => Mux60.IN5
key[2] => Mux61.IN5
key[2] => Mux62.IN5
key[2] => Mux63.IN5
key[2] => Mux64.IN5
key[2] => Mux65.IN5
key[2] => Mux66.IN5
key[2] => Mux67.IN5
key[2] => Mux68.IN5
key[2] => Mux69.IN5
key[2] => Mux70.IN5
key[2] => Mux71.IN5
key[2] => Mux72.IN5
key[2] => Mux73.IN5
key[2] => Mux74.IN5
key[2] => Mux75.IN5
key[2] => Mux76.IN5
key[2] => Mux77.IN5
key[2] => Mux78.IN5
key[2] => Mux79.IN5
key[2] => Mux80.IN5
key[2] => Mux81.IN5
key[2] => Mux82.IN5
key[2] => Mux83.IN5
key[3] => Mux8.IN4
key[3] => Mux9.IN4
key[3] => Mux10.IN4
key[3] => Mux11.IN4
key[3] => Mux12.IN4
key[3] => Mux13.IN4
key[3] => Mux14.IN4
key[3] => Mux15.IN4
key[3] => Mux16.IN4
key[3] => Mux17.IN4
key[3] => Mux18.IN4
key[3] => Mux19.IN4
key[3] => Mux20.IN4
key[3] => Mux21.IN4
key[3] => Mux22.IN4
key[3] => Mux23.IN4
key[3] => Mux24.IN4
key[3] => Mux25.IN4
key[3] => Mux26.IN4
key[3] => Mux27.IN4
key[3] => Mux28.IN4
key[3] => Mux29.IN4
key[3] => Mux30.IN4
key[3] => Mux31.IN4
key[3] => Mux32.IN4
key[3] => Mux33.IN4
key[3] => Mux34.IN4
key[3] => Mux35.IN4
key[3] => Mux36.IN4
key[3] => Mux37.IN4
key[3] => Mux38.IN4
key[3] => Mux39.IN4
key[3] => Mux40.IN4
key[3] => Mux41.IN4
key[3] => Mux42.IN4
key[3] => Mux43.IN4
key[3] => Mux44.IN4
key[3] => Mux45.IN4
key[3] => Mux46.IN4
key[3] => Mux47.IN4
key[3] => Mux48.IN4
key[3] => Mux49.IN4
key[3] => Mux50.IN4
key[3] => Mux51.IN4
key[3] => Mux52.IN4
key[3] => Mux53.IN4
key[3] => Mux54.IN4
key[3] => Mux55.IN4
key[3] => Mux56.IN4
key[3] => Mux57.IN4
key[3] => Mux58.IN4
key[3] => Mux59.IN4
key[3] => Mux60.IN4
key[3] => Mux61.IN4
key[3] => Mux62.IN4
key[3] => Mux63.IN4
key[3] => Mux64.IN4
key[3] => Mux65.IN4
key[3] => Mux66.IN4
key[3] => Mux67.IN4
key[3] => Mux68.IN4
key[3] => Mux69.IN4
key[3] => Mux70.IN4
key[3] => Mux71.IN4
key[3] => Mux72.IN4
key[3] => Mux73.IN4
key[3] => Mux74.IN4
key[3] => Mux75.IN4
key[3] => Mux76.IN4
key[3] => Mux77.IN4
key[3] => Mux78.IN4
key[3] => Mux79.IN4
key[3] => Mux80.IN4
key[3] => Mux81.IN4
key[3] => Mux82.IN4
key[3] => Mux83.IN4
key[4] => Mux8.IN3
key[4] => Mux9.IN3
key[4] => Mux10.IN3
key[4] => Mux11.IN3
key[4] => Mux12.IN3
key[4] => Mux13.IN3
key[4] => Mux14.IN3
key[4] => Mux15.IN3
key[4] => Mux16.IN3
key[4] => Mux17.IN3
key[4] => Mux18.IN3
key[4] => Mux19.IN3
key[4] => Mux20.IN3
key[4] => Mux21.IN3
key[4] => Mux22.IN3
key[4] => Mux23.IN3
key[4] => Mux24.IN3
key[4] => Mux25.IN3
key[4] => Mux26.IN3
key[4] => Mux27.IN3
key[4] => Mux28.IN3
key[4] => Mux29.IN3
key[4] => Mux30.IN3
key[4] => Mux31.IN3
key[4] => Mux32.IN3
key[4] => Mux33.IN3
key[4] => Mux34.IN3
key[4] => Mux35.IN3
key[4] => Mux36.IN3
key[4] => Mux37.IN3
key[4] => Mux38.IN3
key[4] => Mux39.IN3
key[4] => Mux40.IN3
key[4] => Mux41.IN3
key[4] => Mux42.IN3
key[4] => Mux43.IN3
key[4] => Mux44.IN3
key[4] => Mux45.IN3
key[4] => Mux46.IN3
key[4] => Mux47.IN3
key[4] => Mux48.IN3
key[4] => Mux49.IN3
key[4] => Mux50.IN3
key[4] => Mux51.IN3
key[4] => Mux52.IN3
key[4] => Mux53.IN3
key[4] => Mux54.IN3
key[4] => Mux55.IN3
key[4] => Mux56.IN3
key[4] => Mux57.IN3
key[4] => Mux58.IN3
key[4] => Mux59.IN3
key[4] => Mux60.IN3
key[4] => Mux61.IN3
key[4] => Mux62.IN3
key[4] => Mux63.IN3
key[4] => Mux64.IN3
key[4] => Mux65.IN3
key[4] => Mux66.IN3
key[4] => Mux67.IN3
key[4] => Mux68.IN3
key[4] => Mux69.IN3
key[4] => Mux70.IN3
key[4] => Mux71.IN3
key[4] => Mux72.IN3
key[4] => Mux73.IN3
key[4] => Mux74.IN3
key[4] => Mux75.IN3
key[4] => Mux76.IN3
key[4] => Mux77.IN3
key[4] => Mux78.IN3
key[4] => Mux79.IN3
key[4] => Mux80.IN3
key[4] => Mux81.IN3
key[4] => Mux82.IN3
key[4] => Mux83.IN3
key[5] => Mux8.IN2
key[5] => Mux9.IN2
key[5] => Mux10.IN2
key[5] => Mux11.IN2
key[5] => Mux12.IN2
key[5] => Mux13.IN2
key[5] => Mux14.IN2
key[5] => Mux15.IN2
key[5] => Mux16.IN2
key[5] => Mux17.IN2
key[5] => Mux18.IN2
key[5] => Mux19.IN2
key[5] => Mux20.IN2
key[5] => Mux21.IN2
key[5] => Mux22.IN2
key[5] => Mux23.IN2
key[5] => Mux24.IN2
key[5] => Mux25.IN2
key[5] => Mux26.IN2
key[5] => Mux27.IN2
key[5] => Mux28.IN2
key[5] => Mux29.IN2
key[5] => Mux30.IN2
key[5] => Mux31.IN2
key[5] => Mux32.IN2
key[5] => Mux33.IN2
key[5] => Mux34.IN2
key[5] => Mux35.IN2
key[5] => Mux36.IN2
key[5] => Mux37.IN2
key[5] => Mux38.IN2
key[5] => Mux39.IN2
key[5] => Mux40.IN2
key[5] => Mux41.IN2
key[5] => Mux42.IN2
key[5] => Mux43.IN2
key[5] => Mux44.IN2
key[5] => Mux45.IN2
key[5] => Mux46.IN2
key[5] => Mux47.IN2
key[5] => Mux48.IN2
key[5] => Mux49.IN2
key[5] => Mux50.IN2
key[5] => Mux51.IN2
key[5] => Mux52.IN2
key[5] => Mux53.IN2
key[5] => Mux54.IN2
key[5] => Mux55.IN2
key[5] => Mux56.IN2
key[5] => Mux57.IN2
key[5] => Mux58.IN2
key[5] => Mux59.IN2
key[5] => Mux60.IN2
key[5] => Mux61.IN2
key[5] => Mux62.IN2
key[5] => Mux63.IN2
key[5] => Mux64.IN2
key[5] => Mux65.IN2
key[5] => Mux66.IN2
key[5] => Mux67.IN2
key[5] => Mux68.IN2
key[5] => Mux69.IN2
key[5] => Mux70.IN2
key[5] => Mux71.IN2
key[5] => Mux72.IN2
key[5] => Mux73.IN2
key[5] => Mux74.IN2
key[5] => Mux75.IN2
key[5] => Mux76.IN2
key[5] => Mux77.IN2
key[5] => Mux78.IN2
key[5] => Mux79.IN2
key[5] => Mux80.IN2
key[5] => Mux81.IN2
key[5] => Mux82.IN2
key[5] => Mux83.IN2
key[6] => Mux8.IN1
key[6] => Mux9.IN1
key[6] => Mux10.IN1
key[6] => Mux11.IN1
key[6] => Mux12.IN1
key[6] => Mux13.IN1
key[6] => Mux14.IN1
key[6] => Mux15.IN1
key[6] => Mux16.IN1
key[6] => Mux17.IN1
key[6] => Mux18.IN1
key[6] => Mux19.IN1
key[6] => Mux20.IN1
key[6] => Mux21.IN1
key[6] => Mux22.IN1
key[6] => Mux23.IN1
key[6] => Mux24.IN1
key[6] => Mux25.IN1
key[6] => Mux26.IN1
key[6] => Mux27.IN1
key[6] => Mux28.IN1
key[6] => Mux29.IN1
key[6] => Mux30.IN1
key[6] => Mux31.IN1
key[6] => Mux32.IN1
key[6] => Mux33.IN1
key[6] => Mux34.IN1
key[6] => Mux35.IN1
key[6] => Mux36.IN1
key[6] => Mux37.IN1
key[6] => Mux38.IN1
key[6] => Mux39.IN1
key[6] => Mux40.IN1
key[6] => Mux41.IN1
key[6] => Mux42.IN1
key[6] => Mux43.IN1
key[6] => Mux44.IN1
key[6] => Mux45.IN1
key[6] => Mux46.IN1
key[6] => Mux47.IN1
key[6] => Mux48.IN1
key[6] => Mux49.IN1
key[6] => Mux50.IN1
key[6] => Mux51.IN1
key[6] => Mux52.IN1
key[6] => Mux53.IN1
key[6] => Mux54.IN1
key[6] => Mux55.IN1
key[6] => Mux56.IN1
key[6] => Mux57.IN1
key[6] => Mux58.IN1
key[6] => Mux59.IN1
key[6] => Mux60.IN1
key[6] => Mux61.IN1
key[6] => Mux62.IN1
key[6] => Mux63.IN1
key[6] => Mux64.IN1
key[6] => Mux65.IN1
key[6] => Mux66.IN1
key[6] => Mux67.IN1
key[6] => Mux68.IN1
key[6] => Mux69.IN1
key[6] => Mux70.IN1
key[6] => Mux71.IN1
key[6] => Mux72.IN1
key[6] => Mux73.IN1
key[6] => Mux74.IN1
key[6] => Mux75.IN1
key[6] => Mux76.IN1
key[6] => Mux77.IN1
key[6] => Mux78.IN1
key[6] => Mux79.IN1
key[6] => Mux80.IN1
key[6] => Mux81.IN1
key[6] => Mux82.IN1
key[6] => Mux83.IN1
key[7] => Mux8.IN0
key[7] => Mux9.IN0
key[7] => Mux10.IN0
key[7] => Mux11.IN0
key[7] => Mux12.IN0
key[7] => Mux13.IN0
key[7] => Mux14.IN0
key[7] => Mux15.IN0
key[7] => Mux16.IN0
key[7] => Mux17.IN0
key[7] => Mux18.IN0
key[7] => Mux19.IN0
key[7] => Mux20.IN0
key[7] => Mux21.IN0
key[7] => Mux22.IN0
key[7] => Mux23.IN0
key[7] => Mux24.IN0
key[7] => Mux25.IN0
key[7] => Mux26.IN0
key[7] => Mux27.IN0
key[7] => Mux28.IN0
key[7] => Mux29.IN0
key[7] => Mux30.IN0
key[7] => Mux31.IN0
key[7] => Mux32.IN0
key[7] => Mux33.IN0
key[7] => Mux34.IN0
key[7] => Mux35.IN0
key[7] => Mux36.IN0
key[7] => Mux37.IN0
key[7] => Mux38.IN0
key[7] => Mux39.IN0
key[7] => Mux40.IN0
key[7] => Mux41.IN0
key[7] => Mux42.IN0
key[7] => Mux43.IN0
key[7] => Mux44.IN0
key[7] => Mux45.IN0
key[7] => Mux46.IN0
key[7] => Mux47.IN0
key[7] => Mux48.IN0
key[7] => Mux49.IN0
key[7] => Mux50.IN0
key[7] => Mux51.IN0
key[7] => Mux52.IN0
key[7] => Mux53.IN0
key[7] => Mux54.IN0
key[7] => Mux55.IN0
key[7] => Mux56.IN0
key[7] => Mux57.IN0
key[7] => Mux58.IN0
key[7] => Mux59.IN0
key[7] => Mux60.IN0
key[7] => Mux61.IN0
key[7] => Mux62.IN0
key[7] => Mux63.IN0
key[7] => Mux64.IN0
key[7] => Mux65.IN0
key[7] => Mux66.IN0
key[7] => Mux67.IN0
key[7] => Mux68.IN0
key[7] => Mux69.IN0
key[7] => Mux70.IN0
key[7] => Mux71.IN0
key[7] => Mux72.IN0
key[7] => Mux73.IN0
key[7] => Mux74.IN0
key[7] => Mux75.IN0
key[7] => Mux76.IN0
key[7] => Mux77.IN0
key[7] => Mux78.IN0
key[7] => Mux79.IN0
key[7] => Mux80.IN0
key[7] => Mux81.IN0
key[7] => Mux82.IN0
key[7] => Mux83.IN0
strobe => svi_matrix[0][7].ENA
strobe => svi_matrix[0][6].ENA
strobe => svi_matrix[0][5].ENA
strobe => svi_matrix[0][4].ENA
strobe => svi_matrix[0][3].ENA
strobe => svi_matrix[0][2].ENA
strobe => svi_matrix[0][1].ENA
strobe => svi_matrix[0][0].ENA
strobe => svi_matrix[1][7].ENA
strobe => svi_matrix[1][6].ENA
strobe => svi_matrix[1][5].ENA
strobe => svi_matrix[1][4].ENA
strobe => svi_matrix[1][3].ENA
strobe => svi_matrix[1][2].ENA
strobe => svi_matrix[1][1].ENA
strobe => svi_matrix[1][0].ENA
strobe => svi_matrix[2][7].ENA
strobe => svi_matrix[2][6].ENA
strobe => svi_matrix[2][5].ENA
strobe => svi_matrix[2][4].ENA
strobe => svi_matrix[2][3].ENA
strobe => svi_matrix[2][2].ENA
strobe => svi_matrix[2][1].ENA
strobe => svi_matrix[2][0].ENA
strobe => svi_matrix[3][7].ENA
strobe => svi_matrix[3][6].ENA
strobe => svi_matrix[3][5].ENA
strobe => svi_matrix[3][4].ENA
strobe => svi_matrix[3][3].ENA
strobe => svi_matrix[3][2].ENA
strobe => svi_matrix[3][1].ENA
strobe => svi_matrix[3][0].ENA
strobe => svi_matrix[4][7].ENA
strobe => svi_matrix[4][6].ENA
strobe => svi_matrix[4][5].ENA
strobe => svi_matrix[4][4].ENA
strobe => svi_matrix[4][3].ENA
strobe => svi_matrix[4][2].ENA
strobe => svi_matrix[4][1].ENA
strobe => svi_matrix[4][0].ENA
strobe => svi_matrix[5][7].ENA
strobe => svi_matrix[5][6].ENA
strobe => svi_matrix[5][5].ENA
strobe => svi_matrix[5][4].ENA
strobe => svi_matrix[5][3].ENA
strobe => svi_matrix[5][2].ENA
strobe => svi_matrix[5][1].ENA
strobe => svi_matrix[5][0].ENA
strobe => svi_matrix[6][7].ENA
strobe => svi_matrix[6][6].ENA
strobe => svi_matrix[6][5].ENA
strobe => svi_matrix[6][4].ENA
strobe => svi_matrix[6][3].ENA
strobe => svi_matrix[6][2].ENA
strobe => svi_matrix[6][1].ENA
strobe => svi_matrix[6][0].ENA
strobe => svi_matrix[7][5].ENA
strobe => svi_matrix[7][4].ENA
strobe => svi_matrix[7][3].ENA
strobe => svi_matrix[7][2].ENA
strobe => svi_matrix[7][1].ENA
strobe => svi_matrix[7][0].ENA
strobe => svi_matrix[8][3].ENA
strobe => svi_matrix[8][2].ENA
strobe => svi_matrix[8][1].ENA
strobe => svi_matrix[8][0].ENA
strobe => svi_matrix[10][4].ENA
strobe => svi_matrix[10][3].ENA
strobe => svi_matrix[10][2].ENA
strobe => svi_matrix[10][1].ENA
strobe => svi_matrix[9][1].ENA
strobe => svi_matrix[9][3].ENA
strobe => svi_matrix[9][5].ENA
strobe => svi_matrix[9][7].ENA
strobe => svi_matrix[8][7].ENA
strobe => svi_matrix[7][7].ENA
pressed => Mux8.IN8
pressed => Mux9.IN8
pressed => Mux10.IN8
pressed => Mux11.IN8
pressed => Mux12.IN8
pressed => Mux13.IN8
pressed => Mux14.IN8
pressed => Mux15.IN8
pressed => Mux16.IN8
pressed => Mux17.IN8
pressed => Mux18.IN8
pressed => Mux19.IN8
pressed => Mux20.IN8
pressed => Mux21.IN8
pressed => Mux22.IN8
pressed => Mux23.IN8
pressed => Mux24.IN8
pressed => Mux25.IN8
pressed => Mux26.IN8
pressed => Mux27.IN8
pressed => Mux28.IN8
pressed => Mux29.IN8
pressed => Mux30.IN8
pressed => Mux31.IN8
pressed => Mux32.IN8
pressed => Mux33.IN8
pressed => Mux34.IN8
pressed => Mux35.IN8
pressed => Mux36.IN8
pressed => Mux37.IN8
pressed => Mux38.IN8
pressed => Mux39.IN8
pressed => Mux40.IN8
pressed => Mux41.IN8
pressed => Mux42.IN8
pressed => Mux43.IN8
pressed => Mux44.IN8
pressed => Mux45.IN8
pressed => Mux46.IN8
pressed => Mux47.IN8
pressed => Mux48.IN8
pressed => Mux49.IN8
pressed => Mux50.IN8
pressed => Mux51.IN8
pressed => Mux52.IN8
pressed => Mux53.IN8
pressed => Mux54.IN8
pressed => Mux55.IN8
pressed => Mux56.IN8
pressed => Mux57.IN8
pressed => Mux58.IN8
pressed => Mux59.IN8
pressed => Mux60.IN8
pressed => Mux61.IN8
pressed => Mux62.IN8
pressed => Mux63.IN8
pressed => Mux63.IN9
pressed => Mux64.IN8
pressed => Mux65.IN8
pressed => Mux66.IN8
pressed => Mux67.IN8
pressed => Mux68.IN8
pressed => Mux69.IN8
pressed => Mux70.IN8
pressed => Mux71.IN8
pressed => Mux72.IN8
pressed => Mux73.IN8
pressed => Mux74.IN8
pressed => Mux75.IN8
pressed => Mux76.IN8
pressed => Mux77.IN8
pressed => Mux78.IN8
pressed => Mux79.IN8
pressed => Mux80.IN8
pressed => Mux81.IN8
pressed => Mux82.IN8
pressed => Mux83.IN8
extended => ~NO_FANOUT~
svi_row[0] => Mux0.IN3
svi_row[0] => Mux1.IN3
svi_row[0] => Mux2.IN3
svi_row[0] => Mux3.IN3
svi_row[0] => Mux4.IN3
svi_row[0] => Mux5.IN3
svi_row[0] => Mux6.IN3
svi_row[0] => Mux7.IN3
svi_row[1] => Mux0.IN2
svi_row[1] => Mux1.IN2
svi_row[1] => Mux2.IN2
svi_row[1] => Mux3.IN2
svi_row[1] => Mux4.IN2
svi_row[1] => Mux5.IN2
svi_row[1] => Mux6.IN2
svi_row[1] => Mux7.IN2
svi_row[2] => Mux0.IN1
svi_row[2] => Mux1.IN1
svi_row[2] => Mux2.IN1
svi_row[2] => Mux3.IN1
svi_row[2] => Mux4.IN1
svi_row[2] => Mux5.IN1
svi_row[2] => Mux6.IN1
svi_row[2] => Mux7.IN1
svi_row[3] => Mux0.IN0
svi_row[3] => Mux1.IN0
svi_row[3] => Mux2.IN0
svi_row[3] => Mux3.IN0
svi_row[3] => Mux4.IN0
svi_row[3] => Mux5.IN0
svi_row[3] => Mux6.IN0
svi_row[3] => Mux7.IN0
svi_col[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
svi_col[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
svi_col[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
svi_col[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
svi_col[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
svi_col[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
svi_col[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
svi_col[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|spram:vram
clock => altsyncram:altsyncram_component.clock0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
enable => ~NO_FANOUT~
wren => comb.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
cs => q.OUTPUTSELECT
cs => q.OUTPUTSELECT
cs => q.OUTPUTSELECT
cs => q.OUTPUTSELECT
cs => q.OUTPUTSELECT
cs => q.OUTPUTSELECT
cs => q.OUTPUTSELECT
cs => q.OUTPUTSELECT
cs => comb.IN1


|SVI328|spram:vram|altsyncram:altsyncram_component
wren_a => altsyncram_mvr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mvr3:auto_generated.data_a[0]
data_a[1] => altsyncram_mvr3:auto_generated.data_a[1]
data_a[2] => altsyncram_mvr3:auto_generated.data_a[2]
data_a[3] => altsyncram_mvr3:auto_generated.data_a[3]
data_a[4] => altsyncram_mvr3:auto_generated.data_a[4]
data_a[5] => altsyncram_mvr3:auto_generated.data_a[5]
data_a[6] => altsyncram_mvr3:auto_generated.data_a[6]
data_a[7] => altsyncram_mvr3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mvr3:auto_generated.address_a[0]
address_a[1] => altsyncram_mvr3:auto_generated.address_a[1]
address_a[2] => altsyncram_mvr3:auto_generated.address_a[2]
address_a[3] => altsyncram_mvr3:auto_generated.address_a[3]
address_a[4] => altsyncram_mvr3:auto_generated.address_a[4]
address_a[5] => altsyncram_mvr3:auto_generated.address_a[5]
address_a[6] => altsyncram_mvr3:auto_generated.address_a[6]
address_a[7] => altsyncram_mvr3:auto_generated.address_a[7]
address_a[8] => altsyncram_mvr3:auto_generated.address_a[8]
address_a[9] => altsyncram_mvr3:auto_generated.address_a[9]
address_a[10] => altsyncram_mvr3:auto_generated.address_a[10]
address_a[11] => altsyncram_mvr3:auto_generated.address_a[11]
address_a[12] => altsyncram_mvr3:auto_generated.address_a[12]
address_a[13] => altsyncram_mvr3:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mvr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mvr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_mvr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_mvr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_mvr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_mvr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_mvr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_mvr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_mvr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated
address_a[0] => altsyncram_uip2:altsyncram1.address_a[0]
address_a[1] => altsyncram_uip2:altsyncram1.address_a[1]
address_a[2] => altsyncram_uip2:altsyncram1.address_a[2]
address_a[3] => altsyncram_uip2:altsyncram1.address_a[3]
address_a[4] => altsyncram_uip2:altsyncram1.address_a[4]
address_a[5] => altsyncram_uip2:altsyncram1.address_a[5]
address_a[6] => altsyncram_uip2:altsyncram1.address_a[6]
address_a[7] => altsyncram_uip2:altsyncram1.address_a[7]
address_a[8] => altsyncram_uip2:altsyncram1.address_a[8]
address_a[9] => altsyncram_uip2:altsyncram1.address_a[9]
address_a[10] => altsyncram_uip2:altsyncram1.address_a[10]
address_a[11] => altsyncram_uip2:altsyncram1.address_a[11]
address_a[12] => altsyncram_uip2:altsyncram1.address_a[12]
address_a[13] => altsyncram_uip2:altsyncram1.address_a[13]
clock0 => altsyncram_uip2:altsyncram1.clock0
data_a[0] => altsyncram_uip2:altsyncram1.data_a[0]
data_a[1] => altsyncram_uip2:altsyncram1.data_a[1]
data_a[2] => altsyncram_uip2:altsyncram1.data_a[2]
data_a[3] => altsyncram_uip2:altsyncram1.data_a[3]
data_a[4] => altsyncram_uip2:altsyncram1.data_a[4]
data_a[5] => altsyncram_uip2:altsyncram1.data_a[5]
data_a[6] => altsyncram_uip2:altsyncram1.data_a[6]
data_a[7] => altsyncram_uip2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_uip2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_uip2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_uip2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_uip2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_uip2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_uip2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_uip2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_uip2:altsyncram1.q_a[7]
wren_a => altsyncram_uip2:altsyncram1.wren_a


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_ara:decode4.data[0]
address_a[13] => decode_37a:rden_decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_ara:decode5.data[0]
address_b[13] => decode_37a:rden_decode_b.data[0]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a8.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a9.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a10.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a11.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a12.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a13.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a14.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a12.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a13.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a14.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a15.PORTBDATAIN
q_a[0] <= mux_qlb:mux6.result[0]
q_a[1] <= mux_qlb:mux6.result[1]
q_a[2] <= mux_qlb:mux6.result[2]
q_a[3] <= mux_qlb:mux6.result[3]
q_a[4] <= mux_qlb:mux6.result[4]
q_a[5] <= mux_qlb:mux6.result[5]
q_a[6] <= mux_qlb:mux6.result[6]
q_a[7] <= mux_qlb:mux6.result[7]
q_b[0] <= mux_qlb:mux7.result[0]
q_b[1] <= mux_qlb:mux7.result[1]
q_b[2] <= mux_qlb:mux7.result[2]
q_b[3] <= mux_qlb:mux7.result[3]
q_b[4] <= mux_qlb:mux7.result[4]
q_b[5] <= mux_qlb:mux7.result[5]
q_b[6] <= mux_qlb:mux7.result[6]
q_b[7] <= mux_qlb:mux7.result[7]
wren_a => decode_ara:decode4.enable
wren_b => decode_ara:decode5.enable


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|decode_ara:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|decode_ara:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|decode_37a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|decode_37a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|mux_qlb:mux6
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|mux_qlb:mux7
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|sdram:sdram
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => state.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
init => refresh_count.OUTPUTSELECT
clk => old_rd.CLK
clk => new_wtbt[0].CLK
clk => new_wtbt[1].CLK
clk => new_data[0].CLK
clk => new_data[1].CLK
clk => new_data[2].CLK
clk => new_data[3].CLK
clk => new_data[4].CLK
clk => new_data[5].CLK
clk => new_data[6].CLK
clk => new_data[7].CLK
clk => new_data[8].CLK
clk => new_data[9].CLK
clk => new_data[10].CLK
clk => new_data[11].CLK
clk => new_data[12].CLK
clk => new_data[13].CLK
clk => new_data[14].CLK
clk => new_data[15].CLK
clk => old_we.CLK
clk => save_we.CLK
clk => save_addr[0].CLK
clk => save_addr[1].CLK
clk => save_addr[2].CLK
clk => save_addr[3].CLK
clk => save_addr[4].CLK
clk => save_addr[5].CLK
clk => save_addr[6].CLK
clk => save_addr[7].CLK
clk => save_addr[8].CLK
clk => save_addr[9].CLK
clk => save_addr[10].CLK
clk => save_addr[11].CLK
clk => save_addr[12].CLK
clk => save_addr[13].CLK
clk => save_addr[14].CLK
clk => save_addr[15].CLK
clk => save_addr[16].CLK
clk => save_addr[17].CLK
clk => save_addr[18].CLK
clk => save_addr[19].CLK
clk => save_addr[20].CLK
clk => save_addr[21].CLK
clk => save_addr[22].CLK
clk => new_rd.CLK
clk => new_we.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => SDRAM_DQ[0]~reg0.CLK
clk => SDRAM_DQ[0]~en.CLK
clk => SDRAM_DQ[1]~reg0.CLK
clk => SDRAM_DQ[1]~en.CLK
clk => SDRAM_DQ[2]~reg0.CLK
clk => SDRAM_DQ[2]~en.CLK
clk => SDRAM_DQ[3]~reg0.CLK
clk => SDRAM_DQ[3]~en.CLK
clk => SDRAM_DQ[4]~reg0.CLK
clk => SDRAM_DQ[4]~en.CLK
clk => SDRAM_DQ[5]~reg0.CLK
clk => SDRAM_DQ[5]~en.CLK
clk => SDRAM_DQ[6]~reg0.CLK
clk => SDRAM_DQ[6]~en.CLK
clk => SDRAM_DQ[7]~reg0.CLK
clk => SDRAM_DQ[7]~en.CLK
clk => SDRAM_DQ[8]~reg0.CLK
clk => SDRAM_DQ[8]~en.CLK
clk => SDRAM_DQ[9]~reg0.CLK
clk => SDRAM_DQ[9]~en.CLK
clk => SDRAM_DQ[10]~reg0.CLK
clk => SDRAM_DQ[10]~en.CLK
clk => SDRAM_DQ[11]~reg0.CLK
clk => SDRAM_DQ[11]~en.CLK
clk => SDRAM_DQ[12]~reg0.CLK
clk => SDRAM_DQ[12]~en.CLK
clk => SDRAM_DQ[13]~reg0.CLK
clk => SDRAM_DQ[13]~en.CLK
clk => SDRAM_DQ[14]~reg0.CLK
clk => SDRAM_DQ[14]~en.CLK
clk => SDRAM_DQ[15]~reg0.CLK
clk => SDRAM_DQ[15]~en.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => ready~reg0.CLK
clk => latched.CLK
clk => data_ready_delay[0].CLK
clk => data_ready_delay[1].CLK
clk => data_ready_delay[2].CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => refresh_count[4].CLK
clk => refresh_count[5].CLK
clk => refresh_count[6].CLK
clk => refresh_count[7].CLK
clk => refresh_count[8].CLK
clk => refresh_count[9].CLK
clk => refresh_count[10].CLK
clk => refresh_count[11].CLK
clk => refresh_count[12].CLK
clk => refresh_count[13].CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCS <= command[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= command[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nRAS <= command[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCAS <= command[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= <VCC>
wtbt[0] => new_wtbt[0].DATAIN
wtbt[1] => new_wtbt[1].DATAIN
addr[0] => save_addr.DATAB
addr[0] => save_addr.DATAB
addr[1] => save_addr.DATAB
addr[1] => SDRAM_A.DATAB
addr[1] => Equal23.IN21
addr[1] => save_addr.DATAB
addr[2] => save_addr.DATAB
addr[2] => SDRAM_A.DATAB
addr[2] => Equal23.IN20
addr[2] => save_addr.DATAB
addr[3] => save_addr.DATAB
addr[3] => SDRAM_A.DATAB
addr[3] => Equal23.IN19
addr[3] => save_addr.DATAB
addr[4] => save_addr.DATAB
addr[4] => SDRAM_A.DATAB
addr[4] => Equal23.IN18
addr[4] => save_addr.DATAB
addr[5] => save_addr.DATAB
addr[5] => SDRAM_A.DATAB
addr[5] => Equal23.IN17
addr[5] => save_addr.DATAB
addr[6] => save_addr.DATAB
addr[6] => SDRAM_A.DATAB
addr[6] => Equal23.IN16
addr[6] => save_addr.DATAB
addr[7] => save_addr.DATAB
addr[7] => SDRAM_A.DATAB
addr[7] => Equal23.IN15
addr[7] => save_addr.DATAB
addr[8] => save_addr.DATAB
addr[8] => SDRAM_A.DATAB
addr[8] => Equal23.IN14
addr[8] => save_addr.DATAB
addr[9] => save_addr.DATAB
addr[9] => SDRAM_A.DATAB
addr[9] => Equal23.IN13
addr[9] => save_addr.DATAB
addr[10] => save_addr.DATAB
addr[10] => SDRAM_A.DATAB
addr[10] => Equal23.IN12
addr[10] => save_addr.DATAB
addr[11] => save_addr.DATAB
addr[11] => SDRAM_A.DATAB
addr[11] => Equal23.IN11
addr[11] => save_addr.DATAB
addr[12] => save_addr.DATAB
addr[12] => SDRAM_A.DATAB
addr[12] => Equal23.IN10
addr[12] => save_addr.DATAB
addr[13] => save_addr.DATAB
addr[13] => Equal23.IN9
addr[13] => save_addr.DATAB
addr[14] => save_addr.DATAB
addr[14] => Equal23.IN8
addr[14] => save_addr.DATAB
addr[15] => save_addr.DATAB
addr[15] => Equal23.IN7
addr[15] => save_addr.DATAB
addr[16] => save_addr.DATAB
addr[16] => Equal23.IN6
addr[16] => save_addr.DATAB
addr[17] => save_addr.DATAB
addr[17] => Equal23.IN5
addr[17] => save_addr.DATAB
addr[18] => save_addr.DATAB
addr[18] => Equal23.IN4
addr[18] => save_addr.DATAB
addr[19] => save_addr.DATAB
addr[19] => Equal23.IN3
addr[19] => save_addr.DATAB
addr[20] => save_addr.DATAB
addr[20] => Equal23.IN2
addr[20] => save_addr.DATAB
addr[21] => save_addr.DATAB
addr[21] => SDRAM_BA.DATAB
addr[21] => Equal23.IN1
addr[21] => save_addr.DATAB
addr[22] => save_addr.DATAB
addr[22] => SDRAM_BA.DATAB
addr[22] => Equal23.IN0
addr[22] => save_addr.DATAB
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE
din[0] => new_data[0].DATAIN
din[1] => new_data[1].DATAIN
din[2] => new_data[2].DATAIN
din[3] => new_data[3].DATAIN
din[4] => new_data[4].DATAIN
din[5] => new_data[5].DATAIN
din[6] => new_data[6].DATAIN
din[7] => new_data[7].DATAIN
din[8] => new_data[8].DATAIN
din[9] => new_data[9].DATAIN
din[10] => new_data[10].DATAIN
din[11] => new_data[11].DATAIN
din[12] => new_data[12].DATAIN
din[13] => new_data[13].DATAIN
din[14] => new_data[14].DATAIN
din[15] => new_data[15].DATAIN
we => always0.IN1
we => old_we.DATAIN
rd => always0.IN1
rd => old_rd.DATAIN
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|svi_mapper:RamMapper
addr_i[0] => addr_o[0].DATAIN
addr_i[1] => addr_o[1].DATAIN
addr_i[2] => addr_o[2].DATAIN
addr_i[3] => addr_o[3].DATAIN
addr_i[4] => addr_o[4].DATAIN
addr_i[5] => addr_o[5].DATAIN
addr_i[6] => addr_o[6].DATAIN
addr_i[7] => addr_o[7].DATAIN
addr_i[8] => addr_o[8].DATAIN
addr_i[9] => addr_o[9].DATAIN
addr_i[10] => addr_o[10].DATAIN
addr_i[11] => addr_o[11].DATAIN
addr_i[12] => addr_o[12].DATAIN
addr_i[13] => addr_o[13].DATAIN
addr_i[14] => addr_o[14].DATAIN
addr_i[15] => comb.OUTPUTSELECT
addr_i[15] => comb.OUTPUTSELECT
addr_i[15] => addr_o[15].DATAIN
addr_i[15] => ram.IN1
RegMap_i[0] => page0[1].OUTPUTSELECT
RegMap_i[0] => page0[0].OUTPUTSELECT
RegMap_i[0] => Equal0.IN7
RegMap_i[1] => comb.OUTPUTSELECT
RegMap_i[1] => comb.OUTPUTSELECT
RegMap_i[1] => Equal0.IN6
RegMap_i[2] => page1[1].OUTPUTSELECT
RegMap_i[2] => page1[0].OUTPUTSELECT
RegMap_i[2] => Equal0.IN5
RegMap_i[3] => Equal0.IN4
RegMap_i[3] => comb.DATAB
RegMap_i[3] => comb.DATAB
RegMap_i[4] => comb.OUTPUTSELECT
RegMap_i[4] => page1[1].DATAB
RegMap_i[4] => Equal0.IN3
RegMap_i[5] => Equal0.IN2
RegMap_i[6] => comb.IN0
RegMap_i[6] => Equal0.IN1
RegMap_i[7] => comb.IN1
RegMap_i[7] => Equal0.IN0
addr_o[0] <= addr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr_o[1] <= addr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr_o[2] <= addr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr_o[3] <= addr_i[3].DB_MAX_OUTPUT_PORT_TYPE
addr_o[4] <= addr_i[4].DB_MAX_OUTPUT_PORT_TYPE
addr_o[5] <= addr_i[5].DB_MAX_OUTPUT_PORT_TYPE
addr_o[6] <= addr_i[6].DB_MAX_OUTPUT_PORT_TYPE
addr_o[7] <= addr_i[7].DB_MAX_OUTPUT_PORT_TYPE
addr_o[8] <= addr_i[8].DB_MAX_OUTPUT_PORT_TYPE
addr_o[9] <= addr_i[9].DB_MAX_OUTPUT_PORT_TYPE
addr_o[10] <= addr_i[10].DB_MAX_OUTPUT_PORT_TYPE
addr_o[11] <= addr_i[11].DB_MAX_OUTPUT_PORT_TYPE
addr_o[12] <= addr_i[12].DB_MAX_OUTPUT_PORT_TYPE
addr_o[13] <= addr_i[13].DB_MAX_OUTPUT_PORT_TYPE
addr_o[14] <= addr_i[14].DB_MAX_OUTPUT_PORT_TYPE
addr_o[15] <= addr_i[15].DB_MAX_OUTPUT_PORT_TYPE
addr_o[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
addr_o[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ram <= ram.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console
clk_i => cv_por:por_b.clk_i
clk_i => motor.CLK
clk_i => keyBeep.CLK
clk_i => svi_row_o[0]~reg0.CLK
clk_i => svi_row_o[1]~reg0.CLK
clk_i => svi_row_o[2]~reg0.CLK
clk_i => svi_row_o[3]~reg0.CLK
clk_i => cv_clock:clock_b.clk_i
clk_i => cv_clock:clock_b2.clk_i
clk_i => t80pa:t80a_b.CLK
clk_i => jt49_bus:inst_psg.clk
clk_i => jt8255:U8255_inst.clk
clk_i => vdp18_core:vdp18_b.clk_i
clk_i => cv_addr_dec:addr_dec_b.clk_i
clk_en_10m7_i => cv_clock:clock_b.clk_en_10m7_i
clk_en_10m7_i => vdp18_core:vdp18_b.clk_en_10m7_i
clk_en_5m3_i => cv_clock:clock_b2.clk_en_10m7_i
reset_n_i => reset_n_s.IN1
reset_n_i => cv_addr_dec:addr_dec_b.reset_n_i
svi_row_o[0] <= svi_row_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svi_row_o[1] <= svi_row_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svi_row_o[2] <= svi_row_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svi_row_o[3] <= svi_row_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svi_col_i[0] => jt8255:U8255_inst.portb_din[0]
svi_col_i[1] => jt8255:U8255_inst.portb_din[1]
svi_col_i[2] => jt8255:U8255_inst.portb_din[2]
svi_col_i[3] => jt8255:U8255_inst.portb_din[3]
svi_col_i[4] => jt8255:U8255_inst.portb_din[4]
svi_col_i[5] => jt8255:U8255_inst.portb_din[5]
svi_col_i[6] => jt8255:U8255_inst.portb_din[6]
svi_col_i[7] => jt8255:U8255_inst.portb_din[7]
svi_tap_i => audio_o.IN1
svi_tap_i => jt8255:U8255_inst.porta_din[7]
motor_o <= motor.DB_MAX_OUTPUT_PORT_TYPE
por_n_o <= cv_por:por_b.por_n_o
joy0_i[0] => jt49_bus:inst_psg.IOA_In[0]
joy0_i[1] => jt49_bus:inst_psg.IOA_In[1]
joy0_i[2] => jt49_bus:inst_psg.IOA_In[2]
joy0_i[3] => jt49_bus:inst_psg.IOA_In[3]
joy0_i[4] => jt8255:U8255_inst.porta_din[4]
joy0_i[4] => cv_bus_mux:bus_mux_b.joyfire[0]
joy1_i[0] => jt49_bus:inst_psg.IOA_In[4]
joy1_i[1] => jt49_bus:inst_psg.IOA_In[5]
joy1_i[2] => jt49_bus:inst_psg.IOA_In[6]
joy1_i[3] => jt49_bus:inst_psg.IOA_In[7]
joy1_i[4] => jt8255:U8255_inst.porta_din[5]
joy1_i[4] => cv_bus_mux:bus_mux_b.joyfire[1]
cpu_ram_a_o[0] <= t80pa:t80a_b.A[0]
cpu_ram_a_o[1] <= t80pa:t80a_b.A[1]
cpu_ram_a_o[2] <= t80pa:t80a_b.A[2]
cpu_ram_a_o[3] <= t80pa:t80a_b.A[3]
cpu_ram_a_o[4] <= t80pa:t80a_b.A[4]
cpu_ram_a_o[5] <= t80pa:t80a_b.A[5]
cpu_ram_a_o[6] <= t80pa:t80a_b.A[6]
cpu_ram_a_o[7] <= t80pa:t80a_b.A[7]
cpu_ram_a_o[8] <= t80pa:t80a_b.A[8]
cpu_ram_a_o[9] <= t80pa:t80a_b.A[9]
cpu_ram_a_o[10] <= t80pa:t80a_b.A[10]
cpu_ram_a_o[11] <= t80pa:t80a_b.A[11]
cpu_ram_a_o[12] <= t80pa:t80a_b.A[12]
cpu_ram_a_o[13] <= t80pa:t80a_b.A[13]
cpu_ram_a_o[14] <= t80pa:t80a_b.A[14]
cpu_ram_a_o[15] <= t80pa:t80a_b.A[15]
cpu_ram_ce_n_o <= cv_addr_dec:addr_dec_b.ram_ce_n_o
cpu_ram_rd_n_o <= t80pa:t80a_b.RD_n
cpu_ram_we_n_o <= t80pa:t80a_b.WR_n
cpu_ram_d_i[0] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[0]
cpu_ram_d_i[1] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[1]
cpu_ram_d_i[2] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[2]
cpu_ram_d_i[3] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[3]
cpu_ram_d_i[4] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[4]
cpu_ram_d_i[5] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[5]
cpu_ram_d_i[6] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[6]
cpu_ram_d_i[7] => cv_bus_mux:bus_mux_b.cpu_ram_d_i[7]
cpu_ram_d_o[0] <= t80pa:t80a_b.DO[0]
cpu_ram_d_o[1] <= t80pa:t80a_b.DO[1]
cpu_ram_d_o[2] <= t80pa:t80a_b.DO[2]
cpu_ram_d_o[3] <= t80pa:t80a_b.DO[3]
cpu_ram_d_o[4] <= t80pa:t80a_b.DO[4]
cpu_ram_d_o[5] <= t80pa:t80a_b.DO[5]
cpu_ram_d_o[6] <= t80pa:t80a_b.DO[6]
cpu_ram_d_o[7] <= t80pa:t80a_b.DO[7]
cpu_rfsh_n_o <= t80pa:t80a_b.RFSH_n
ay_port_b[0] <= jt49_bus:inst_psg.IOB_Out[0]
ay_port_b[1] <= jt49_bus:inst_psg.IOB_Out[1]
ay_port_b[2] <= jt49_bus:inst_psg.IOB_Out[2]
ay_port_b[3] <= jt49_bus:inst_psg.IOB_Out[3]
ay_port_b[4] <= jt49_bus:inst_psg.IOB_Out[4]
ay_port_b[5] <= jt49_bus:inst_psg.IOB_Out[5]
ay_port_b[6] <= jt49_bus:inst_psg.IOB_Out[6]
ay_port_b[7] <= jt49_bus:inst_psg.IOB_Out[7]
vram_a_o[0] <= vdp18_core:vdp18_b.vram_a_o[13]
vram_a_o[1] <= vdp18_core:vdp18_b.vram_a_o[12]
vram_a_o[2] <= vdp18_core:vdp18_b.vram_a_o[11]
vram_a_o[3] <= vdp18_core:vdp18_b.vram_a_o[10]
vram_a_o[4] <= vdp18_core:vdp18_b.vram_a_o[9]
vram_a_o[5] <= vdp18_core:vdp18_b.vram_a_o[8]
vram_a_o[6] <= vdp18_core:vdp18_b.vram_a_o[7]
vram_a_o[7] <= vdp18_core:vdp18_b.vram_a_o[6]
vram_a_o[8] <= vdp18_core:vdp18_b.vram_a_o[5]
vram_a_o[9] <= vdp18_core:vdp18_b.vram_a_o[4]
vram_a_o[10] <= vdp18_core:vdp18_b.vram_a_o[3]
vram_a_o[11] <= vdp18_core:vdp18_b.vram_a_o[2]
vram_a_o[12] <= vdp18_core:vdp18_b.vram_a_o[1]
vram_a_o[13] <= vdp18_core:vdp18_b.vram_a_o[0]
vram_we_o <= vdp18_core:vdp18_b.vram_we_o
vram_d_o[0] <= vdp18_core:vdp18_b.vram_d_o[7]
vram_d_o[1] <= vdp18_core:vdp18_b.vram_d_o[6]
vram_d_o[2] <= vdp18_core:vdp18_b.vram_d_o[5]
vram_d_o[3] <= vdp18_core:vdp18_b.vram_d_o[4]
vram_d_o[4] <= vdp18_core:vdp18_b.vram_d_o[3]
vram_d_o[5] <= vdp18_core:vdp18_b.vram_d_o[2]
vram_d_o[6] <= vdp18_core:vdp18_b.vram_d_o[1]
vram_d_o[7] <= vdp18_core:vdp18_b.vram_d_o[0]
vram_d_i[0] => vdp18_core:vdp18_b.vram_d_i[7]
vram_d_i[1] => vdp18_core:vdp18_b.vram_d_i[6]
vram_d_i[2] => vdp18_core:vdp18_b.vram_d_i[5]
vram_d_i[3] => vdp18_core:vdp18_b.vram_d_i[4]
vram_d_i[4] => vdp18_core:vdp18_b.vram_d_i[3]
vram_d_i[5] => vdp18_core:vdp18_b.vram_d_i[2]
vram_d_i[6] => vdp18_core:vdp18_b.vram_d_i[1]
vram_d_i[7] => vdp18_core:vdp18_b.vram_d_i[0]
border_i => vdp18_core:vdp18_b.border_i
col_o[0] <= vdp18_core:vdp18_b.col_o[3]
col_o[1] <= vdp18_core:vdp18_b.col_o[2]
col_o[2] <= vdp18_core:vdp18_b.col_o[1]
col_o[3] <= vdp18_core:vdp18_b.col_o[0]
rgb_r_o[0] <= vdp18_core:vdp18_b.rgb_r_o[7]
rgb_r_o[1] <= vdp18_core:vdp18_b.rgb_r_o[6]
rgb_r_o[2] <= vdp18_core:vdp18_b.rgb_r_o[5]
rgb_r_o[3] <= vdp18_core:vdp18_b.rgb_r_o[4]
rgb_r_o[4] <= vdp18_core:vdp18_b.rgb_r_o[3]
rgb_r_o[5] <= vdp18_core:vdp18_b.rgb_r_o[2]
rgb_r_o[6] <= vdp18_core:vdp18_b.rgb_r_o[1]
rgb_r_o[7] <= vdp18_core:vdp18_b.rgb_r_o[0]
rgb_g_o[0] <= vdp18_core:vdp18_b.rgb_g_o[7]
rgb_g_o[1] <= vdp18_core:vdp18_b.rgb_g_o[6]
rgb_g_o[2] <= vdp18_core:vdp18_b.rgb_g_o[5]
rgb_g_o[3] <= vdp18_core:vdp18_b.rgb_g_o[4]
rgb_g_o[4] <= vdp18_core:vdp18_b.rgb_g_o[3]
rgb_g_o[5] <= vdp18_core:vdp18_b.rgb_g_o[2]
rgb_g_o[6] <= vdp18_core:vdp18_b.rgb_g_o[1]
rgb_g_o[7] <= vdp18_core:vdp18_b.rgb_g_o[0]
rgb_b_o[0] <= vdp18_core:vdp18_b.rgb_b_o[7]
rgb_b_o[1] <= vdp18_core:vdp18_b.rgb_b_o[6]
rgb_b_o[2] <= vdp18_core:vdp18_b.rgb_b_o[5]
rgb_b_o[3] <= vdp18_core:vdp18_b.rgb_b_o[4]
rgb_b_o[4] <= vdp18_core:vdp18_b.rgb_b_o[3]
rgb_b_o[5] <= vdp18_core:vdp18_b.rgb_b_o[2]
rgb_b_o[6] <= vdp18_core:vdp18_b.rgb_b_o[1]
rgb_b_o[7] <= vdp18_core:vdp18_b.rgb_b_o[0]
hsync_n_o <= vdp18_core:vdp18_b.hsync_n_o
vsync_n_o <= vdp18_core:vdp18_b.vsync_n_o
blank_n_o <= vdp18_core:vdp18_b.blank_n_o
hblank_o <= vdp18_core:vdp18_b.hblank_o
vblank_o <= vdp18_core:vdp18_b.vblank_o
comp_sync_n_o <= vdp18_core:vdp18_b.comp_sync_n_o
audio_o[0] <= <GND>
audio_o[1] <= jt49_bus:inst_psg.sound[0]
audio_o[2] <= jt49_bus:inst_psg.sound[1]
audio_o[3] <= jt49_bus:inst_psg.sound[2]
audio_o[4] <= jt49_bus:inst_psg.sound[3]
audio_o[5] <= jt49_bus:inst_psg.sound[4]
audio_o[6] <= jt49_bus:inst_psg.sound[5]
audio_o[7] <= jt49_bus:inst_psg.sound[6]
audio_o[8] <= jt49_bus:inst_psg.sound[7]
audio_o[9] <= audio_o.DB_MAX_OUTPUT_PORT_TYPE
audio_o[10] <= audio_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|cv_por:por_b
clk_i => por_cnt_q[0].CLK
clk_i => por_cnt_q[1].CLK
clk_i => por_n_q.CLK
por_n_o <= por_n_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|cv_clock:clock_b
clk_i => clk_cnt_q[0].CLK
clk_i => clk_cnt_q[1].CLK
clk_en_10m7_i => clk_en_3m58_p_o.DATAB
clk_en_10m7_i => clk_en_3m58_n_o.DATAB
clk_en_10m7_i => clk_cnt_q[0].ENA
clk_en_10m7_i => clk_cnt_q[1].ENA
reset_n_i => clk_cnt_q[0].ACLR
reset_n_i => clk_cnt_q[1].ACLR
clk_en_3m58_p_o <= clk_en_3m58_p_o.DB_MAX_OUTPUT_PORT_TYPE
clk_en_3m58_n_o <= clk_en_3m58_n_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|cv_clock:clock_b2
clk_i => clk_cnt_q[0].CLK
clk_i => clk_cnt_q[1].CLK
clk_en_10m7_i => clk_en_3m58_p_o.DATAB
clk_en_10m7_i => clk_en_3m58_n_o.DATAB
clk_en_10m7_i => clk_cnt_q[0].ENA
clk_en_10m7_i => clk_cnt_q[1].ENA
reset_n_i => clk_cnt_q[0].ACLR
reset_n_i => clk_cnt_q[1].ACLR
clk_en_3m58_p_o <= clk_en_3m58_p_o.DB_MAX_OUTPUT_PORT_TYPE
clk_en_3m58_n_o <= clk_en_3m58_n_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|T80pa:t80a_b
RESET_n => T80:u0.RESET_n
RESET_n => WR_n.OUTPUTSELECT
RESET_n => RD_n.OUTPUTSELECT
RESET_n => IORQ_n.OUTPUTSELECT
RESET_n => MREQ_n.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => CEN_pol.OUTPUTSELECT
RESET_n => IntCycleD_n[0].ENA
RESET_n => IntCycleD_n[1].ENA
RESET_n => Wait_s.ENA
CLK => T80:u0.CLK_n
CLK => IntCycleD_n[0].CLK
CLK => IntCycleD_n[1].CLK
CLK => Wait_s.CLK
CLK => CEN_pol.CLK
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => RD_n~reg0.CLK
CLK => WR_n~reg0.CLK
CEN_p => CEN.IN1
CEN_p => process_0.IN1
CEN_n => process_0.IN1
WAIT_n => Wait_s.DATAB
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
OUT0 => T80:u0.out0
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]
R800_mode => T80:u0.R800_mode
REG[0] <= T80:u0.REG[0]
REG[1] <= T80:u0.REG[1]
REG[2] <= T80:u0.REG[2]
REG[3] <= T80:u0.REG[3]
REG[4] <= T80:u0.REG[4]
REG[5] <= T80:u0.REG[5]
REG[6] <= T80:u0.REG[6]
REG[7] <= T80:u0.REG[7]
REG[8] <= T80:u0.REG[8]
REG[9] <= T80:u0.REG[9]
REG[10] <= T80:u0.REG[10]
REG[11] <= T80:u0.REG[11]
REG[12] <= T80:u0.REG[12]
REG[13] <= T80:u0.REG[13]
REG[14] <= T80:u0.REG[14]
REG[15] <= T80:u0.REG[15]
REG[16] <= T80:u0.REG[16]
REG[17] <= T80:u0.REG[17]
REG[18] <= T80:u0.REG[18]
REG[19] <= T80:u0.REG[19]
REG[20] <= T80:u0.REG[20]
REG[21] <= T80:u0.REG[21]
REG[22] <= T80:u0.REG[22]
REG[23] <= T80:u0.REG[23]
REG[24] <= T80:u0.REG[24]
REG[25] <= T80:u0.REG[25]
REG[26] <= T80:u0.REG[26]
REG[27] <= T80:u0.REG[27]
REG[28] <= T80:u0.REG[28]
REG[29] <= T80:u0.REG[29]
REG[30] <= T80:u0.REG[30]
REG[31] <= T80:u0.REG[31]
REG[32] <= T80:u0.REG[32]
REG[33] <= T80:u0.REG[33]
REG[34] <= T80:u0.REG[34]
REG[35] <= T80:u0.REG[35]
REG[36] <= T80:u0.REG[36]
REG[37] <= T80:u0.REG[37]
REG[38] <= T80:u0.REG[38]
REG[39] <= T80:u0.REG[39]
REG[40] <= T80:u0.REG[40]
REG[41] <= T80:u0.REG[41]
REG[42] <= T80:u0.REG[42]
REG[43] <= T80:u0.REG[43]
REG[44] <= T80:u0.REG[44]
REG[45] <= T80:u0.REG[45]
REG[46] <= T80:u0.REG[46]
REG[47] <= T80:u0.REG[47]
REG[48] <= T80:u0.REG[48]
REG[49] <= T80:u0.REG[49]
REG[50] <= T80:u0.REG[50]
REG[51] <= T80:u0.REG[51]
REG[52] <= T80:u0.REG[52]
REG[53] <= T80:u0.REG[53]
REG[54] <= T80:u0.REG[54]
REG[55] <= T80:u0.REG[55]
REG[56] <= T80:u0.REG[56]
REG[57] <= T80:u0.REG[57]
REG[58] <= T80:u0.REG[58]
REG[59] <= T80:u0.REG[59]
REG[60] <= T80:u0.REG[60]
REG[61] <= T80:u0.REG[61]
REG[62] <= T80:u0.REG[62]
REG[63] <= T80:u0.REG[63]
REG[64] <= T80:u0.REG[64]
REG[65] <= T80:u0.REG[65]
REG[66] <= T80:u0.REG[66]
REG[67] <= T80:u0.REG[67]
REG[68] <= T80:u0.REG[68]
REG[69] <= T80:u0.REG[69]
REG[70] <= T80:u0.REG[70]
REG[71] <= T80:u0.REG[71]
REG[72] <= T80:u0.REG[72]
REG[73] <= T80:u0.REG[73]
REG[74] <= T80:u0.REG[74]
REG[75] <= T80:u0.REG[75]
REG[76] <= T80:u0.REG[76]
REG[77] <= T80:u0.REG[77]
REG[78] <= T80:u0.REG[78]
REG[79] <= T80:u0.REG[79]
REG[80] <= T80:u0.REG[80]
REG[81] <= T80:u0.REG[81]
REG[82] <= T80:u0.REG[82]
REG[83] <= T80:u0.REG[83]
REG[84] <= T80:u0.REG[84]
REG[85] <= T80:u0.REG[85]
REG[86] <= T80:u0.REG[86]
REG[87] <= T80:u0.REG[87]
REG[88] <= T80:u0.REG[88]
REG[89] <= T80:u0.REG[89]
REG[90] <= T80:u0.REG[90]
REG[91] <= T80:u0.REG[91]
REG[92] <= T80:u0.REG[92]
REG[93] <= T80:u0.REG[93]
REG[94] <= T80:u0.REG[94]
REG[95] <= T80:u0.REG[95]
REG[96] <= T80:u0.REG[96]
REG[97] <= T80:u0.REG[97]
REG[98] <= T80:u0.REG[98]
REG[99] <= T80:u0.REG[99]
REG[100] <= T80:u0.REG[100]
REG[101] <= T80:u0.REG[101]
REG[102] <= T80:u0.REG[102]
REG[103] <= T80:u0.REG[103]
REG[104] <= T80:u0.REG[104]
REG[105] <= T80:u0.REG[105]
REG[106] <= T80:u0.REG[106]
REG[107] <= T80:u0.REG[107]
REG[108] <= T80:u0.REG[108]
REG[109] <= T80:u0.REG[109]
REG[110] <= T80:u0.REG[110]
REG[111] <= T80:u0.REG[111]
REG[112] <= T80:u0.REG[112]
REG[113] <= T80:u0.REG[113]
REG[114] <= T80:u0.REG[114]
REG[115] <= T80:u0.REG[115]
REG[116] <= T80:u0.REG[116]
REG[117] <= T80:u0.REG[117]
REG[118] <= T80:u0.REG[118]
REG[119] <= T80:u0.REG[119]
REG[120] <= T80:u0.REG[120]
REG[121] <= T80:u0.REG[121]
REG[122] <= T80:u0.REG[122]
REG[123] <= T80:u0.REG[123]
REG[124] <= T80:u0.REG[124]
REG[125] <= T80:u0.REG[125]
REG[126] <= T80:u0.REG[126]
REG[127] <= T80:u0.REG[127]
REG[128] <= T80:u0.REG[128]
REG[129] <= T80:u0.REG[129]
REG[130] <= T80:u0.REG[130]
REG[131] <= T80:u0.REG[131]
REG[132] <= T80:u0.REG[132]
REG[133] <= T80:u0.REG[133]
REG[134] <= T80:u0.REG[134]
REG[135] <= T80:u0.REG[135]
REG[136] <= T80:u0.REG[136]
REG[137] <= T80:u0.REG[137]
REG[138] <= T80:u0.REG[138]
REG[139] <= T80:u0.REG[139]
REG[140] <= T80:u0.REG[140]
REG[141] <= T80:u0.REG[141]
REG[142] <= T80:u0.REG[142]
REG[143] <= T80:u0.REG[143]
REG[144] <= T80:u0.REG[144]
REG[145] <= T80:u0.REG[145]
REG[146] <= T80:u0.REG[146]
REG[147] <= T80:u0.REG[147]
REG[148] <= T80:u0.REG[148]
REG[149] <= T80:u0.REG[149]
REG[150] <= T80:u0.REG[150]
REG[151] <= T80:u0.REG[151]
REG[152] <= T80:u0.REG[152]
REG[153] <= T80:u0.REG[153]
REG[154] <= T80:u0.REG[154]
REG[155] <= T80:u0.REG[155]
REG[156] <= T80:u0.REG[156]
REG[157] <= T80:u0.REG[157]
REG[158] <= T80:u0.REG[158]
REG[159] <= T80:u0.REG[159]
REG[160] <= T80:u0.REG[160]
REG[161] <= T80:u0.REG[161]
REG[162] <= T80:u0.REG[162]
REG[163] <= T80:u0.REG[163]
REG[164] <= T80:u0.REG[164]
REG[165] <= T80:u0.REG[165]
REG[166] <= T80:u0.REG[166]
REG[167] <= T80:u0.REG[167]
REG[168] <= T80:u0.REG[168]
REG[169] <= T80:u0.REG[169]
REG[170] <= T80:u0.REG[170]
REG[171] <= T80:u0.REG[171]
REG[172] <= T80:u0.REG[172]
REG[173] <= T80:u0.REG[173]
REG[174] <= T80:u0.REG[174]
REG[175] <= T80:u0.REG[175]
REG[176] <= T80:u0.REG[176]
REG[177] <= T80:u0.REG[177]
REG[178] <= T80:u0.REG[178]
REG[179] <= T80:u0.REG[179]
REG[180] <= T80:u0.REG[180]
REG[181] <= T80:u0.REG[181]
REG[182] <= T80:u0.REG[182]
REG[183] <= T80:u0.REG[183]
REG[184] <= T80:u0.REG[184]
REG[185] <= T80:u0.REG[185]
REG[186] <= T80:u0.REG[186]
REG[187] <= T80:u0.REG[187]
REG[188] <= T80:u0.REG[188]
REG[189] <= T80:u0.REG[189]
REG[190] <= T80:u0.REG[190]
REG[191] <= T80:u0.REG[191]
REG[192] <= T80:u0.REG[192]
REG[193] <= T80:u0.REG[193]
REG[194] <= T80:u0.REG[194]
REG[195] <= T80:u0.REG[195]
REG[196] <= T80:u0.REG[196]
REG[197] <= T80:u0.REG[197]
REG[198] <= T80:u0.REG[198]
REG[199] <= T80:u0.REG[199]
REG[200] <= T80:u0.REG[200]
REG[201] <= T80:u0.REG[201]
REG[202] <= T80:u0.REG[202]
REG[203] <= T80:u0.REG[203]
REG[204] <= T80:u0.REG[204]
REG[205] <= T80:u0.REG[205]
REG[206] <= T80:u0.REG[206]
REG[207] <= T80:u0.REG[207]
REG[208] <= T80:u0.REG[208]
REG[209] <= T80:u0.REG[209]
REG[210] <= T80:u0.REG[210]
REG[211] <= T80:u0.REG[211]
DIRSet => T80:u0.DIRSet
DIR[0] => T80:u0.DIR[0]
DIR[1] => T80:u0.DIR[1]
DIR[2] => T80:u0.DIR[2]
DIR[3] => T80:u0.DIR[3]
DIR[4] => T80:u0.DIR[4]
DIR[5] => T80:u0.DIR[5]
DIR[6] => T80:u0.DIR[6]
DIR[7] => T80:u0.DIR[7]
DIR[8] => T80:u0.DIR[8]
DIR[9] => T80:u0.DIR[9]
DIR[10] => T80:u0.DIR[10]
DIR[11] => T80:u0.DIR[11]
DIR[12] => T80:u0.DIR[12]
DIR[13] => T80:u0.DIR[13]
DIR[14] => T80:u0.DIR[14]
DIR[15] => T80:u0.DIR[15]
DIR[16] => T80:u0.DIR[16]
DIR[17] => T80:u0.DIR[17]
DIR[18] => T80:u0.DIR[18]
DIR[19] => T80:u0.DIR[19]
DIR[20] => T80:u0.DIR[20]
DIR[21] => T80:u0.DIR[21]
DIR[22] => T80:u0.DIR[22]
DIR[23] => T80:u0.DIR[23]
DIR[24] => T80:u0.DIR[24]
DIR[25] => T80:u0.DIR[25]
DIR[26] => T80:u0.DIR[26]
DIR[27] => T80:u0.DIR[27]
DIR[28] => T80:u0.DIR[28]
DIR[29] => T80:u0.DIR[29]
DIR[30] => T80:u0.DIR[30]
DIR[31] => T80:u0.DIR[31]
DIR[32] => T80:u0.DIR[32]
DIR[33] => T80:u0.DIR[33]
DIR[34] => T80:u0.DIR[34]
DIR[35] => T80:u0.DIR[35]
DIR[36] => T80:u0.DIR[36]
DIR[37] => T80:u0.DIR[37]
DIR[38] => T80:u0.DIR[38]
DIR[39] => T80:u0.DIR[39]
DIR[40] => T80:u0.DIR[40]
DIR[41] => T80:u0.DIR[41]
DIR[42] => T80:u0.DIR[42]
DIR[43] => T80:u0.DIR[43]
DIR[44] => T80:u0.DIR[44]
DIR[45] => T80:u0.DIR[45]
DIR[46] => T80:u0.DIR[46]
DIR[47] => T80:u0.DIR[47]
DIR[48] => T80:u0.DIR[48]
DIR[49] => T80:u0.DIR[49]
DIR[50] => T80:u0.DIR[50]
DIR[51] => T80:u0.DIR[51]
DIR[52] => T80:u0.DIR[52]
DIR[53] => T80:u0.DIR[53]
DIR[54] => T80:u0.DIR[54]
DIR[55] => T80:u0.DIR[55]
DIR[56] => T80:u0.DIR[56]
DIR[57] => T80:u0.DIR[57]
DIR[58] => T80:u0.DIR[58]
DIR[59] => T80:u0.DIR[59]
DIR[60] => T80:u0.DIR[60]
DIR[61] => T80:u0.DIR[61]
DIR[62] => T80:u0.DIR[62]
DIR[63] => T80:u0.DIR[63]
DIR[64] => T80:u0.DIR[64]
DIR[65] => T80:u0.DIR[65]
DIR[66] => T80:u0.DIR[66]
DIR[67] => T80:u0.DIR[67]
DIR[68] => T80:u0.DIR[68]
DIR[69] => T80:u0.DIR[69]
DIR[70] => T80:u0.DIR[70]
DIR[71] => T80:u0.DIR[71]
DIR[72] => T80:u0.DIR[72]
DIR[73] => T80:u0.DIR[73]
DIR[74] => T80:u0.DIR[74]
DIR[75] => T80:u0.DIR[75]
DIR[76] => T80:u0.DIR[76]
DIR[77] => T80:u0.DIR[77]
DIR[78] => T80:u0.DIR[78]
DIR[79] => T80:u0.DIR[79]
DIR[80] => T80:u0.DIR[80]
DIR[81] => T80:u0.DIR[81]
DIR[82] => T80:u0.DIR[82]
DIR[83] => T80:u0.DIR[83]
DIR[84] => T80:u0.DIR[84]
DIR[85] => T80:u0.DIR[85]
DIR[86] => T80:u0.DIR[86]
DIR[87] => T80:u0.DIR[87]
DIR[88] => T80:u0.DIR[88]
DIR[89] => T80:u0.DIR[89]
DIR[90] => T80:u0.DIR[90]
DIR[91] => T80:u0.DIR[91]
DIR[92] => T80:u0.DIR[92]
DIR[93] => T80:u0.DIR[93]
DIR[94] => T80:u0.DIR[94]
DIR[95] => T80:u0.DIR[95]
DIR[96] => T80:u0.DIR[96]
DIR[97] => T80:u0.DIR[97]
DIR[98] => T80:u0.DIR[98]
DIR[99] => T80:u0.DIR[99]
DIR[100] => T80:u0.DIR[100]
DIR[101] => T80:u0.DIR[101]
DIR[102] => T80:u0.DIR[102]
DIR[103] => T80:u0.DIR[103]
DIR[104] => T80:u0.DIR[104]
DIR[105] => T80:u0.DIR[105]
DIR[106] => T80:u0.DIR[106]
DIR[107] => T80:u0.DIR[107]
DIR[108] => T80:u0.DIR[108]
DIR[109] => T80:u0.DIR[109]
DIR[110] => T80:u0.DIR[110]
DIR[111] => T80:u0.DIR[111]
DIR[112] => T80:u0.DIR[112]
DIR[113] => T80:u0.DIR[113]
DIR[114] => T80:u0.DIR[114]
DIR[115] => T80:u0.DIR[115]
DIR[116] => T80:u0.DIR[116]
DIR[117] => T80:u0.DIR[117]
DIR[118] => T80:u0.DIR[118]
DIR[119] => T80:u0.DIR[119]
DIR[120] => T80:u0.DIR[120]
DIR[121] => T80:u0.DIR[121]
DIR[122] => T80:u0.DIR[122]
DIR[123] => T80:u0.DIR[123]
DIR[124] => T80:u0.DIR[124]
DIR[125] => T80:u0.DIR[125]
DIR[126] => T80:u0.DIR[126]
DIR[127] => T80:u0.DIR[127]
DIR[128] => T80:u0.DIR[128]
DIR[129] => T80:u0.DIR[129]
DIR[130] => T80:u0.DIR[130]
DIR[131] => T80:u0.DIR[131]
DIR[132] => T80:u0.DIR[132]
DIR[133] => T80:u0.DIR[133]
DIR[134] => T80:u0.DIR[134]
DIR[135] => T80:u0.DIR[135]
DIR[136] => T80:u0.DIR[136]
DIR[137] => T80:u0.DIR[137]
DIR[138] => T80:u0.DIR[138]
DIR[139] => T80:u0.DIR[139]
DIR[140] => T80:u0.DIR[140]
DIR[141] => T80:u0.DIR[141]
DIR[142] => T80:u0.DIR[142]
DIR[143] => T80:u0.DIR[143]
DIR[144] => T80:u0.DIR[144]
DIR[145] => T80:u0.DIR[145]
DIR[146] => T80:u0.DIR[146]
DIR[147] => T80:u0.DIR[147]
DIR[148] => T80:u0.DIR[148]
DIR[149] => T80:u0.DIR[149]
DIR[150] => T80:u0.DIR[150]
DIR[151] => T80:u0.DIR[151]
DIR[152] => T80:u0.DIR[152]
DIR[153] => T80:u0.DIR[153]
DIR[154] => T80:u0.DIR[154]
DIR[155] => T80:u0.DIR[155]
DIR[156] => T80:u0.DIR[156]
DIR[157] => T80:u0.DIR[157]
DIR[158] => T80:u0.DIR[158]
DIR[159] => T80:u0.DIR[159]
DIR[160] => T80:u0.DIR[160]
DIR[161] => T80:u0.DIR[161]
DIR[162] => T80:u0.DIR[162]
DIR[163] => T80:u0.DIR[163]
DIR[164] => T80:u0.DIR[164]
DIR[165] => T80:u0.DIR[165]
DIR[166] => T80:u0.DIR[166]
DIR[167] => T80:u0.DIR[167]
DIR[168] => T80:u0.DIR[168]
DIR[169] => T80:u0.DIR[169]
DIR[170] => T80:u0.DIR[170]
DIR[171] => T80:u0.DIR[171]
DIR[172] => T80:u0.DIR[172]
DIR[173] => T80:u0.DIR[173]
DIR[174] => T80:u0.DIR[174]
DIR[175] => T80:u0.DIR[175]
DIR[176] => T80:u0.DIR[176]
DIR[177] => T80:u0.DIR[177]
DIR[178] => T80:u0.DIR[178]
DIR[179] => T80:u0.DIR[179]
DIR[180] => T80:u0.DIR[180]
DIR[181] => T80:u0.DIR[181]
DIR[182] => T80:u0.DIR[182]
DIR[183] => T80:u0.DIR[183]
DIR[184] => T80:u0.DIR[184]
DIR[185] => T80:u0.DIR[185]
DIR[186] => T80:u0.DIR[186]
DIR[187] => T80:u0.DIR[187]
DIR[188] => T80:u0.DIR[188]
DIR[189] => T80:u0.DIR[189]
DIR[190] => T80:u0.DIR[190]
DIR[191] => T80:u0.DIR[191]
DIR[192] => T80:u0.DIR[192]
DIR[193] => T80:u0.DIR[193]
DIR[194] => T80:u0.DIR[194]
DIR[195] => T80:u0.DIR[195]
DIR[196] => T80:u0.DIR[196]
DIR[197] => T80:u0.DIR[197]
DIR[198] => T80:u0.DIR[198]
DIR[199] => T80:u0.DIR[199]
DIR[200] => T80:u0.DIR[200]
DIR[201] => T80:u0.DIR[201]
DIR[202] => T80:u0.DIR[202]
DIR[203] => T80:u0.DIR[203]
DIR[204] => T80:u0.DIR[204]
DIR[205] => T80:u0.DIR[205]
DIR[206] => T80:u0.DIR[206]
DIR[207] => T80:u0.DIR[207]
DIR[208] => T80:u0.DIR[208]
DIR[209] => T80:u0.DIR[209]
DIR[210] => T80:u0.DIR[210]
DIR[211] => T80:u0.DIR[211]


|SVI328|cv_console:console|T80pa:t80a_b|T80:u0
RESET_n => BUSAK_n.IN1
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => BusAck.ENA
RESET_n => OldNMI_n.ENA
RESET_n => BusReq_s.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => BusAck.CLK
CLK_n => BusReq_s.CLK
CLK_n => NMI_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => MULU_Fakt1[0].CLK
CLK_n => MULU_Fakt1[1].CLK
CLK_n => MULU_Fakt1[2].CLK
CLK_n => MULU_Fakt1[3].CLK
CLK_n => MULU_Fakt1[4].CLK
CLK_n => MULU_Fakt1[5].CLK
CLK_n => MULU_Fakt1[6].CLK
CLK_n => MULU_Fakt1[7].CLK
CLK_n => MULU_Fakt1[8].CLK
CLK_n => MULU_Fakt1[9].CLK
CLK_n => MULU_Fakt1[10].CLK
CLK_n => MULU_Fakt1[11].CLK
CLK_n => MULU_Fakt1[12].CLK
CLK_n => MULU_Fakt1[13].CLK
CLK_n => MULU_Fakt1[14].CLK
CLK_n => MULU_Fakt1[15].CLK
CLK_n => MULU_Prod32[0].CLK
CLK_n => MULU_Prod32[1].CLK
CLK_n => MULU_Prod32[2].CLK
CLK_n => MULU_Prod32[3].CLK
CLK_n => MULU_Prod32[4].CLK
CLK_n => MULU_Prod32[5].CLK
CLK_n => MULU_Prod32[6].CLK
CLK_n => MULU_Prod32[7].CLK
CLK_n => MULU_Prod32[8].CLK
CLK_n => MULU_Prod32[9].CLK
CLK_n => MULU_Prod32[10].CLK
CLK_n => MULU_Prod32[11].CLK
CLK_n => MULU_Prod32[12].CLK
CLK_n => MULU_Prod32[13].CLK
CLK_n => MULU_Prod32[14].CLK
CLK_n => MULU_Prod32[15].CLK
CLK_n => MULU_Prod32[16].CLK
CLK_n => MULU_Prod32[17].CLK
CLK_n => MULU_Prod32[18].CLK
CLK_n => MULU_Prod32[19].CLK
CLK_n => MULU_Prod32[20].CLK
CLK_n => MULU_Prod32[21].CLK
CLK_n => MULU_Prod32[22].CLK
CLK_n => MULU_Prod32[23].CLK
CLK_n => MULU_Prod32[24].CLK
CLK_n => MULU_Prod32[25].CLK
CLK_n => MULU_Prod32[26].CLK
CLK_n => MULU_Prod32[27].CLK
CLK_n => MULU_Prod32[28].CLK
CLK_n => MULU_Prod32[29].CLK
CLK_n => MULU_Prod32[30].CLK
CLK_n => MULU_Prod32[31].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_6.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_6.IN1
WAIT_n => process_7.IN1
WAIT_n => Really_Wait.IN1
INT_n => process_7.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_7.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BUSAK_n.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => WZ.DATAB
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => WZ.DATAB
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => WZ.DATAB
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => WZ.DATAB
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => WZ.DATAB
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => WZ.DATAB
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => WZ.DATAB
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => WZ.DATAB
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add3.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add8.IN16
DI[0] => Add9.IN32
DI[0] => Add12.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal26.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add3.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add8.IN15
DI[1] => Add9.IN31
DI[1] => Add12.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal26.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add3.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add8.IN14
DI[2] => Add9.IN30
DI[2] => Add12.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal26.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add3.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add8.IN13
DI[3] => Add9.IN29
DI[3] => Add12.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal26.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add3.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add8.IN12
DI[4] => Add9.IN28
DI[4] => Add12.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal26.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add3.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add8.IN11
DI[5] => Add9.IN27
DI[5] => Add12.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal26.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add3.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add8.IN10
DI[6] => Add9.IN26
DI[6] => Add12.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal26.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add3.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add8.IN9
DI[7] => F.DATAB
DI[7] => Add9.IN17
DI[7] => Add9.IN18
DI[7] => Add9.IN19
DI[7] => Add9.IN20
DI[7] => Add9.IN21
DI[7] => Add9.IN22
DI[7] => Add9.IN23
DI[7] => Add9.IN24
DI[7] => Add9.IN25
DI[7] => Add12.IN17
DI[7] => Add12.IN18
DI[7] => Add12.IN19
DI[7] => Add12.IN20
DI[7] => Add12.IN21
DI[7] => Add12.IN22
DI[7] => Add12.IN23
DI[7] => Add12.IN24
DI[7] => Add12.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal26.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
R800_mode => T80_MCode:mcode.R800_mode
out0 => process_5.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => BusReq_s.OUTPUTSELECT
DIRSet => BusAck.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_6.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => NMI_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|SVI328|cv_console:console|T80pa:t80a_b|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux26.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux60.IN263
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN158
IR[0] => Mux63.IN159
IR[0] => Mux63.IN160
IR[0] => Mux63.IN161
IR[0] => Mux63.IN162
IR[0] => Mux63.IN163
IR[0] => Mux63.IN164
IR[0] => Mux63.IN165
IR[0] => Mux63.IN166
IR[0] => Mux63.IN167
IR[0] => Mux63.IN168
IR[0] => Mux63.IN169
IR[0] => Mux63.IN170
IR[0] => Mux63.IN171
IR[0] => Mux63.IN172
IR[0] => Mux63.IN173
IR[0] => Mux63.IN174
IR[0] => Mux63.IN175
IR[0] => Mux63.IN176
IR[0] => Mux63.IN177
IR[0] => Mux63.IN178
IR[0] => Mux63.IN179
IR[0] => Mux63.IN180
IR[0] => Mux63.IN181
IR[0] => Mux63.IN182
IR[0] => Mux63.IN183
IR[0] => Mux63.IN184
IR[0] => Mux63.IN185
IR[0] => Mux63.IN186
IR[0] => Mux63.IN187
IR[0] => Mux63.IN188
IR[0] => Mux63.IN189
IR[0] => Mux63.IN190
IR[0] => Mux63.IN191
IR[0] => Mux63.IN192
IR[0] => Mux63.IN193
IR[0] => Mux63.IN194
IR[0] => Mux63.IN195
IR[0] => Mux63.IN196
IR[0] => Mux63.IN197
IR[0] => Mux63.IN198
IR[0] => Mux63.IN199
IR[0] => Mux63.IN200
IR[0] => Mux63.IN201
IR[0] => Mux63.IN202
IR[0] => Mux63.IN203
IR[0] => Mux63.IN204
IR[0] => Mux63.IN205
IR[0] => Mux63.IN206
IR[0] => Mux63.IN207
IR[0] => Mux63.IN208
IR[0] => Mux63.IN209
IR[0] => Mux63.IN210
IR[0] => Mux63.IN211
IR[0] => Mux63.IN212
IR[0] => Mux63.IN213
IR[0] => Mux63.IN214
IR[0] => Mux63.IN215
IR[0] => Mux63.IN216
IR[0] => Mux63.IN217
IR[0] => Mux63.IN218
IR[0] => Mux63.IN219
IR[0] => Mux63.IN220
IR[0] => Mux63.IN221
IR[0] => Mux63.IN222
IR[0] => Mux63.IN223
IR[0] => Mux63.IN224
IR[0] => Mux63.IN225
IR[0] => Mux63.IN226
IR[0] => Mux63.IN227
IR[0] => Mux63.IN228
IR[0] => Mux63.IN229
IR[0] => Mux63.IN230
IR[0] => Mux63.IN231
IR[0] => Mux63.IN232
IR[0] => Mux63.IN233
IR[0] => Mux63.IN234
IR[0] => Mux63.IN235
IR[0] => Mux63.IN236
IR[0] => Mux63.IN237
IR[0] => Mux63.IN238
IR[0] => Mux63.IN239
IR[0] => Mux63.IN240
IR[0] => Mux63.IN241
IR[0] => Mux63.IN242
IR[0] => Mux63.IN243
IR[0] => Mux63.IN244
IR[0] => Mux63.IN245
IR[0] => Mux63.IN246
IR[0] => Mux63.IN247
IR[0] => Mux63.IN248
IR[0] => Mux63.IN249
IR[0] => Mux63.IN250
IR[0] => Mux63.IN251
IR[0] => Mux63.IN252
IR[0] => Mux63.IN253
IR[0] => Mux63.IN254
IR[0] => Mux63.IN255
IR[0] => Mux63.IN256
IR[0] => Mux63.IN257
IR[0] => Mux63.IN258
IR[0] => Mux63.IN259
IR[0] => Mux63.IN260
IR[0] => Mux63.IN261
IR[0] => Mux63.IN262
IR[0] => Mux63.IN263
IR[0] => Mux64.IN263
IR[0] => Mux65.IN69
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN262
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN69
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN69
IR[0] => Mux112.IN69
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux117.IN36
IR[0] => Mux118.IN263
IR[0] => Mux119.IN263
IR[0] => Mux120.IN263
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux131.IN36
IR[0] => Mux132.IN36
IR[0] => Mux133.IN36
IR[0] => Mux134.IN36
IR[0] => Mux135.IN36
IR[0] => Mux201.IN69
IR[0] => Mux202.IN134
IR[0] => Mux203.IN134
IR[0] => Mux204.IN263
IR[0] => Mux205.IN263
IR[0] => Mux206.IN263
IR[0] => Mux207.IN134
IR[0] => Mux208.IN257
IR[0] => Mux209.IN263
IR[0] => Mux210.IN69
IR[0] => Mux211.IN69
IR[0] => Mux212.IN263
IR[0] => Mux213.IN69
IR[0] => Mux214.IN263
IR[0] => Mux215.IN69
IR[0] => Mux216.IN263
IR[0] => Mux217.IN69
IR[0] => Mux218.IN263
IR[0] => Mux219.IN263
IR[0] => Mux220.IN263
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN134
IR[0] => Mux226.IN263
IR[0] => Mux227.IN69
IR[0] => Mux228.IN69
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN263
IR[0] => Mux232.IN263
IR[0] => Mux233.IN263
IR[0] => Mux234.IN263
IR[0] => Mux235.IN69
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN263
IR[0] => Mux239.IN69
IR[0] => Mux240.IN69
IR[0] => Mux241.IN36
IR[0] => Mux242.IN134
IR[0] => Mux243.IN134
IR[0] => Mux244.IN134
IR[0] => Mux245.IN134
IR[0] => Mux246.IN263
IR[0] => Mux247.IN263
IR[0] => Mux248.IN36
IR[0] => Mux249.IN69
IR[0] => Mux250.IN36
IR[0] => Mux251.IN69
IR[0] => Mux252.IN69
IR[0] => Mux253.IN263
IR[0] => Mux257.IN3
IR[0] => Mux262.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN4
IR[0] => Equal8.IN7
IR[1] => Mux4.IN7
IR[1] => Mux25.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux60.IN262
IR[1] => Mux61.IN262
IR[1] => Mux62.IN157
IR[1] => Mux62.IN158
IR[1] => Mux62.IN159
IR[1] => Mux62.IN160
IR[1] => Mux62.IN161
IR[1] => Mux62.IN162
IR[1] => Mux62.IN163
IR[1] => Mux62.IN164
IR[1] => Mux62.IN165
IR[1] => Mux62.IN166
IR[1] => Mux62.IN167
IR[1] => Mux62.IN168
IR[1] => Mux62.IN169
IR[1] => Mux62.IN170
IR[1] => Mux62.IN171
IR[1] => Mux62.IN172
IR[1] => Mux62.IN173
IR[1] => Mux62.IN174
IR[1] => Mux62.IN175
IR[1] => Mux62.IN176
IR[1] => Mux62.IN177
IR[1] => Mux62.IN178
IR[1] => Mux62.IN179
IR[1] => Mux62.IN180
IR[1] => Mux62.IN181
IR[1] => Mux62.IN182
IR[1] => Mux62.IN183
IR[1] => Mux62.IN184
IR[1] => Mux62.IN185
IR[1] => Mux62.IN186
IR[1] => Mux62.IN187
IR[1] => Mux62.IN188
IR[1] => Mux62.IN189
IR[1] => Mux62.IN190
IR[1] => Mux62.IN191
IR[1] => Mux62.IN192
IR[1] => Mux62.IN193
IR[1] => Mux62.IN194
IR[1] => Mux62.IN195
IR[1] => Mux62.IN196
IR[1] => Mux62.IN197
IR[1] => Mux62.IN198
IR[1] => Mux62.IN199
IR[1] => Mux62.IN200
IR[1] => Mux62.IN201
IR[1] => Mux62.IN202
IR[1] => Mux62.IN203
IR[1] => Mux62.IN204
IR[1] => Mux62.IN205
IR[1] => Mux62.IN206
IR[1] => Mux62.IN207
IR[1] => Mux62.IN208
IR[1] => Mux62.IN209
IR[1] => Mux62.IN210
IR[1] => Mux62.IN211
IR[1] => Mux62.IN212
IR[1] => Mux62.IN213
IR[1] => Mux62.IN214
IR[1] => Mux62.IN215
IR[1] => Mux62.IN216
IR[1] => Mux62.IN217
IR[1] => Mux62.IN218
IR[1] => Mux62.IN219
IR[1] => Mux62.IN220
IR[1] => Mux62.IN221
IR[1] => Mux62.IN222
IR[1] => Mux62.IN223
IR[1] => Mux62.IN224
IR[1] => Mux62.IN225
IR[1] => Mux62.IN226
IR[1] => Mux62.IN227
IR[1] => Mux62.IN228
IR[1] => Mux62.IN229
IR[1] => Mux62.IN230
IR[1] => Mux62.IN231
IR[1] => Mux62.IN232
IR[1] => Mux62.IN233
IR[1] => Mux62.IN234
IR[1] => Mux62.IN235
IR[1] => Mux62.IN236
IR[1] => Mux62.IN237
IR[1] => Mux62.IN238
IR[1] => Mux62.IN239
IR[1] => Mux62.IN240
IR[1] => Mux62.IN241
IR[1] => Mux62.IN242
IR[1] => Mux62.IN243
IR[1] => Mux62.IN244
IR[1] => Mux62.IN245
IR[1] => Mux62.IN246
IR[1] => Mux62.IN247
IR[1] => Mux62.IN248
IR[1] => Mux62.IN249
IR[1] => Mux62.IN250
IR[1] => Mux62.IN251
IR[1] => Mux62.IN252
IR[1] => Mux62.IN253
IR[1] => Mux62.IN254
IR[1] => Mux62.IN255
IR[1] => Mux62.IN256
IR[1] => Mux62.IN257
IR[1] => Mux62.IN258
IR[1] => Mux62.IN259
IR[1] => Mux62.IN260
IR[1] => Mux62.IN261
IR[1] => Mux62.IN262
IR[1] => Mux63.IN157
IR[1] => Mux64.IN262
IR[1] => Mux65.IN68
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN261
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN68
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN68
IR[1] => Mux112.IN68
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux117.IN35
IR[1] => Mux118.IN262
IR[1] => Mux119.IN262
IR[1] => Mux120.IN262
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux131.IN35
IR[1] => Mux132.IN35
IR[1] => Mux133.IN35
IR[1] => Mux134.IN35
IR[1] => Mux135.IN35
IR[1] => Mux201.IN68
IR[1] => Mux202.IN133
IR[1] => Mux203.IN133
IR[1] => Mux204.IN262
IR[1] => Mux205.IN262
IR[1] => Mux206.IN262
IR[1] => Mux207.IN133
IR[1] => Mux208.IN256
IR[1] => Mux209.IN262
IR[1] => Mux210.IN68
IR[1] => Mux211.IN68
IR[1] => Mux212.IN262
IR[1] => Mux213.IN68
IR[1] => Mux214.IN262
IR[1] => Mux215.IN68
IR[1] => Mux216.IN262
IR[1] => Mux217.IN68
IR[1] => Mux218.IN262
IR[1] => Mux219.IN262
IR[1] => Mux220.IN262
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN133
IR[1] => Mux226.IN262
IR[1] => Mux227.IN68
IR[1] => Mux228.IN68
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN262
IR[1] => Mux232.IN262
IR[1] => Mux233.IN262
IR[1] => Mux234.IN262
IR[1] => Mux235.IN68
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN262
IR[1] => Mux239.IN68
IR[1] => Mux240.IN68
IR[1] => Mux241.IN35
IR[1] => Mux242.IN133
IR[1] => Mux243.IN133
IR[1] => Mux244.IN133
IR[1] => Mux245.IN133
IR[1] => Mux246.IN262
IR[1] => Mux247.IN262
IR[1] => Mux248.IN35
IR[1] => Mux249.IN68
IR[1] => Mux250.IN35
IR[1] => Mux251.IN68
IR[1] => Mux252.IN68
IR[1] => Mux253.IN262
IR[1] => Mux256.IN3
IR[1] => Mux261.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN3
IR[1] => Equal8.IN3
IR[2] => Mux3.IN7
IR[2] => Mux24.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux60.IN261
IR[2] => Mux61.IN156
IR[2] => Mux61.IN157
IR[2] => Mux61.IN158
IR[2] => Mux61.IN159
IR[2] => Mux61.IN160
IR[2] => Mux61.IN161
IR[2] => Mux61.IN162
IR[2] => Mux61.IN163
IR[2] => Mux61.IN164
IR[2] => Mux61.IN165
IR[2] => Mux61.IN166
IR[2] => Mux61.IN167
IR[2] => Mux61.IN168
IR[2] => Mux61.IN169
IR[2] => Mux61.IN170
IR[2] => Mux61.IN171
IR[2] => Mux61.IN172
IR[2] => Mux61.IN173
IR[2] => Mux61.IN174
IR[2] => Mux61.IN175
IR[2] => Mux61.IN176
IR[2] => Mux61.IN177
IR[2] => Mux61.IN178
IR[2] => Mux61.IN179
IR[2] => Mux61.IN180
IR[2] => Mux61.IN181
IR[2] => Mux61.IN182
IR[2] => Mux61.IN183
IR[2] => Mux61.IN184
IR[2] => Mux61.IN185
IR[2] => Mux61.IN186
IR[2] => Mux61.IN187
IR[2] => Mux61.IN188
IR[2] => Mux61.IN189
IR[2] => Mux61.IN190
IR[2] => Mux61.IN191
IR[2] => Mux61.IN192
IR[2] => Mux61.IN193
IR[2] => Mux61.IN194
IR[2] => Mux61.IN195
IR[2] => Mux61.IN196
IR[2] => Mux61.IN197
IR[2] => Mux61.IN198
IR[2] => Mux61.IN199
IR[2] => Mux61.IN200
IR[2] => Mux61.IN201
IR[2] => Mux61.IN202
IR[2] => Mux61.IN203
IR[2] => Mux61.IN204
IR[2] => Mux61.IN205
IR[2] => Mux61.IN206
IR[2] => Mux61.IN207
IR[2] => Mux61.IN208
IR[2] => Mux61.IN209
IR[2] => Mux61.IN210
IR[2] => Mux61.IN211
IR[2] => Mux61.IN212
IR[2] => Mux61.IN213
IR[2] => Mux61.IN214
IR[2] => Mux61.IN215
IR[2] => Mux61.IN216
IR[2] => Mux61.IN217
IR[2] => Mux61.IN218
IR[2] => Mux61.IN219
IR[2] => Mux61.IN220
IR[2] => Mux61.IN221
IR[2] => Mux61.IN222
IR[2] => Mux61.IN223
IR[2] => Mux61.IN224
IR[2] => Mux61.IN225
IR[2] => Mux61.IN226
IR[2] => Mux61.IN227
IR[2] => Mux61.IN228
IR[2] => Mux61.IN229
IR[2] => Mux61.IN230
IR[2] => Mux61.IN231
IR[2] => Mux61.IN232
IR[2] => Mux61.IN233
IR[2] => Mux61.IN234
IR[2] => Mux61.IN235
IR[2] => Mux61.IN236
IR[2] => Mux61.IN237
IR[2] => Mux61.IN238
IR[2] => Mux61.IN239
IR[2] => Mux61.IN240
IR[2] => Mux61.IN241
IR[2] => Mux61.IN242
IR[2] => Mux61.IN243
IR[2] => Mux61.IN244
IR[2] => Mux61.IN245
IR[2] => Mux61.IN246
IR[2] => Mux61.IN247
IR[2] => Mux61.IN248
IR[2] => Mux61.IN249
IR[2] => Mux61.IN250
IR[2] => Mux61.IN251
IR[2] => Mux61.IN252
IR[2] => Mux61.IN253
IR[2] => Mux61.IN254
IR[2] => Mux61.IN255
IR[2] => Mux61.IN256
IR[2] => Mux61.IN257
IR[2] => Mux61.IN258
IR[2] => Mux61.IN259
IR[2] => Mux61.IN260
IR[2] => Mux61.IN261
IR[2] => Mux62.IN156
IR[2] => Mux63.IN156
IR[2] => Mux64.IN261
IR[2] => Mux65.IN67
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN260
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN67
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN67
IR[2] => Mux112.IN67
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux117.IN34
IR[2] => Mux118.IN261
IR[2] => Mux119.IN261
IR[2] => Mux120.IN261
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux131.IN34
IR[2] => Mux132.IN34
IR[2] => Mux133.IN34
IR[2] => Mux134.IN34
IR[2] => Mux135.IN34
IR[2] => Mux201.IN67
IR[2] => Mux202.IN132
IR[2] => Mux203.IN132
IR[2] => Mux204.IN261
IR[2] => Mux205.IN261
IR[2] => Mux206.IN261
IR[2] => Mux207.IN132
IR[2] => Mux208.IN255
IR[2] => Mux209.IN261
IR[2] => Mux210.IN67
IR[2] => Mux211.IN67
IR[2] => Mux212.IN261
IR[2] => Mux213.IN67
IR[2] => Mux214.IN261
IR[2] => Mux215.IN67
IR[2] => Mux216.IN261
IR[2] => Mux217.IN67
IR[2] => Mux218.IN261
IR[2] => Mux219.IN261
IR[2] => Mux220.IN261
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN132
IR[2] => Mux226.IN261
IR[2] => Mux227.IN67
IR[2] => Mux228.IN67
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN261
IR[2] => Mux232.IN261
IR[2] => Mux233.IN261
IR[2] => Mux234.IN261
IR[2] => Mux235.IN67
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN261
IR[2] => Mux239.IN67
IR[2] => Mux240.IN67
IR[2] => Mux241.IN34
IR[2] => Mux242.IN132
IR[2] => Mux243.IN132
IR[2] => Mux244.IN132
IR[2] => Mux245.IN132
IR[2] => Mux246.IN261
IR[2] => Mux247.IN261
IR[2] => Mux248.IN34
IR[2] => Mux249.IN67
IR[2] => Mux250.IN34
IR[2] => Mux251.IN67
IR[2] => Mux252.IN67
IR[2] => Mux253.IN261
IR[2] => Mux255.IN3
IR[2] => Mux260.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN7
IR[2] => Equal8.IN2
IR[3] => Mux2.IN7
IR[3] => Mux29.IN2
IR[3] => Mux29.IN3
IR[3] => Mux29.IN4
IR[3] => Mux29.IN5
IR[3] => Mux29.IN6
IR[3] => Mux29.IN7
IR[3] => Mux44.IN6
IR[3] => Mux60.IN260
IR[3] => Mux61.IN155
IR[3] => Mux62.IN155
IR[3] => Mux63.IN155
IR[3] => Mux64.IN260
IR[3] => Mux65.IN66
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN197
IR[3] => Mux68.IN198
IR[3] => Mux68.IN199
IR[3] => Mux68.IN200
IR[3] => Mux68.IN201
IR[3] => Mux68.IN202
IR[3] => Mux68.IN203
IR[3] => Mux68.IN204
IR[3] => Mux68.IN205
IR[3] => Mux68.IN206
IR[3] => Mux68.IN207
IR[3] => Mux68.IN208
IR[3] => Mux68.IN209
IR[3] => Mux68.IN210
IR[3] => Mux68.IN211
IR[3] => Mux68.IN212
IR[3] => Mux68.IN213
IR[3] => Mux68.IN214
IR[3] => Mux68.IN215
IR[3] => Mux68.IN216
IR[3] => Mux68.IN217
IR[3] => Mux68.IN218
IR[3] => Mux68.IN219
IR[3] => Mux68.IN220
IR[3] => Mux68.IN221
IR[3] => Mux68.IN222
IR[3] => Mux68.IN223
IR[3] => Mux68.IN224
IR[3] => Mux68.IN225
IR[3] => Mux68.IN226
IR[3] => Mux68.IN227
IR[3] => Mux68.IN228
IR[3] => Mux68.IN229
IR[3] => Mux68.IN230
IR[3] => Mux68.IN231
IR[3] => Mux68.IN232
IR[3] => Mux68.IN233
IR[3] => Mux68.IN234
IR[3] => Mux68.IN235
IR[3] => Mux68.IN236
IR[3] => Mux68.IN237
IR[3] => Mux68.IN238
IR[3] => Mux68.IN239
IR[3] => Mux68.IN240
IR[3] => Mux68.IN241
IR[3] => Mux68.IN242
IR[3] => Mux68.IN243
IR[3] => Mux68.IN244
IR[3] => Mux68.IN245
IR[3] => Mux68.IN246
IR[3] => Mux68.IN247
IR[3] => Mux68.IN248
IR[3] => Mux68.IN249
IR[3] => Mux68.IN250
IR[3] => Mux68.IN251
IR[3] => Mux68.IN252
IR[3] => Mux68.IN253
IR[3] => Mux68.IN254
IR[3] => Mux68.IN255
IR[3] => Mux68.IN256
IR[3] => Mux68.IN257
IR[3] => Mux68.IN258
IR[3] => Mux68.IN259
IR[3] => Mux68.IN260
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN259
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN66
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN30
IR[3] => Mux101.IN31
IR[3] => Mux101.IN32
IR[3] => Mux101.IN33
IR[3] => Mux101.IN34
IR[3] => Mux101.IN35
IR[3] => Mux101.IN36
IR[3] => Mux101.IN37
IR[3] => Mux101.IN38
IR[3] => Mux101.IN39
IR[3] => Mux101.IN40
IR[3] => Mux101.IN41
IR[3] => Mux101.IN42
IR[3] => Mux101.IN43
IR[3] => Mux101.IN44
IR[3] => Mux101.IN45
IR[3] => Mux101.IN46
IR[3] => Mux101.IN47
IR[3] => Mux101.IN48
IR[3] => Mux101.IN49
IR[3] => Mux101.IN50
IR[3] => Mux101.IN51
IR[3] => Mux101.IN52
IR[3] => Mux101.IN53
IR[3] => Mux101.IN54
IR[3] => Mux101.IN55
IR[3] => Mux101.IN56
IR[3] => Mux101.IN57
IR[3] => Mux101.IN58
IR[3] => Mux101.IN59
IR[3] => Mux101.IN60
IR[3] => Mux101.IN61
IR[3] => Mux101.IN62
IR[3] => Mux101.IN63
IR[3] => Mux101.IN64
IR[3] => Mux101.IN65
IR[3] => Mux101.IN66
IR[3] => Mux101.IN67
IR[3] => Mux101.IN68
IR[3] => Mux101.IN69
IR[3] => Mux101.IN70
IR[3] => Mux101.IN71
IR[3] => Mux101.IN72
IR[3] => Mux101.IN73
IR[3] => Mux101.IN74
IR[3] => Mux101.IN75
IR[3] => Mux101.IN76
IR[3] => Mux101.IN77
IR[3] => Mux101.IN78
IR[3] => Mux101.IN79
IR[3] => Mux101.IN80
IR[3] => Mux101.IN81
IR[3] => Mux101.IN82
IR[3] => Mux101.IN83
IR[3] => Mux101.IN84
IR[3] => Mux101.IN85
IR[3] => Mux101.IN86
IR[3] => Mux101.IN87
IR[3] => Mux101.IN88
IR[3] => Mux101.IN89
IR[3] => Mux101.IN90
IR[3] => Mux101.IN91
IR[3] => Mux101.IN92
IR[3] => Mux101.IN93
IR[3] => Mux101.IN94
IR[3] => Mux101.IN95
IR[3] => Mux101.IN96
IR[3] => Mux101.IN97
IR[3] => Mux101.IN98
IR[3] => Mux101.IN99
IR[3] => Mux101.IN100
IR[3] => Mux101.IN101
IR[3] => Mux101.IN102
IR[3] => Mux101.IN103
IR[3] => Mux101.IN104
IR[3] => Mux101.IN105
IR[3] => Mux101.IN106
IR[3] => Mux101.IN107
IR[3] => Mux101.IN108
IR[3] => Mux101.IN109
IR[3] => Mux101.IN110
IR[3] => Mux101.IN111
IR[3] => Mux101.IN112
IR[3] => Mux101.IN113
IR[3] => Mux101.IN114
IR[3] => Mux101.IN115
IR[3] => Mux101.IN116
IR[3] => Mux101.IN117
IR[3] => Mux101.IN118
IR[3] => Mux101.IN119
IR[3] => Mux101.IN120
IR[3] => Mux101.IN121
IR[3] => Mux101.IN122
IR[3] => Mux101.IN123
IR[3] => Mux101.IN124
IR[3] => Mux101.IN125
IR[3] => Mux101.IN126
IR[3] => Mux101.IN127
IR[3] => Mux101.IN128
IR[3] => Mux101.IN129
IR[3] => Mux101.IN130
IR[3] => Mux101.IN131
IR[3] => Mux101.IN132
IR[3] => Mux101.IN133
IR[3] => Mux101.IN134
IR[3] => Mux101.IN135
IR[3] => Mux101.IN136
IR[3] => Mux101.IN137
IR[3] => Mux101.IN138
IR[3] => Mux101.IN139
IR[3] => Mux101.IN140
IR[3] => Mux101.IN141
IR[3] => Mux101.IN142
IR[3] => Mux101.IN143
IR[3] => Mux101.IN144
IR[3] => Mux101.IN145
IR[3] => Mux101.IN146
IR[3] => Mux101.IN147
IR[3] => Mux101.IN148
IR[3] => Mux101.IN149
IR[3] => Mux101.IN150
IR[3] => Mux101.IN151
IR[3] => Mux101.IN152
IR[3] => Mux101.IN153
IR[3] => Mux101.IN154
IR[3] => Mux101.IN155
IR[3] => Mux101.IN156
IR[3] => Mux101.IN157
IR[3] => Mux101.IN158
IR[3] => Mux101.IN159
IR[3] => Mux101.IN160
IR[3] => Mux101.IN161
IR[3] => Mux101.IN162
IR[3] => Mux101.IN163
IR[3] => Mux101.IN164
IR[3] => Mux101.IN165
IR[3] => Mux101.IN166
IR[3] => Mux101.IN167
IR[3] => Mux101.IN168
IR[3] => Mux101.IN169
IR[3] => Mux101.IN170
IR[3] => Mux101.IN171
IR[3] => Mux101.IN172
IR[3] => Mux101.IN173
IR[3] => Mux101.IN174
IR[3] => Mux101.IN175
IR[3] => Mux101.IN176
IR[3] => Mux101.IN177
IR[3] => Mux101.IN178
IR[3] => Mux101.IN179
IR[3] => Mux101.IN180
IR[3] => Mux101.IN181
IR[3] => Mux101.IN182
IR[3] => Mux101.IN183
IR[3] => Mux101.IN184
IR[3] => Mux101.IN185
IR[3] => Mux101.IN186
IR[3] => Mux101.IN187
IR[3] => Mux101.IN188
IR[3] => Mux101.IN189
IR[3] => Mux101.IN190
IR[3] => Mux101.IN191
IR[3] => Mux101.IN192
IR[3] => Mux101.IN193
IR[3] => Mux101.IN194
IR[3] => Mux101.IN195
IR[3] => Mux101.IN196
IR[3] => Mux101.IN197
IR[3] => Mux101.IN198
IR[3] => Mux101.IN199
IR[3] => Mux101.IN200
IR[3] => Mux101.IN201
IR[3] => Mux101.IN202
IR[3] => Mux101.IN203
IR[3] => Mux101.IN204
IR[3] => Mux101.IN205
IR[3] => Mux101.IN206
IR[3] => Mux101.IN207
IR[3] => Mux101.IN208
IR[3] => Mux101.IN209
IR[3] => Mux101.IN210
IR[3] => Mux101.IN211
IR[3] => Mux101.IN212
IR[3] => Mux101.IN213
IR[3] => Mux101.IN214
IR[3] => Mux101.IN215
IR[3] => Mux101.IN216
IR[3] => Mux101.IN217
IR[3] => Mux101.IN218
IR[3] => Mux101.IN219
IR[3] => Mux101.IN220
IR[3] => Mux101.IN221
IR[3] => Mux101.IN222
IR[3] => Mux101.IN223
IR[3] => Mux101.IN224
IR[3] => Mux101.IN225
IR[3] => Mux101.IN226
IR[3] => Mux101.IN227
IR[3] => Mux101.IN228
IR[3] => Mux101.IN229
IR[3] => Mux101.IN230
IR[3] => Mux101.IN231
IR[3] => Mux101.IN232
IR[3] => Mux101.IN233
IR[3] => Mux101.IN234
IR[3] => Mux101.IN235
IR[3] => Mux101.IN236
IR[3] => Mux101.IN237
IR[3] => Mux101.IN238
IR[3] => Mux101.IN239
IR[3] => Mux101.IN240
IR[3] => Mux101.IN241
IR[3] => Mux101.IN242
IR[3] => Mux101.IN243
IR[3] => Mux101.IN244
IR[3] => Mux101.IN245
IR[3] => Mux101.IN246
IR[3] => Mux101.IN247
IR[3] => Mux101.IN248
IR[3] => Mux101.IN249
IR[3] => Mux101.IN250
IR[3] => Mux101.IN251
IR[3] => Mux101.IN252
IR[3] => Mux101.IN253
IR[3] => Mux101.IN254
IR[3] => Mux101.IN255
IR[3] => Mux101.IN256
IR[3] => Mux101.IN257
IR[3] => Mux101.IN258
IR[3] => Mux101.IN259
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN66
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => Mux118.IN260
IR[3] => Mux119.IN260
IR[3] => Mux120.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux146.IN6
IR[3] => Mux146.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux152.IN7
IR[3] => Mux155.IN1
IR[3] => Mux155.IN2
IR[3] => Mux155.IN3
IR[3] => Mux155.IN4
IR[3] => Mux155.IN5
IR[3] => Mux155.IN6
IR[3] => Mux155.IN7
IR[3] => Mux165.IN1
IR[3] => Mux165.IN2
IR[3] => Mux165.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN7
IR[3] => Mux203.IN131
IR[3] => Mux204.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN260
IR[3] => Mux208.IN254
IR[3] => Mux209.IN260
IR[3] => Mux210.IN66
IR[3] => Mux211.IN66
IR[3] => Mux212.IN260
IR[3] => Mux214.IN260
IR[3] => Mux215.IN66
IR[3] => Mux216.IN260
IR[3] => Mux217.IN66
IR[3] => Mux218.IN260
IR[3] => Mux219.IN260
IR[3] => Mux220.IN260
IR[3] => Mux221.IN66
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN131
IR[3] => Mux226.IN260
IR[3] => Mux231.IN260
IR[3] => Mux232.IN260
IR[3] => Mux233.IN260
IR[3] => Mux234.IN38
IR[3] => Mux234.IN39
IR[3] => Mux234.IN40
IR[3] => Mux234.IN41
IR[3] => Mux234.IN42
IR[3] => Mux234.IN43
IR[3] => Mux234.IN44
IR[3] => Mux234.IN45
IR[3] => Mux234.IN46
IR[3] => Mux234.IN47
IR[3] => Mux234.IN48
IR[3] => Mux234.IN49
IR[3] => Mux234.IN50
IR[3] => Mux234.IN51
IR[3] => Mux234.IN52
IR[3] => Mux234.IN53
IR[3] => Mux234.IN54
IR[3] => Mux234.IN55
IR[3] => Mux234.IN56
IR[3] => Mux234.IN57
IR[3] => Mux234.IN58
IR[3] => Mux234.IN59
IR[3] => Mux234.IN60
IR[3] => Mux234.IN61
IR[3] => Mux234.IN62
IR[3] => Mux234.IN63
IR[3] => Mux234.IN64
IR[3] => Mux234.IN65
IR[3] => Mux234.IN66
IR[3] => Mux234.IN67
IR[3] => Mux234.IN68
IR[3] => Mux234.IN69
IR[3] => Mux234.IN70
IR[3] => Mux234.IN71
IR[3] => Mux234.IN72
IR[3] => Mux234.IN73
IR[3] => Mux234.IN74
IR[3] => Mux234.IN75
IR[3] => Mux234.IN76
IR[3] => Mux234.IN77
IR[3] => Mux234.IN78
IR[3] => Mux234.IN79
IR[3] => Mux234.IN80
IR[3] => Mux234.IN81
IR[3] => Mux234.IN82
IR[3] => Mux234.IN83
IR[3] => Mux234.IN84
IR[3] => Mux234.IN85
IR[3] => Mux234.IN86
IR[3] => Mux234.IN87
IR[3] => Mux234.IN88
IR[3] => Mux234.IN89
IR[3] => Mux234.IN90
IR[3] => Mux234.IN91
IR[3] => Mux234.IN92
IR[3] => Mux234.IN93
IR[3] => Mux234.IN94
IR[3] => Mux234.IN95
IR[3] => Mux234.IN96
IR[3] => Mux234.IN97
IR[3] => Mux234.IN98
IR[3] => Mux234.IN99
IR[3] => Mux234.IN100
IR[3] => Mux234.IN101
IR[3] => Mux234.IN102
IR[3] => Mux234.IN103
IR[3] => Mux234.IN104
IR[3] => Mux234.IN105
IR[3] => Mux234.IN106
IR[3] => Mux234.IN107
IR[3] => Mux234.IN108
IR[3] => Mux234.IN109
IR[3] => Mux234.IN110
IR[3] => Mux234.IN111
IR[3] => Mux234.IN112
IR[3] => Mux234.IN113
IR[3] => Mux234.IN114
IR[3] => Mux234.IN115
IR[3] => Mux234.IN116
IR[3] => Mux234.IN117
IR[3] => Mux234.IN118
IR[3] => Mux234.IN119
IR[3] => Mux234.IN120
IR[3] => Mux234.IN121
IR[3] => Mux234.IN122
IR[3] => Mux234.IN123
IR[3] => Mux234.IN124
IR[3] => Mux234.IN125
IR[3] => Mux234.IN126
IR[3] => Mux234.IN127
IR[3] => Mux234.IN128
IR[3] => Mux234.IN129
IR[3] => Mux234.IN130
IR[3] => Mux234.IN131
IR[3] => Mux234.IN132
IR[3] => Mux234.IN133
IR[3] => Mux234.IN134
IR[3] => Mux234.IN135
IR[3] => Mux234.IN136
IR[3] => Mux234.IN137
IR[3] => Mux234.IN138
IR[3] => Mux234.IN139
IR[3] => Mux234.IN140
IR[3] => Mux234.IN141
IR[3] => Mux234.IN142
IR[3] => Mux234.IN143
IR[3] => Mux234.IN144
IR[3] => Mux234.IN145
IR[3] => Mux234.IN146
IR[3] => Mux234.IN147
IR[3] => Mux234.IN148
IR[3] => Mux234.IN149
IR[3] => Mux234.IN150
IR[3] => Mux234.IN151
IR[3] => Mux234.IN152
IR[3] => Mux234.IN153
IR[3] => Mux234.IN154
IR[3] => Mux234.IN155
IR[3] => Mux234.IN156
IR[3] => Mux234.IN157
IR[3] => Mux234.IN158
IR[3] => Mux234.IN159
IR[3] => Mux234.IN160
IR[3] => Mux234.IN161
IR[3] => Mux234.IN162
IR[3] => Mux234.IN163
IR[3] => Mux234.IN164
IR[3] => Mux234.IN165
IR[3] => Mux234.IN166
IR[3] => Mux234.IN167
IR[3] => Mux234.IN168
IR[3] => Mux234.IN169
IR[3] => Mux234.IN170
IR[3] => Mux234.IN171
IR[3] => Mux234.IN172
IR[3] => Mux234.IN173
IR[3] => Mux234.IN174
IR[3] => Mux234.IN175
IR[3] => Mux234.IN176
IR[3] => Mux234.IN177
IR[3] => Mux234.IN178
IR[3] => Mux234.IN179
IR[3] => Mux234.IN180
IR[3] => Mux234.IN181
IR[3] => Mux234.IN182
IR[3] => Mux234.IN183
IR[3] => Mux234.IN184
IR[3] => Mux234.IN185
IR[3] => Mux234.IN186
IR[3] => Mux234.IN187
IR[3] => Mux234.IN188
IR[3] => Mux234.IN189
IR[3] => Mux234.IN190
IR[3] => Mux234.IN191
IR[3] => Mux234.IN192
IR[3] => Mux234.IN193
IR[3] => Mux234.IN194
IR[3] => Mux234.IN195
IR[3] => Mux234.IN196
IR[3] => Mux234.IN197
IR[3] => Mux234.IN198
IR[3] => Mux234.IN199
IR[3] => Mux234.IN200
IR[3] => Mux234.IN201
IR[3] => Mux234.IN202
IR[3] => Mux234.IN203
IR[3] => Mux234.IN204
IR[3] => Mux234.IN205
IR[3] => Mux234.IN206
IR[3] => Mux234.IN207
IR[3] => Mux234.IN208
IR[3] => Mux234.IN209
IR[3] => Mux234.IN210
IR[3] => Mux234.IN211
IR[3] => Mux234.IN212
IR[3] => Mux234.IN213
IR[3] => Mux234.IN214
IR[3] => Mux234.IN215
IR[3] => Mux234.IN216
IR[3] => Mux234.IN217
IR[3] => Mux234.IN218
IR[3] => Mux234.IN219
IR[3] => Mux234.IN220
IR[3] => Mux234.IN221
IR[3] => Mux234.IN222
IR[3] => Mux234.IN223
IR[3] => Mux234.IN224
IR[3] => Mux234.IN225
IR[3] => Mux234.IN226
IR[3] => Mux234.IN227
IR[3] => Mux234.IN228
IR[3] => Mux234.IN229
IR[3] => Mux234.IN230
IR[3] => Mux234.IN231
IR[3] => Mux234.IN232
IR[3] => Mux234.IN233
IR[3] => Mux234.IN234
IR[3] => Mux234.IN235
IR[3] => Mux234.IN236
IR[3] => Mux234.IN237
IR[3] => Mux234.IN238
IR[3] => Mux234.IN239
IR[3] => Mux234.IN240
IR[3] => Mux234.IN241
IR[3] => Mux234.IN242
IR[3] => Mux234.IN243
IR[3] => Mux234.IN244
IR[3] => Mux234.IN245
IR[3] => Mux234.IN246
IR[3] => Mux234.IN247
IR[3] => Mux234.IN248
IR[3] => Mux234.IN249
IR[3] => Mux234.IN250
IR[3] => Mux234.IN251
IR[3] => Mux234.IN252
IR[3] => Mux234.IN253
IR[3] => Mux234.IN254
IR[3] => Mux234.IN255
IR[3] => Mux234.IN256
IR[3] => Mux234.IN257
IR[3] => Mux234.IN258
IR[3] => Mux234.IN259
IR[3] => Mux234.IN260
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Mux238.IN260
IR[3] => Mux242.IN131
IR[3] => Mux243.IN131
IR[3] => Mux244.IN131
IR[3] => Mux245.IN131
IR[3] => Mux246.IN260
IR[3] => Mux247.IN260
IR[3] => Mux253.IN260
IR[3] => Equal4.IN2
IR[3] => Equal6.IN2
IR[3] => Equal8.IN6
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux44.IN5
IR[4] => Mux60.IN259
IR[4] => Mux61.IN154
IR[4] => Mux62.IN154
IR[4] => Mux63.IN154
IR[4] => Mux64.IN259
IR[4] => Mux66.IN259
IR[4] => Mux67.IN196
IR[4] => Mux67.IN197
IR[4] => Mux67.IN198
IR[4] => Mux67.IN199
IR[4] => Mux67.IN200
IR[4] => Mux67.IN201
IR[4] => Mux67.IN202
IR[4] => Mux67.IN203
IR[4] => Mux67.IN204
IR[4] => Mux67.IN205
IR[4] => Mux67.IN206
IR[4] => Mux67.IN207
IR[4] => Mux67.IN208
IR[4] => Mux67.IN209
IR[4] => Mux67.IN210
IR[4] => Mux67.IN211
IR[4] => Mux67.IN212
IR[4] => Mux67.IN213
IR[4] => Mux67.IN214
IR[4] => Mux67.IN215
IR[4] => Mux67.IN216
IR[4] => Mux67.IN217
IR[4] => Mux67.IN218
IR[4] => Mux67.IN219
IR[4] => Mux67.IN220
IR[4] => Mux67.IN221
IR[4] => Mux67.IN222
IR[4] => Mux67.IN223
IR[4] => Mux67.IN224
IR[4] => Mux67.IN225
IR[4] => Mux67.IN226
IR[4] => Mux67.IN227
IR[4] => Mux67.IN228
IR[4] => Mux67.IN229
IR[4] => Mux67.IN230
IR[4] => Mux67.IN231
IR[4] => Mux67.IN232
IR[4] => Mux67.IN233
IR[4] => Mux67.IN234
IR[4] => Mux67.IN235
IR[4] => Mux67.IN236
IR[4] => Mux67.IN237
IR[4] => Mux67.IN238
IR[4] => Mux67.IN239
IR[4] => Mux67.IN240
IR[4] => Mux67.IN241
IR[4] => Mux67.IN242
IR[4] => Mux67.IN243
IR[4] => Mux67.IN244
IR[4] => Mux67.IN245
IR[4] => Mux67.IN246
IR[4] => Mux67.IN247
IR[4] => Mux67.IN248
IR[4] => Mux67.IN249
IR[4] => Mux67.IN250
IR[4] => Mux67.IN251
IR[4] => Mux67.IN252
IR[4] => Mux67.IN253
IR[4] => Mux67.IN254
IR[4] => Mux67.IN255
IR[4] => Mux67.IN256
IR[4] => Mux67.IN257
IR[4] => Mux67.IN258
IR[4] => Mux67.IN259
IR[4] => Mux68.IN196
IR[4] => Mux69.IN259
IR[4] => Mux70.IN259
IR[4] => Mux71.IN258
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN251
IR[4] => Mux91.IN252
IR[4] => Mux91.IN253
IR[4] => Mux91.IN254
IR[4] => Mux91.IN255
IR[4] => Mux91.IN256
IR[4] => Mux91.IN257
IR[4] => Mux91.IN258
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN259
IR[4] => Mux99.IN259
IR[4] => Mux100.IN29
IR[4] => Mux100.IN30
IR[4] => Mux100.IN31
IR[4] => Mux100.IN32
IR[4] => Mux100.IN33
IR[4] => Mux100.IN34
IR[4] => Mux100.IN35
IR[4] => Mux100.IN36
IR[4] => Mux100.IN37
IR[4] => Mux100.IN38
IR[4] => Mux100.IN39
IR[4] => Mux100.IN40
IR[4] => Mux100.IN41
IR[4] => Mux100.IN42
IR[4] => Mux100.IN43
IR[4] => Mux100.IN44
IR[4] => Mux100.IN45
IR[4] => Mux100.IN46
IR[4] => Mux100.IN47
IR[4] => Mux100.IN48
IR[4] => Mux100.IN49
IR[4] => Mux100.IN50
IR[4] => Mux100.IN51
IR[4] => Mux100.IN52
IR[4] => Mux100.IN53
IR[4] => Mux100.IN54
IR[4] => Mux100.IN55
IR[4] => Mux100.IN56
IR[4] => Mux100.IN57
IR[4] => Mux100.IN58
IR[4] => Mux100.IN59
IR[4] => Mux100.IN60
IR[4] => Mux100.IN61
IR[4] => Mux100.IN62
IR[4] => Mux100.IN63
IR[4] => Mux100.IN64
IR[4] => Mux100.IN65
IR[4] => Mux100.IN66
IR[4] => Mux100.IN67
IR[4] => Mux100.IN68
IR[4] => Mux100.IN69
IR[4] => Mux100.IN70
IR[4] => Mux100.IN71
IR[4] => Mux100.IN72
IR[4] => Mux100.IN73
IR[4] => Mux100.IN74
IR[4] => Mux100.IN75
IR[4] => Mux100.IN76
IR[4] => Mux100.IN77
IR[4] => Mux100.IN78
IR[4] => Mux100.IN79
IR[4] => Mux100.IN80
IR[4] => Mux100.IN81
IR[4] => Mux100.IN82
IR[4] => Mux100.IN83
IR[4] => Mux100.IN84
IR[4] => Mux100.IN85
IR[4] => Mux100.IN86
IR[4] => Mux100.IN87
IR[4] => Mux100.IN88
IR[4] => Mux100.IN89
IR[4] => Mux100.IN90
IR[4] => Mux100.IN91
IR[4] => Mux100.IN92
IR[4] => Mux100.IN93
IR[4] => Mux100.IN94
IR[4] => Mux100.IN95
IR[4] => Mux100.IN96
IR[4] => Mux100.IN97
IR[4] => Mux100.IN98
IR[4] => Mux100.IN99
IR[4] => Mux100.IN100
IR[4] => Mux100.IN101
IR[4] => Mux100.IN102
IR[4] => Mux100.IN103
IR[4] => Mux100.IN104
IR[4] => Mux100.IN105
IR[4] => Mux100.IN106
IR[4] => Mux100.IN107
IR[4] => Mux100.IN108
IR[4] => Mux100.IN109
IR[4] => Mux100.IN110
IR[4] => Mux100.IN111
IR[4] => Mux100.IN112
IR[4] => Mux100.IN113
IR[4] => Mux100.IN114
IR[4] => Mux100.IN115
IR[4] => Mux100.IN116
IR[4] => Mux100.IN117
IR[4] => Mux100.IN118
IR[4] => Mux100.IN119
IR[4] => Mux100.IN120
IR[4] => Mux100.IN121
IR[4] => Mux100.IN122
IR[4] => Mux100.IN123
IR[4] => Mux100.IN124
IR[4] => Mux100.IN125
IR[4] => Mux100.IN126
IR[4] => Mux100.IN127
IR[4] => Mux100.IN128
IR[4] => Mux100.IN129
IR[4] => Mux100.IN130
IR[4] => Mux100.IN131
IR[4] => Mux100.IN132
IR[4] => Mux100.IN133
IR[4] => Mux100.IN134
IR[4] => Mux100.IN135
IR[4] => Mux100.IN136
IR[4] => Mux100.IN137
IR[4] => Mux100.IN138
IR[4] => Mux100.IN139
IR[4] => Mux100.IN140
IR[4] => Mux100.IN141
IR[4] => Mux100.IN142
IR[4] => Mux100.IN143
IR[4] => Mux100.IN144
IR[4] => Mux100.IN145
IR[4] => Mux100.IN146
IR[4] => Mux100.IN147
IR[4] => Mux100.IN148
IR[4] => Mux100.IN149
IR[4] => Mux100.IN150
IR[4] => Mux100.IN151
IR[4] => Mux100.IN152
IR[4] => Mux100.IN153
IR[4] => Mux100.IN154
IR[4] => Mux100.IN155
IR[4] => Mux100.IN156
IR[4] => Mux100.IN157
IR[4] => Mux100.IN158
IR[4] => Mux100.IN159
IR[4] => Mux100.IN160
IR[4] => Mux100.IN161
IR[4] => Mux100.IN162
IR[4] => Mux100.IN163
IR[4] => Mux100.IN164
IR[4] => Mux100.IN165
IR[4] => Mux100.IN166
IR[4] => Mux100.IN167
IR[4] => Mux100.IN168
IR[4] => Mux100.IN169
IR[4] => Mux100.IN170
IR[4] => Mux100.IN171
IR[4] => Mux100.IN172
IR[4] => Mux100.IN173
IR[4] => Mux100.IN174
IR[4] => Mux100.IN175
IR[4] => Mux100.IN176
IR[4] => Mux100.IN177
IR[4] => Mux100.IN178
IR[4] => Mux100.IN179
IR[4] => Mux100.IN180
IR[4] => Mux100.IN181
IR[4] => Mux100.IN182
IR[4] => Mux100.IN183
IR[4] => Mux100.IN184
IR[4] => Mux100.IN185
IR[4] => Mux100.IN186
IR[4] => Mux100.IN187
IR[4] => Mux100.IN188
IR[4] => Mux100.IN189
IR[4] => Mux100.IN190
IR[4] => Mux100.IN191
IR[4] => Mux100.IN192
IR[4] => Mux100.IN193
IR[4] => Mux100.IN194
IR[4] => Mux100.IN195
IR[4] => Mux100.IN196
IR[4] => Mux100.IN197
IR[4] => Mux100.IN198
IR[4] => Mux100.IN199
IR[4] => Mux100.IN200
IR[4] => Mux100.IN201
IR[4] => Mux100.IN202
IR[4] => Mux100.IN203
IR[4] => Mux100.IN204
IR[4] => Mux100.IN205
IR[4] => Mux100.IN206
IR[4] => Mux100.IN207
IR[4] => Mux100.IN208
IR[4] => Mux100.IN209
IR[4] => Mux100.IN210
IR[4] => Mux100.IN211
IR[4] => Mux100.IN212
IR[4] => Mux100.IN213
IR[4] => Mux100.IN214
IR[4] => Mux100.IN215
IR[4] => Mux100.IN216
IR[4] => Mux100.IN217
IR[4] => Mux100.IN218
IR[4] => Mux100.IN219
IR[4] => Mux100.IN220
IR[4] => Mux100.IN221
IR[4] => Mux100.IN222
IR[4] => Mux100.IN223
IR[4] => Mux100.IN224
IR[4] => Mux100.IN225
IR[4] => Mux100.IN226
IR[4] => Mux100.IN227
IR[4] => Mux100.IN228
IR[4] => Mux100.IN229
IR[4] => Mux100.IN230
IR[4] => Mux100.IN231
IR[4] => Mux100.IN232
IR[4] => Mux100.IN233
IR[4] => Mux100.IN234
IR[4] => Mux100.IN235
IR[4] => Mux100.IN236
IR[4] => Mux100.IN237
IR[4] => Mux100.IN238
IR[4] => Mux100.IN239
IR[4] => Mux100.IN240
IR[4] => Mux100.IN241
IR[4] => Mux100.IN242
IR[4] => Mux100.IN243
IR[4] => Mux100.IN244
IR[4] => Mux100.IN245
IR[4] => Mux100.IN246
IR[4] => Mux100.IN247
IR[4] => Mux100.IN248
IR[4] => Mux100.IN249
IR[4] => Mux100.IN250
IR[4] => Mux100.IN251
IR[4] => Mux100.IN252
IR[4] => Mux100.IN253
IR[4] => Mux100.IN254
IR[4] => Mux100.IN255
IR[4] => Mux100.IN256
IR[4] => Mux100.IN257
IR[4] => Mux100.IN258
IR[4] => Mux100.IN259
IR[4] => Mux101.IN29
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => Mux118.IN259
IR[4] => Mux119.IN259
IR[4] => Mux120.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN1
IR[4] => Mux154.IN2
IR[4] => Mux154.IN3
IR[4] => Mux154.IN4
IR[4] => Mux154.IN5
IR[4] => Mux154.IN6
IR[4] => Mux154.IN7
IR[4] => Mux159.IN5
IR[4] => Mux160.IN5
IR[4] => Mux161.IN5
IR[4] => Mux162.IN2
IR[4] => Mux162.IN3
IR[4] => Mux162.IN4
IR[4] => Mux162.IN5
IR[4] => Mux164.IN1
IR[4] => Mux164.IN2
IR[4] => Mux164.IN3
IR[4] => Mux171.IN1
IR[4] => Mux171.IN2
IR[4] => Mux171.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN7
IR[4] => Mux202.IN131
IR[4] => Mux204.IN259
IR[4] => Mux205.IN259
IR[4] => Mux206.IN259
IR[4] => Mux207.IN131
IR[4] => Mux208.IN253
IR[4] => Mux209.IN259
IR[4] => Mux212.IN259
IR[4] => Mux214.IN259
IR[4] => Mux216.IN259
IR[4] => Mux218.IN259
IR[4] => Mux219.IN259
IR[4] => Mux220.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN259
IR[4] => Mux226.IN259
IR[4] => Mux231.IN259
IR[4] => Mux232.IN259
IR[4] => Mux233.IN37
IR[4] => Mux233.IN38
IR[4] => Mux233.IN39
IR[4] => Mux233.IN40
IR[4] => Mux233.IN41
IR[4] => Mux233.IN42
IR[4] => Mux233.IN43
IR[4] => Mux233.IN44
IR[4] => Mux233.IN45
IR[4] => Mux233.IN46
IR[4] => Mux233.IN47
IR[4] => Mux233.IN48
IR[4] => Mux233.IN49
IR[4] => Mux233.IN50
IR[4] => Mux233.IN51
IR[4] => Mux233.IN52
IR[4] => Mux233.IN53
IR[4] => Mux233.IN54
IR[4] => Mux233.IN55
IR[4] => Mux233.IN56
IR[4] => Mux233.IN57
IR[4] => Mux233.IN58
IR[4] => Mux233.IN59
IR[4] => Mux233.IN60
IR[4] => Mux233.IN61
IR[4] => Mux233.IN62
IR[4] => Mux233.IN63
IR[4] => Mux233.IN64
IR[4] => Mux233.IN65
IR[4] => Mux233.IN66
IR[4] => Mux233.IN67
IR[4] => Mux233.IN68
IR[4] => Mux233.IN69
IR[4] => Mux233.IN70
IR[4] => Mux233.IN71
IR[4] => Mux233.IN72
IR[4] => Mux233.IN73
IR[4] => Mux233.IN74
IR[4] => Mux233.IN75
IR[4] => Mux233.IN76
IR[4] => Mux233.IN77
IR[4] => Mux233.IN78
IR[4] => Mux233.IN79
IR[4] => Mux233.IN80
IR[4] => Mux233.IN81
IR[4] => Mux233.IN82
IR[4] => Mux233.IN83
IR[4] => Mux233.IN84
IR[4] => Mux233.IN85
IR[4] => Mux233.IN86
IR[4] => Mux233.IN87
IR[4] => Mux233.IN88
IR[4] => Mux233.IN89
IR[4] => Mux233.IN90
IR[4] => Mux233.IN91
IR[4] => Mux233.IN92
IR[4] => Mux233.IN93
IR[4] => Mux233.IN94
IR[4] => Mux233.IN95
IR[4] => Mux233.IN96
IR[4] => Mux233.IN97
IR[4] => Mux233.IN98
IR[4] => Mux233.IN99
IR[4] => Mux233.IN100
IR[4] => Mux233.IN101
IR[4] => Mux233.IN102
IR[4] => Mux233.IN103
IR[4] => Mux233.IN104
IR[4] => Mux233.IN105
IR[4] => Mux233.IN106
IR[4] => Mux233.IN107
IR[4] => Mux233.IN108
IR[4] => Mux233.IN109
IR[4] => Mux233.IN110
IR[4] => Mux233.IN111
IR[4] => Mux233.IN112
IR[4] => Mux233.IN113
IR[4] => Mux233.IN114
IR[4] => Mux233.IN115
IR[4] => Mux233.IN116
IR[4] => Mux233.IN117
IR[4] => Mux233.IN118
IR[4] => Mux233.IN119
IR[4] => Mux233.IN120
IR[4] => Mux233.IN121
IR[4] => Mux233.IN122
IR[4] => Mux233.IN123
IR[4] => Mux233.IN124
IR[4] => Mux233.IN125
IR[4] => Mux233.IN126
IR[4] => Mux233.IN127
IR[4] => Mux233.IN128
IR[4] => Mux233.IN129
IR[4] => Mux233.IN130
IR[4] => Mux233.IN131
IR[4] => Mux233.IN132
IR[4] => Mux233.IN133
IR[4] => Mux233.IN134
IR[4] => Mux233.IN135
IR[4] => Mux233.IN136
IR[4] => Mux233.IN137
IR[4] => Mux233.IN138
IR[4] => Mux233.IN139
IR[4] => Mux233.IN140
IR[4] => Mux233.IN141
IR[4] => Mux233.IN142
IR[4] => Mux233.IN143
IR[4] => Mux233.IN144
IR[4] => Mux233.IN145
IR[4] => Mux233.IN146
IR[4] => Mux233.IN147
IR[4] => Mux233.IN148
IR[4] => Mux233.IN149
IR[4] => Mux233.IN150
IR[4] => Mux233.IN151
IR[4] => Mux233.IN152
IR[4] => Mux233.IN153
IR[4] => Mux233.IN154
IR[4] => Mux233.IN155
IR[4] => Mux233.IN156
IR[4] => Mux233.IN157
IR[4] => Mux233.IN158
IR[4] => Mux233.IN159
IR[4] => Mux233.IN160
IR[4] => Mux233.IN161
IR[4] => Mux233.IN162
IR[4] => Mux233.IN163
IR[4] => Mux233.IN164
IR[4] => Mux233.IN165
IR[4] => Mux233.IN166
IR[4] => Mux233.IN167
IR[4] => Mux233.IN168
IR[4] => Mux233.IN169
IR[4] => Mux233.IN170
IR[4] => Mux233.IN171
IR[4] => Mux233.IN172
IR[4] => Mux233.IN173
IR[4] => Mux233.IN174
IR[4] => Mux233.IN175
IR[4] => Mux233.IN176
IR[4] => Mux233.IN177
IR[4] => Mux233.IN178
IR[4] => Mux233.IN179
IR[4] => Mux233.IN180
IR[4] => Mux233.IN181
IR[4] => Mux233.IN182
IR[4] => Mux233.IN183
IR[4] => Mux233.IN184
IR[4] => Mux233.IN185
IR[4] => Mux233.IN186
IR[4] => Mux233.IN187
IR[4] => Mux233.IN188
IR[4] => Mux233.IN189
IR[4] => Mux233.IN190
IR[4] => Mux233.IN191
IR[4] => Mux233.IN192
IR[4] => Mux233.IN193
IR[4] => Mux233.IN194
IR[4] => Mux233.IN195
IR[4] => Mux233.IN196
IR[4] => Mux233.IN197
IR[4] => Mux233.IN198
IR[4] => Mux233.IN199
IR[4] => Mux233.IN200
IR[4] => Mux233.IN201
IR[4] => Mux233.IN202
IR[4] => Mux233.IN203
IR[4] => Mux233.IN204
IR[4] => Mux233.IN205
IR[4] => Mux233.IN206
IR[4] => Mux233.IN207
IR[4] => Mux233.IN208
IR[4] => Mux233.IN209
IR[4] => Mux233.IN210
IR[4] => Mux233.IN211
IR[4] => Mux233.IN212
IR[4] => Mux233.IN213
IR[4] => Mux233.IN214
IR[4] => Mux233.IN215
IR[4] => Mux233.IN216
IR[4] => Mux233.IN217
IR[4] => Mux233.IN218
IR[4] => Mux233.IN219
IR[4] => Mux233.IN220
IR[4] => Mux233.IN221
IR[4] => Mux233.IN222
IR[4] => Mux233.IN223
IR[4] => Mux233.IN224
IR[4] => Mux233.IN225
IR[4] => Mux233.IN226
IR[4] => Mux233.IN227
IR[4] => Mux233.IN228
IR[4] => Mux233.IN229
IR[4] => Mux233.IN230
IR[4] => Mux233.IN231
IR[4] => Mux233.IN232
IR[4] => Mux233.IN233
IR[4] => Mux233.IN234
IR[4] => Mux233.IN235
IR[4] => Mux233.IN236
IR[4] => Mux233.IN237
IR[4] => Mux233.IN238
IR[4] => Mux233.IN239
IR[4] => Mux233.IN240
IR[4] => Mux233.IN241
IR[4] => Mux233.IN242
IR[4] => Mux233.IN243
IR[4] => Mux233.IN244
IR[4] => Mux233.IN245
IR[4] => Mux233.IN246
IR[4] => Mux233.IN247
IR[4] => Mux233.IN248
IR[4] => Mux233.IN249
IR[4] => Mux233.IN250
IR[4] => Mux233.IN251
IR[4] => Mux233.IN252
IR[4] => Mux233.IN253
IR[4] => Mux233.IN254
IR[4] => Mux233.IN255
IR[4] => Mux233.IN256
IR[4] => Mux233.IN257
IR[4] => Mux233.IN258
IR[4] => Mux233.IN259
IR[4] => Mux234.IN37
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Mux238.IN259
IR[4] => Mux242.IN130
IR[4] => Mux243.IN130
IR[4] => Mux246.IN259
IR[4] => Mux247.IN259
IR[4] => Mux253.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN1
IR[4] => Equal6.IN6
IR[4] => Equal8.IN1
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux44.IN4
IR[5] => Mux60.IN258
IR[5] => Mux61.IN153
IR[5] => Mux62.IN153
IR[5] => Mux63.IN153
IR[5] => Mux64.IN258
IR[5] => Mux66.IN195
IR[5] => Mux66.IN196
IR[5] => Mux66.IN197
IR[5] => Mux66.IN198
IR[5] => Mux66.IN199
IR[5] => Mux66.IN200
IR[5] => Mux66.IN201
IR[5] => Mux66.IN202
IR[5] => Mux66.IN203
IR[5] => Mux66.IN204
IR[5] => Mux66.IN205
IR[5] => Mux66.IN206
IR[5] => Mux66.IN207
IR[5] => Mux66.IN208
IR[5] => Mux66.IN209
IR[5] => Mux66.IN210
IR[5] => Mux66.IN211
IR[5] => Mux66.IN212
IR[5] => Mux66.IN213
IR[5] => Mux66.IN214
IR[5] => Mux66.IN215
IR[5] => Mux66.IN216
IR[5] => Mux66.IN217
IR[5] => Mux66.IN218
IR[5] => Mux66.IN219
IR[5] => Mux66.IN220
IR[5] => Mux66.IN221
IR[5] => Mux66.IN222
IR[5] => Mux66.IN223
IR[5] => Mux66.IN224
IR[5] => Mux66.IN225
IR[5] => Mux66.IN226
IR[5] => Mux66.IN227
IR[5] => Mux66.IN228
IR[5] => Mux66.IN229
IR[5] => Mux66.IN230
IR[5] => Mux66.IN231
IR[5] => Mux66.IN232
IR[5] => Mux66.IN233
IR[5] => Mux66.IN234
IR[5] => Mux66.IN235
IR[5] => Mux66.IN236
IR[5] => Mux66.IN237
IR[5] => Mux66.IN238
IR[5] => Mux66.IN239
IR[5] => Mux66.IN240
IR[5] => Mux66.IN241
IR[5] => Mux66.IN242
IR[5] => Mux66.IN243
IR[5] => Mux66.IN244
IR[5] => Mux66.IN245
IR[5] => Mux66.IN246
IR[5] => Mux66.IN247
IR[5] => Mux66.IN248
IR[5] => Mux66.IN249
IR[5] => Mux66.IN250
IR[5] => Mux66.IN251
IR[5] => Mux66.IN252
IR[5] => Mux66.IN253
IR[5] => Mux66.IN254
IR[5] => Mux66.IN255
IR[5] => Mux66.IN256
IR[5] => Mux66.IN257
IR[5] => Mux66.IN258
IR[5] => Mux67.IN195
IR[5] => Mux68.IN195
IR[5] => Mux69.IN258
IR[5] => Mux70.IN258
IR[5] => Mux71.IN257
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN258
IR[5] => Mux89.IN258
IR[5] => Mux90.IN250
IR[5] => Mux90.IN251
IR[5] => Mux90.IN252
IR[5] => Mux90.IN253
IR[5] => Mux90.IN254
IR[5] => Mux90.IN255
IR[5] => Mux90.IN256
IR[5] => Mux90.IN257
IR[5] => Mux90.IN258
IR[5] => Mux91.IN250
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux97.IN258
IR[5] => Mux98.IN258
IR[5] => Mux99.IN28
IR[5] => Mux99.IN29
IR[5] => Mux99.IN30
IR[5] => Mux99.IN31
IR[5] => Mux99.IN32
IR[5] => Mux99.IN33
IR[5] => Mux99.IN34
IR[5] => Mux99.IN35
IR[5] => Mux99.IN36
IR[5] => Mux99.IN37
IR[5] => Mux99.IN38
IR[5] => Mux99.IN39
IR[5] => Mux99.IN40
IR[5] => Mux99.IN41
IR[5] => Mux99.IN42
IR[5] => Mux99.IN43
IR[5] => Mux99.IN44
IR[5] => Mux99.IN45
IR[5] => Mux99.IN46
IR[5] => Mux99.IN47
IR[5] => Mux99.IN48
IR[5] => Mux99.IN49
IR[5] => Mux99.IN50
IR[5] => Mux99.IN51
IR[5] => Mux99.IN52
IR[5] => Mux99.IN53
IR[5] => Mux99.IN54
IR[5] => Mux99.IN55
IR[5] => Mux99.IN56
IR[5] => Mux99.IN57
IR[5] => Mux99.IN58
IR[5] => Mux99.IN59
IR[5] => Mux99.IN60
IR[5] => Mux99.IN61
IR[5] => Mux99.IN62
IR[5] => Mux99.IN63
IR[5] => Mux99.IN64
IR[5] => Mux99.IN65
IR[5] => Mux99.IN66
IR[5] => Mux99.IN67
IR[5] => Mux99.IN68
IR[5] => Mux99.IN69
IR[5] => Mux99.IN70
IR[5] => Mux99.IN71
IR[5] => Mux99.IN72
IR[5] => Mux99.IN73
IR[5] => Mux99.IN74
IR[5] => Mux99.IN75
IR[5] => Mux99.IN76
IR[5] => Mux99.IN77
IR[5] => Mux99.IN78
IR[5] => Mux99.IN79
IR[5] => Mux99.IN80
IR[5] => Mux99.IN81
IR[5] => Mux99.IN82
IR[5] => Mux99.IN83
IR[5] => Mux99.IN84
IR[5] => Mux99.IN85
IR[5] => Mux99.IN86
IR[5] => Mux99.IN87
IR[5] => Mux99.IN88
IR[5] => Mux99.IN89
IR[5] => Mux99.IN90
IR[5] => Mux99.IN91
IR[5] => Mux99.IN92
IR[5] => Mux99.IN93
IR[5] => Mux99.IN94
IR[5] => Mux99.IN95
IR[5] => Mux99.IN96
IR[5] => Mux99.IN97
IR[5] => Mux99.IN98
IR[5] => Mux99.IN99
IR[5] => Mux99.IN100
IR[5] => Mux99.IN101
IR[5] => Mux99.IN102
IR[5] => Mux99.IN103
IR[5] => Mux99.IN104
IR[5] => Mux99.IN105
IR[5] => Mux99.IN106
IR[5] => Mux99.IN107
IR[5] => Mux99.IN108
IR[5] => Mux99.IN109
IR[5] => Mux99.IN110
IR[5] => Mux99.IN111
IR[5] => Mux99.IN112
IR[5] => Mux99.IN113
IR[5] => Mux99.IN114
IR[5] => Mux99.IN115
IR[5] => Mux99.IN116
IR[5] => Mux99.IN117
IR[5] => Mux99.IN118
IR[5] => Mux99.IN119
IR[5] => Mux99.IN120
IR[5] => Mux99.IN121
IR[5] => Mux99.IN122
IR[5] => Mux99.IN123
IR[5] => Mux99.IN124
IR[5] => Mux99.IN125
IR[5] => Mux99.IN126
IR[5] => Mux99.IN127
IR[5] => Mux99.IN128
IR[5] => Mux99.IN129
IR[5] => Mux99.IN130
IR[5] => Mux99.IN131
IR[5] => Mux99.IN132
IR[5] => Mux99.IN133
IR[5] => Mux99.IN134
IR[5] => Mux99.IN135
IR[5] => Mux99.IN136
IR[5] => Mux99.IN137
IR[5] => Mux99.IN138
IR[5] => Mux99.IN139
IR[5] => Mux99.IN140
IR[5] => Mux99.IN141
IR[5] => Mux99.IN142
IR[5] => Mux99.IN143
IR[5] => Mux99.IN144
IR[5] => Mux99.IN145
IR[5] => Mux99.IN146
IR[5] => Mux99.IN147
IR[5] => Mux99.IN148
IR[5] => Mux99.IN149
IR[5] => Mux99.IN150
IR[5] => Mux99.IN151
IR[5] => Mux99.IN152
IR[5] => Mux99.IN153
IR[5] => Mux99.IN154
IR[5] => Mux99.IN155
IR[5] => Mux99.IN156
IR[5] => Mux99.IN157
IR[5] => Mux99.IN158
IR[5] => Mux99.IN159
IR[5] => Mux99.IN160
IR[5] => Mux99.IN161
IR[5] => Mux99.IN162
IR[5] => Mux99.IN163
IR[5] => Mux99.IN164
IR[5] => Mux99.IN165
IR[5] => Mux99.IN166
IR[5] => Mux99.IN167
IR[5] => Mux99.IN168
IR[5] => Mux99.IN169
IR[5] => Mux99.IN170
IR[5] => Mux99.IN171
IR[5] => Mux99.IN172
IR[5] => Mux99.IN173
IR[5] => Mux99.IN174
IR[5] => Mux99.IN175
IR[5] => Mux99.IN176
IR[5] => Mux99.IN177
IR[5] => Mux99.IN178
IR[5] => Mux99.IN179
IR[5] => Mux99.IN180
IR[5] => Mux99.IN181
IR[5] => Mux99.IN182
IR[5] => Mux99.IN183
IR[5] => Mux99.IN184
IR[5] => Mux99.IN185
IR[5] => Mux99.IN186
IR[5] => Mux99.IN187
IR[5] => Mux99.IN188
IR[5] => Mux99.IN189
IR[5] => Mux99.IN190
IR[5] => Mux99.IN191
IR[5] => Mux99.IN192
IR[5] => Mux99.IN193
IR[5] => Mux99.IN194
IR[5] => Mux99.IN195
IR[5] => Mux99.IN196
IR[5] => Mux99.IN197
IR[5] => Mux99.IN198
IR[5] => Mux99.IN199
IR[5] => Mux99.IN200
IR[5] => Mux99.IN201
IR[5] => Mux99.IN202
IR[5] => Mux99.IN203
IR[5] => Mux99.IN204
IR[5] => Mux99.IN205
IR[5] => Mux99.IN206
IR[5] => Mux99.IN207
IR[5] => Mux99.IN208
IR[5] => Mux99.IN209
IR[5] => Mux99.IN210
IR[5] => Mux99.IN211
IR[5] => Mux99.IN212
IR[5] => Mux99.IN213
IR[5] => Mux99.IN214
IR[5] => Mux99.IN215
IR[5] => Mux99.IN216
IR[5] => Mux99.IN217
IR[5] => Mux99.IN218
IR[5] => Mux99.IN219
IR[5] => Mux99.IN220
IR[5] => Mux99.IN221
IR[5] => Mux99.IN222
IR[5] => Mux99.IN223
IR[5] => Mux99.IN224
IR[5] => Mux99.IN225
IR[5] => Mux99.IN226
IR[5] => Mux99.IN227
IR[5] => Mux99.IN228
IR[5] => Mux99.IN229
IR[5] => Mux99.IN230
IR[5] => Mux99.IN231
IR[5] => Mux99.IN232
IR[5] => Mux99.IN233
IR[5] => Mux99.IN234
IR[5] => Mux99.IN235
IR[5] => Mux99.IN236
IR[5] => Mux99.IN237
IR[5] => Mux99.IN238
IR[5] => Mux99.IN239
IR[5] => Mux99.IN240
IR[5] => Mux99.IN241
IR[5] => Mux99.IN242
IR[5] => Mux99.IN243
IR[5] => Mux99.IN244
IR[5] => Mux99.IN245
IR[5] => Mux99.IN246
IR[5] => Mux99.IN247
IR[5] => Mux99.IN248
IR[5] => Mux99.IN249
IR[5] => Mux99.IN250
IR[5] => Mux99.IN251
IR[5] => Mux99.IN252
IR[5] => Mux99.IN253
IR[5] => Mux99.IN254
IR[5] => Mux99.IN255
IR[5] => Mux99.IN256
IR[5] => Mux99.IN257
IR[5] => Mux99.IN258
IR[5] => Mux100.IN28
IR[5] => Mux101.IN28
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux112.IN66
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => Mux118.IN258
IR[5] => Mux119.IN258
IR[5] => Mux120.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux153.IN1
IR[5] => Mux153.IN2
IR[5] => Mux153.IN3
IR[5] => Mux153.IN4
IR[5] => Mux153.IN5
IR[5] => Mux153.IN6
IR[5] => Mux153.IN7
IR[5] => Mux159.IN4
IR[5] => Mux160.IN4
IR[5] => Mux161.IN1
IR[5] => Mux161.IN2
IR[5] => Mux161.IN3
IR[5] => Mux161.IN4
IR[5] => Mux162.IN1
IR[5] => Mux163.IN1
IR[5] => Mux163.IN2
IR[5] => Mux163.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN7
IR[5] => Mux201.IN66
IR[5] => Mux202.IN130
IR[5] => Mux203.IN130
IR[5] => Mux204.IN258
IR[5] => Mux205.IN258
IR[5] => Mux206.IN258
IR[5] => Mux207.IN130
IR[5] => Mux208.IN252
IR[5] => Mux209.IN258
IR[5] => Mux212.IN258
IR[5] => Mux213.IN66
IR[5] => Mux214.IN258
IR[5] => Mux216.IN258
IR[5] => Mux218.IN258
IR[5] => Mux219.IN258
IR[5] => Mux220.IN258
IR[5] => Mux222.IN258
IR[5] => Mux223.IN258
IR[5] => Mux224.IN258
IR[5] => Mux225.IN130
IR[5] => Mux226.IN258
IR[5] => Mux227.IN66
IR[5] => Mux228.IN66
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux231.IN258
IR[5] => Mux232.IN36
IR[5] => Mux232.IN37
IR[5] => Mux232.IN38
IR[5] => Mux232.IN39
IR[5] => Mux232.IN40
IR[5] => Mux232.IN41
IR[5] => Mux232.IN42
IR[5] => Mux232.IN43
IR[5] => Mux232.IN44
IR[5] => Mux232.IN45
IR[5] => Mux232.IN46
IR[5] => Mux232.IN47
IR[5] => Mux232.IN48
IR[5] => Mux232.IN49
IR[5] => Mux232.IN50
IR[5] => Mux232.IN51
IR[5] => Mux232.IN52
IR[5] => Mux232.IN53
IR[5] => Mux232.IN54
IR[5] => Mux232.IN55
IR[5] => Mux232.IN56
IR[5] => Mux232.IN57
IR[5] => Mux232.IN58
IR[5] => Mux232.IN59
IR[5] => Mux232.IN60
IR[5] => Mux232.IN61
IR[5] => Mux232.IN62
IR[5] => Mux232.IN63
IR[5] => Mux232.IN64
IR[5] => Mux232.IN65
IR[5] => Mux232.IN66
IR[5] => Mux232.IN67
IR[5] => Mux232.IN68
IR[5] => Mux232.IN69
IR[5] => Mux232.IN70
IR[5] => Mux232.IN71
IR[5] => Mux232.IN72
IR[5] => Mux232.IN73
IR[5] => Mux232.IN74
IR[5] => Mux232.IN75
IR[5] => Mux232.IN76
IR[5] => Mux232.IN77
IR[5] => Mux232.IN78
IR[5] => Mux232.IN79
IR[5] => Mux232.IN80
IR[5] => Mux232.IN81
IR[5] => Mux232.IN82
IR[5] => Mux232.IN83
IR[5] => Mux232.IN84
IR[5] => Mux232.IN85
IR[5] => Mux232.IN86
IR[5] => Mux232.IN87
IR[5] => Mux232.IN88
IR[5] => Mux232.IN89
IR[5] => Mux232.IN90
IR[5] => Mux232.IN91
IR[5] => Mux232.IN92
IR[5] => Mux232.IN93
IR[5] => Mux232.IN94
IR[5] => Mux232.IN95
IR[5] => Mux232.IN96
IR[5] => Mux232.IN97
IR[5] => Mux232.IN98
IR[5] => Mux232.IN99
IR[5] => Mux232.IN100
IR[5] => Mux232.IN101
IR[5] => Mux232.IN102
IR[5] => Mux232.IN103
IR[5] => Mux232.IN104
IR[5] => Mux232.IN105
IR[5] => Mux232.IN106
IR[5] => Mux232.IN107
IR[5] => Mux232.IN108
IR[5] => Mux232.IN109
IR[5] => Mux232.IN110
IR[5] => Mux232.IN111
IR[5] => Mux232.IN112
IR[5] => Mux232.IN113
IR[5] => Mux232.IN114
IR[5] => Mux232.IN115
IR[5] => Mux232.IN116
IR[5] => Mux232.IN117
IR[5] => Mux232.IN118
IR[5] => Mux232.IN119
IR[5] => Mux232.IN120
IR[5] => Mux232.IN121
IR[5] => Mux232.IN122
IR[5] => Mux232.IN123
IR[5] => Mux232.IN124
IR[5] => Mux232.IN125
IR[5] => Mux232.IN126
IR[5] => Mux232.IN127
IR[5] => Mux232.IN128
IR[5] => Mux232.IN129
IR[5] => Mux232.IN130
IR[5] => Mux232.IN131
IR[5] => Mux232.IN132
IR[5] => Mux232.IN133
IR[5] => Mux232.IN134
IR[5] => Mux232.IN135
IR[5] => Mux232.IN136
IR[5] => Mux232.IN137
IR[5] => Mux232.IN138
IR[5] => Mux232.IN139
IR[5] => Mux232.IN140
IR[5] => Mux232.IN141
IR[5] => Mux232.IN142
IR[5] => Mux232.IN143
IR[5] => Mux232.IN144
IR[5] => Mux232.IN145
IR[5] => Mux232.IN146
IR[5] => Mux232.IN147
IR[5] => Mux232.IN148
IR[5] => Mux232.IN149
IR[5] => Mux232.IN150
IR[5] => Mux232.IN151
IR[5] => Mux232.IN152
IR[5] => Mux232.IN153
IR[5] => Mux232.IN154
IR[5] => Mux232.IN155
IR[5] => Mux232.IN156
IR[5] => Mux232.IN157
IR[5] => Mux232.IN158
IR[5] => Mux232.IN159
IR[5] => Mux232.IN160
IR[5] => Mux232.IN161
IR[5] => Mux232.IN162
IR[5] => Mux232.IN163
IR[5] => Mux232.IN164
IR[5] => Mux232.IN165
IR[5] => Mux232.IN166
IR[5] => Mux232.IN167
IR[5] => Mux232.IN168
IR[5] => Mux232.IN169
IR[5] => Mux232.IN170
IR[5] => Mux232.IN171
IR[5] => Mux232.IN172
IR[5] => Mux232.IN173
IR[5] => Mux232.IN174
IR[5] => Mux232.IN175
IR[5] => Mux232.IN176
IR[5] => Mux232.IN177
IR[5] => Mux232.IN178
IR[5] => Mux232.IN179
IR[5] => Mux232.IN180
IR[5] => Mux232.IN181
IR[5] => Mux232.IN182
IR[5] => Mux232.IN183
IR[5] => Mux232.IN184
IR[5] => Mux232.IN185
IR[5] => Mux232.IN186
IR[5] => Mux232.IN187
IR[5] => Mux232.IN188
IR[5] => Mux232.IN189
IR[5] => Mux232.IN190
IR[5] => Mux232.IN191
IR[5] => Mux232.IN192
IR[5] => Mux232.IN193
IR[5] => Mux232.IN194
IR[5] => Mux232.IN195
IR[5] => Mux232.IN196
IR[5] => Mux232.IN197
IR[5] => Mux232.IN198
IR[5] => Mux232.IN199
IR[5] => Mux232.IN200
IR[5] => Mux232.IN201
IR[5] => Mux232.IN202
IR[5] => Mux232.IN203
IR[5] => Mux232.IN204
IR[5] => Mux232.IN205
IR[5] => Mux232.IN206
IR[5] => Mux232.IN207
IR[5] => Mux232.IN208
IR[5] => Mux232.IN209
IR[5] => Mux232.IN210
IR[5] => Mux232.IN211
IR[5] => Mux232.IN212
IR[5] => Mux232.IN213
IR[5] => Mux232.IN214
IR[5] => Mux232.IN215
IR[5] => Mux232.IN216
IR[5] => Mux232.IN217
IR[5] => Mux232.IN218
IR[5] => Mux232.IN219
IR[5] => Mux232.IN220
IR[5] => Mux232.IN221
IR[5] => Mux232.IN222
IR[5] => Mux232.IN223
IR[5] => Mux232.IN224
IR[5] => Mux232.IN225
IR[5] => Mux232.IN226
IR[5] => Mux232.IN227
IR[5] => Mux232.IN228
IR[5] => Mux232.IN229
IR[5] => Mux232.IN230
IR[5] => Mux232.IN231
IR[5] => Mux232.IN232
IR[5] => Mux232.IN233
IR[5] => Mux232.IN234
IR[5] => Mux232.IN235
IR[5] => Mux232.IN236
IR[5] => Mux232.IN237
IR[5] => Mux232.IN238
IR[5] => Mux232.IN239
IR[5] => Mux232.IN240
IR[5] => Mux232.IN241
IR[5] => Mux232.IN242
IR[5] => Mux232.IN243
IR[5] => Mux232.IN244
IR[5] => Mux232.IN245
IR[5] => Mux232.IN246
IR[5] => Mux232.IN247
IR[5] => Mux232.IN248
IR[5] => Mux232.IN249
IR[5] => Mux232.IN250
IR[5] => Mux232.IN251
IR[5] => Mux232.IN252
IR[5] => Mux232.IN253
IR[5] => Mux232.IN254
IR[5] => Mux232.IN255
IR[5] => Mux232.IN256
IR[5] => Mux232.IN257
IR[5] => Mux232.IN258
IR[5] => Mux233.IN36
IR[5] => Mux234.IN36
IR[5] => Mux235.IN66
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux238.IN258
IR[5] => Mux239.IN66
IR[5] => Mux240.IN66
IR[5] => Mux244.IN130
IR[5] => Mux245.IN130
IR[5] => Mux246.IN258
IR[5] => Mux247.IN258
IR[5] => Mux249.IN66
IR[5] => Mux251.IN66
IR[5] => Mux252.IN66
IR[5] => Mux253.IN258
IR[5] => Equal3.IN0
IR[5] => Equal4.IN0
IR[5] => Equal6.IN5
IR[5] => Equal8.IN0
IR[6] => Mux60.IN257
IR[6] => Mux61.IN152
IR[6] => Mux62.IN152
IR[6] => Mux63.IN152
IR[6] => Mux64.IN257
IR[6] => Mux65.IN65
IR[6] => Mux66.IN194
IR[6] => Mux67.IN194
IR[6] => Mux68.IN194
IR[6] => Mux69.IN257
IR[6] => Mux70.IN257
IR[6] => Mux71.IN256
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN65
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN257
IR[6] => Mux89.IN257
IR[6] => Mux90.IN249
IR[6] => Mux91.IN249
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN257
IR[6] => Mux98.IN257
IR[6] => Mux99.IN27
IR[6] => Mux100.IN27
IR[6] => Mux101.IN27
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN65
IR[6] => Mux112.IN65
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux117.IN33
IR[6] => Mux118.IN257
IR[6] => Mux119.IN257
IR[6] => Mux120.IN257
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux131.IN33
IR[6] => Mux132.IN33
IR[6] => Mux133.IN33
IR[6] => Mux134.IN33
IR[6] => Mux135.IN33
IR[6] => Mux201.IN65
IR[6] => Mux202.IN129
IR[6] => Mux203.IN129
IR[6] => Mux204.IN257
IR[6] => Mux205.IN257
IR[6] => Mux206.IN257
IR[6] => Mux207.IN129
IR[6] => Mux208.IN251
IR[6] => Mux209.IN257
IR[6] => Mux210.IN65
IR[6] => Mux211.IN65
IR[6] => Mux212.IN257
IR[6] => Mux213.IN65
IR[6] => Mux214.IN257
IR[6] => Mux215.IN65
IR[6] => Mux216.IN257
IR[6] => Mux217.IN65
IR[6] => Mux218.IN257
IR[6] => Mux219.IN257
IR[6] => Mux220.IN257
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN257
IR[6] => Mux224.IN257
IR[6] => Mux225.IN129
IR[6] => Mux226.IN257
IR[6] => Mux227.IN65
IR[6] => Mux228.IN65
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN257
IR[6] => Mux232.IN35
IR[6] => Mux233.IN35
IR[6] => Mux234.IN35
IR[6] => Mux235.IN65
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN257
IR[6] => Mux239.IN65
IR[6] => Mux240.IN65
IR[6] => Mux241.IN33
IR[6] => Mux242.IN129
IR[6] => Mux243.IN129
IR[6] => Mux244.IN129
IR[6] => Mux245.IN129
IR[6] => Mux246.IN257
IR[6] => Mux247.IN257
IR[6] => Mux248.IN33
IR[6] => Mux249.IN65
IR[6] => Mux250.IN33
IR[6] => Mux251.IN65
IR[6] => Mux252.IN65
IR[6] => Mux253.IN257
IR[6] => Equal6.IN1
IR[6] => Equal8.IN5
IR[7] => Mux60.IN256
IR[7] => Mux61.IN151
IR[7] => Mux62.IN151
IR[7] => Mux63.IN151
IR[7] => Mux64.IN256
IR[7] => Mux65.IN64
IR[7] => Mux66.IN193
IR[7] => Mux67.IN193
IR[7] => Mux68.IN193
IR[7] => Mux69.IN256
IR[7] => Mux70.IN256
IR[7] => Mux71.IN255
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN64
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN256
IR[7] => Mux89.IN256
IR[7] => Mux90.IN248
IR[7] => Mux91.IN248
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN256
IR[7] => Mux98.IN256
IR[7] => Mux99.IN26
IR[7] => Mux100.IN26
IR[7] => Mux101.IN26
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN64
IR[7] => Mux112.IN64
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux117.IN32
IR[7] => Mux118.IN256
IR[7] => Mux119.IN256
IR[7] => Mux120.IN256
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux131.IN32
IR[7] => Mux132.IN32
IR[7] => Mux133.IN32
IR[7] => Mux134.IN32
IR[7] => Mux135.IN32
IR[7] => Mux201.IN64
IR[7] => Mux202.IN128
IR[7] => Mux203.IN128
IR[7] => Mux204.IN256
IR[7] => Mux205.IN256
IR[7] => Mux206.IN256
IR[7] => Mux207.IN128
IR[7] => Mux208.IN250
IR[7] => Mux209.IN256
IR[7] => Mux210.IN64
IR[7] => Mux211.IN64
IR[7] => Mux212.IN256
IR[7] => Mux213.IN64
IR[7] => Mux214.IN256
IR[7] => Mux215.IN64
IR[7] => Mux216.IN256
IR[7] => Mux217.IN64
IR[7] => Mux218.IN256
IR[7] => Mux219.IN256
IR[7] => Mux220.IN256
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN256
IR[7] => Mux224.IN256
IR[7] => Mux225.IN128
IR[7] => Mux226.IN256
IR[7] => Mux227.IN64
IR[7] => Mux228.IN64
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN256
IR[7] => Mux232.IN34
IR[7] => Mux233.IN34
IR[7] => Mux234.IN34
IR[7] => Mux235.IN64
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN256
IR[7] => Mux239.IN64
IR[7] => Mux240.IN64
IR[7] => Mux241.IN32
IR[7] => Mux242.IN128
IR[7] => Mux243.IN128
IR[7] => Mux244.IN128
IR[7] => Mux245.IN128
IR[7] => Mux246.IN256
IR[7] => Mux247.IN256
IR[7] => Mux248.IN32
IR[7] => Mux249.IN64
IR[7] => Mux250.IN32
IR[7] => Mux251.IN64
IR[7] => Mux252.IN64
IR[7] => Mux253.IN256
IR[7] => Equal6.IN0
IR[7] => Equal8.IN4
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Mux301.IN5
ISet[0] => Mux302.IN5
ISet[0] => Mux303.IN5
ISet[0] => Mux304.IN5
ISet[0] => Mux305.IN5
ISet[0] => Mux306.IN5
ISet[0] => Mux307.IN5
ISet[0] => Mux308.IN5
ISet[0] => Mux309.IN5
ISet[0] => Mux310.IN5
ISet[0] => Mux311.IN5
ISet[0] => Mux312.IN5
ISet[0] => Mux313.IN5
ISet[0] => Mux314.IN5
ISet[0] => Mux315.IN5
ISet[0] => Equal9.IN0
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Mux301.IN4
ISet[1] => Mux302.IN4
ISet[1] => Mux303.IN4
ISet[1] => Mux304.IN4
ISet[1] => Mux305.IN4
ISet[1] => Mux306.IN4
ISet[1] => Mux307.IN4
ISet[1] => Mux308.IN4
ISet[1] => Mux309.IN4
ISet[1] => Mux310.IN4
ISet[1] => Mux311.IN4
ISet[1] => Mux312.IN4
ISet[1] => Mux313.IN4
ISet[1] => Mux314.IN4
ISet[1] => Mux315.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => I_MULUB.OUTPUTSELECT
ISet[1] => I_MULU.OUTPUTSELECT
ISet[1] => Equal9.IN1
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN9
MCycle[0] => Mux31.IN9
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN9
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN5
MCycle[0] => Mux41.IN5
MCycle[0] => Mux42.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux58.IN10
MCycle[0] => Mux59.IN10
MCycle[0] => Mux121.IN10
MCycle[0] => Mux122.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux154.IN10
MCycle[0] => Mux155.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux157.IN10
MCycle[0] => Mux158.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux172.IN5
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Mux197.IN10
MCycle[0] => Mux198.IN10
MCycle[0] => Mux199.IN10
MCycle[0] => Mux200.IN10
MCycle[0] => Equal0.IN0
MCycle[0] => Equal1.IN2
MCycle[0] => Equal5.IN2
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN8
MCycle[1] => Mux31.IN8
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN8
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux42.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux58.IN9
MCycle[1] => Mux59.IN9
MCycle[1] => Mux121.IN9
MCycle[1] => Mux122.IN9
MCycle[1] => Mux136.IN5
MCycle[1] => Mux137.IN5
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux154.IN9
MCycle[1] => Mux155.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux157.IN9
MCycle[1] => Mux158.IN9
MCycle[1] => Mux163.IN5
MCycle[1] => Mux164.IN5
MCycle[1] => Mux165.IN5
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN5
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Mux197.IN9
MCycle[1] => Mux198.IN9
MCycle[1] => Mux199.IN9
MCycle[1] => Mux200.IN9
MCycle[1] => Equal0.IN2
MCycle[1] => Equal1.IN0
MCycle[1] => Equal5.IN1
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN7
MCycle[2] => Mux31.IN7
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN7
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN4
MCycle[2] => Mux41.IN4
MCycle[2] => Mux42.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux58.IN8
MCycle[2] => Mux59.IN8
MCycle[2] => Mux121.IN8
MCycle[2] => Mux122.IN8
MCycle[2] => Mux136.IN4
MCycle[2] => Mux137.IN4
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux154.IN8
MCycle[2] => Mux155.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux157.IN8
MCycle[2] => Mux158.IN8
MCycle[2] => Mux163.IN4
MCycle[2] => Mux164.IN4
MCycle[2] => Mux165.IN4
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN4
MCycle[2] => Mux172.IN4
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Mux197.IN8
MCycle[2] => Mux198.IN8
MCycle[2] => Mux199.IN8
MCycle[2] => Mux200.IN8
MCycle[2] => Equal0.IN1
MCycle[2] => Equal1.IN1
MCycle[2] => Equal5.IN0
MCycle[2] => Equal7.IN0
F[0] => Mux30.IN10
F[0] => Mux31.IN10
F[0] => Mux44.IN10
F[0] => Mux44.IN1
F[0] => Mux33.IN7
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux44.IN9
F[2] => Mux44.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux36.IN10
F[6] => Mux44.IN8
F[6] => Mux44.IN0
F[6] => Mux37.IN7
F[6] => Mux38.IN7
F[7] => Mux44.IN7
F[7] => Mux44.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux71.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux314.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux313.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
Rot_Akku <= Mux306.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux305.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux312.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux307.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux308.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux310.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux311.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
LDHLSP <= <GND>
ADDSPdd <= <GND>
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
ExchangeWH <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux309.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
I_MULUB <= I_MULUB.DB_MAX_OUTPUT_PORT_TYPE
I_MULU <= I_MULU.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux301.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux302.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux300.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
R800_mode => I_MULUB.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => Mux208.IN258
R800_mode => Mux208.IN259
R800_mode => Mux208.IN260
R800_mode => Mux208.IN261
R800_mode => Mux208.IN262
R800_mode => Mux208.IN263
R800_mode => Mux209.IN250
R800_mode => Mux209.IN251
R800_mode => Mux209.IN252
R800_mode => Mux209.IN253
R800_mode => Mux209.IN254
R800_mode => Mux209.IN255
No_PC <= No_PC.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux315.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|T80pa:t80a_b|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
Rot_Akku => ~NO_FANOUT~
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|T80pa:t80a_b|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|SVI328|cv_console:console|jt49_bus:inst_psg
rst_n => rst_n.IN1
clk => clk.IN1
clk_en => clk_en.IN1
bdir => Mux0.IN4
bdir => Decoder0.IN0
bc1 => Mux0.IN5
bc1 => Decoder0.IN1
din[0] => addr.DATAB
din[0] => din_latch.DATAB
din[1] => addr.DATAB
din[1] => din_latch.DATAB
din[2] => addr.DATAB
din[2] => din_latch.DATAB
din[3] => addr.DATAB
din[3] => din_latch.DATAB
din[4] => din_latch.DATAB
din[4] => Equal0.IN3
din[5] => din_latch.DATAB
din[5] => Equal0.IN2
din[6] => din_latch.DATAB
din[6] => Equal0.IN1
din[7] => din_latch.DATAB
din[7] => Equal0.IN0
sel => sel.IN1
dout[0] <= jt49:u_jt49.dout
dout[1] <= jt49:u_jt49.dout
dout[2] <= jt49:u_jt49.dout
dout[3] <= jt49:u_jt49.dout
dout[4] <= jt49:u_jt49.dout
dout[5] <= jt49:u_jt49.dout
dout[6] <= jt49:u_jt49.dout
dout[7] <= jt49:u_jt49.dout
sound[0] <= jt49:u_jt49.sound
sound[1] <= jt49:u_jt49.sound
sound[2] <= jt49:u_jt49.sound
sound[3] <= jt49:u_jt49.sound
sound[4] <= jt49:u_jt49.sound
sound[5] <= jt49:u_jt49.sound
sound[6] <= jt49:u_jt49.sound
sound[7] <= jt49:u_jt49.sound
sound[8] <= jt49:u_jt49.sound
sound[9] <= jt49:u_jt49.sound
A[0] <= jt49:u_jt49.A
A[1] <= jt49:u_jt49.A
A[2] <= jt49:u_jt49.A
A[3] <= jt49:u_jt49.A
A[4] <= jt49:u_jt49.A
A[5] <= jt49:u_jt49.A
A[6] <= jt49:u_jt49.A
A[7] <= jt49:u_jt49.A
B[0] <= jt49:u_jt49.B
B[1] <= jt49:u_jt49.B
B[2] <= jt49:u_jt49.B
B[3] <= jt49:u_jt49.B
B[4] <= jt49:u_jt49.B
B[5] <= jt49:u_jt49.B
B[6] <= jt49:u_jt49.B
B[7] <= jt49:u_jt49.B
C[0] <= jt49:u_jt49.C
C[1] <= jt49:u_jt49.C
C[2] <= jt49:u_jt49.C
C[3] <= jt49:u_jt49.C
C[4] <= jt49:u_jt49.C
C[5] <= jt49:u_jt49.C
C[6] <= jt49:u_jt49.C
C[7] <= jt49:u_jt49.C
sample <= jt49:u_jt49.sample
IOA_in[0] => IOA_in[0].IN1
IOA_in[1] => IOA_in[1].IN1
IOA_in[2] => IOA_in[2].IN1
IOA_in[3] => IOA_in[3].IN1
IOA_in[4] => IOA_in[4].IN1
IOA_in[5] => IOA_in[5].IN1
IOA_in[6] => IOA_in[6].IN1
IOA_in[7] => IOA_in[7].IN1
IOA_out[0] <= jt49:u_jt49.IOA_out
IOA_out[1] <= jt49:u_jt49.IOA_out
IOA_out[2] <= jt49:u_jt49.IOA_out
IOA_out[3] <= jt49:u_jt49.IOA_out
IOA_out[4] <= jt49:u_jt49.IOA_out
IOA_out[5] <= jt49:u_jt49.IOA_out
IOA_out[6] <= jt49:u_jt49.IOA_out
IOA_out[7] <= jt49:u_jt49.IOA_out
IOB_in[0] => IOB_in[0].IN1
IOB_in[1] => IOB_in[1].IN1
IOB_in[2] => IOB_in[2].IN1
IOB_in[3] => IOB_in[3].IN1
IOB_in[4] => IOB_in[4].IN1
IOB_in[5] => IOB_in[5].IN1
IOB_in[6] => IOB_in[6].IN1
IOB_in[7] => IOB_in[7].IN1
IOB_out[0] <= jt49:u_jt49.IOB_out
IOB_out[1] <= jt49:u_jt49.IOB_out
IOB_out[2] <= jt49:u_jt49.IOB_out
IOB_out[3] <= jt49:u_jt49.IOB_out
IOB_out[4] <= jt49:u_jt49.IOB_out
IOB_out[5] <= jt49:u_jt49.IOB_out
IOB_out[6] <= jt49:u_jt49.IOB_out
IOB_out[7] <= jt49:u_jt49.IOB_out


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49
rst_n => rst_n.IN7
clk => clk.IN8
clk_en => clk_en.IN1
addr[0] => Decoder1.IN3
addr[0] => Mux5.IN3
addr[0] => Mux6.IN3
addr[0] => Mux7.IN3
addr[0] => Mux8.IN3
addr[0] => Mux9.IN3
addr[0] => Mux10.IN3
addr[0] => Mux11.IN3
addr[0] => Mux12.IN3
addr[0] => Equal1.IN7
addr[0] => Equal2.IN7
addr[0] => Equal3.IN3
addr[1] => Decoder1.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Mux8.IN2
addr[1] => Mux9.IN2
addr[1] => Mux10.IN2
addr[1] => Mux11.IN2
addr[1] => Mux12.IN2
addr[1] => Equal1.IN6
addr[1] => Equal2.IN6
addr[1] => Equal3.IN0
addr[2] => Decoder1.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Mux8.IN1
addr[2] => Mux9.IN1
addr[2] => Mux10.IN1
addr[2] => Mux11.IN1
addr[2] => Mux12.IN1
addr[2] => Equal1.IN5
addr[2] => Equal2.IN5
addr[2] => Equal3.IN2
addr[3] => Decoder1.IN0
addr[3] => Mux5.IN0
addr[3] => Mux6.IN0
addr[3] => Mux7.IN0
addr[3] => Mux8.IN0
addr[3] => Mux9.IN0
addr[3] => Mux10.IN0
addr[3] => Mux11.IN0
addr[3] => Mux12.IN0
addr[3] => Equal1.IN4
addr[3] => Equal2.IN4
addr[3] => Equal3.IN1
cs_n => write.IN0
wr_n => write.IN1
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
sel => sel.IN1
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[0] <= sound[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[0] <= C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample <= cen16.DB_MAX_OUTPUT_PORT_TYPE
IOA_in[0] => port_A[0].DATAB
IOA_in[1] => port_A[1].DATAB
IOA_in[2] => port_A[2].DATAB
IOA_in[3] => port_A[3].DATAB
IOA_in[4] => port_A[4].DATAB
IOA_in[5] => port_A[5].DATAB
IOA_in[6] => port_A[6].DATAB
IOA_in[7] => port_A[7].DATAB
IOA_out[0] <= regarray[14][0].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[1] <= regarray[14][1].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[2] <= regarray[14][2].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[3] <= regarray[14][3].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[4] <= regarray[14][4].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[5] <= regarray[14][5].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[6] <= regarray[14][6].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[7] <= regarray[14][7].DB_MAX_OUTPUT_PORT_TYPE
IOB_in[0] => port_B[0].DATAB
IOB_in[1] => port_B[1].DATAB
IOB_in[2] => port_B[2].DATAB
IOB_in[3] => port_B[3].DATAB
IOB_in[4] => port_B[4].DATAB
IOB_in[5] => port_B[5].DATAB
IOB_in[6] => port_B[6].DATAB
IOB_in[7] => port_B[7].DATAB
IOB_out[0] <= regarray[15][0].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[1] <= regarray[15][1].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[2] <= regarray[15][2].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[3] <= regarray[15][3].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[4] <= regarray[15][4].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[5] <= regarray[15][5].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[6] <= regarray[15][6].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[7] <= regarray[15][7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_cen:u_cen
clk => cen256~reg0.CLK
clk => cen16~reg0.CLK
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cencnt[3].CLK
clk => cencnt[4].CLK
clk => cencnt[5].CLK
clk => cencnt[6].CLK
clk => cencnt[7].CLK
clk => cencnt[8].CLK
clk => cencnt[9].CLK
rst_n => cencnt[0].ACLR
rst_n => cencnt[1].ACLR
rst_n => cencnt[2].ACLR
rst_n => cencnt[3].ACLR
rst_n => cencnt[4].ACLR
rst_n => cencnt[5].ACLR
rst_n => cencnt[6].ACLR
rst_n => cencnt[7].ACLR
rst_n => cencnt[8].ACLR
rst_n => cencnt[9].ACLR
cen => cen16.IN1
cen => cen256.IN1
cen => cencnt[9].ENA
cen => cencnt[8].ENA
cen => cencnt[7].ENA
cen => cencnt[6].ENA
cen => cencnt[5].ENA
cen => cencnt[4].ENA
cen => cencnt[3].ENA
cen => cencnt[2].ENA
cen => cencnt[1].ENA
cen => cencnt[0].ENA
sel => toggle16.OUTPUTSELECT
sel => toggle256.OUTPUTSELECT
cen16 <= cen16~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen256 <= cen256~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_div:u_chA
cen => cen~buf0.DATAIN
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
rst_n => div~reg0.ACLR
rst_n => count[0].ALOAD
rst_n => count[1].ALOAD
rst_n => count[2].ALOAD
rst_n => count[3].ALOAD
rst_n => count[4].ALOAD
rst_n => count[5].ALOAD
rst_n => count[6].ALOAD
rst_n => count[7].ALOAD
rst_n => count[8].ALOAD
rst_n => count[9].ALOAD
rst_n => count[10].ALOAD
rst_n => count[11].ALOAD
period[0] => LessThan0.IN12
period[1] => LessThan0.IN11
period[2] => LessThan0.IN10
period[3] => LessThan0.IN9
period[4] => LessThan0.IN8
period[5] => LessThan0.IN7
period[6] => LessThan0.IN6
period[7] => LessThan0.IN5
period[8] => LessThan0.IN4
period[9] => LessThan0.IN3
period[10] => LessThan0.IN2
period[11] => LessThan0.IN1
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_div:u_chB
cen => cen~buf0.DATAIN
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
rst_n => div~reg0.ACLR
rst_n => count[0].ALOAD
rst_n => count[1].ALOAD
rst_n => count[2].ALOAD
rst_n => count[3].ALOAD
rst_n => count[4].ALOAD
rst_n => count[5].ALOAD
rst_n => count[6].ALOAD
rst_n => count[7].ALOAD
rst_n => count[8].ALOAD
rst_n => count[9].ALOAD
rst_n => count[10].ALOAD
rst_n => count[11].ALOAD
period[0] => LessThan0.IN12
period[1] => LessThan0.IN11
period[2] => LessThan0.IN10
period[3] => LessThan0.IN9
period[4] => LessThan0.IN8
period[5] => LessThan0.IN7
period[6] => LessThan0.IN6
period[7] => LessThan0.IN5
period[8] => LessThan0.IN4
period[9] => LessThan0.IN3
period[10] => LessThan0.IN2
period[11] => LessThan0.IN1
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_div:u_chC
cen => cen~buf0.DATAIN
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
rst_n => div~reg0.ACLR
rst_n => count[0].ALOAD
rst_n => count[1].ALOAD
rst_n => count[2].ALOAD
rst_n => count[3].ALOAD
rst_n => count[4].ALOAD
rst_n => count[5].ALOAD
rst_n => count[6].ALOAD
rst_n => count[7].ALOAD
rst_n => count[8].ALOAD
rst_n => count[9].ALOAD
rst_n => count[10].ALOAD
rst_n => count[11].ALOAD
period[0] => LessThan0.IN12
period[1] => LessThan0.IN11
period[2] => LessThan0.IN10
period[3] => LessThan0.IN9
period[4] => LessThan0.IN8
period[5] => LessThan0.IN7
period[6] => LessThan0.IN6
period[7] => LessThan0.IN5
period[8] => LessThan0.IN4
period[9] => LessThan0.IN3
period[10] => LessThan0.IN2
period[11] => LessThan0.IN1
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_noise:u_ng
cen => cen~buf0.DATAIN
clk => clk.IN1
rst_n => rst_n.IN1
period[0] => period[0].IN1
period[1] => period[1].IN1
period[2] => period[2].IN1
period[3] => period[3].IN1
period[4] => period[4].IN1
noise <= noise~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div
cen => cen~buf0.DATAIN
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
rst_n => div~reg0.ACLR
rst_n => count[0].ALOAD
rst_n => count[1].ALOAD
rst_n => count[2].ALOAD
rst_n => count[3].ALOAD
rst_n => count[4].ALOAD
period[0] => LessThan0.IN5
period[1] => LessThan0.IN4
period[2] => LessThan0.IN3
period[3] => LessThan0.IN2
period[4] => LessThan0.IN1
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_div:u_envdiv
cen => cen~buf0.DATAIN
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
rst_n => div~reg0.ACLR
rst_n => count[0].ALOAD
rst_n => count[1].ALOAD
rst_n => count[2].ALOAD
rst_n => count[3].ALOAD
rst_n => count[4].ALOAD
rst_n => count[5].ALOAD
rst_n => count[6].ALOAD
rst_n => count[7].ALOAD
rst_n => count[8].ALOAD
rst_n => count[9].ALOAD
rst_n => count[10].ALOAD
rst_n => count[11].ALOAD
rst_n => count[12].ALOAD
rst_n => count[13].ALOAD
rst_n => count[14].ALOAD
rst_n => count[15].ALOAD
period[0] => LessThan0.IN16
period[1] => LessThan0.IN15
period[2] => LessThan0.IN14
period[3] => LessThan0.IN13
period[4] => LessThan0.IN12
period[5] => LessThan0.IN11
period[6] => LessThan0.IN10
period[7] => LessThan0.IN9
period[8] => LessThan0.IN8
period[9] => LessThan0.IN7
period[10] => LessThan0.IN6
period[11] => LessThan0.IN5
period[12] => LessThan0.IN4
period[13] => LessThan0.IN3
period[14] => LessThan0.IN2
period[15] => LessThan0.IN1
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_eg:u_env
cen => cen~buf0.DATAIN
clk => last_step.CLK
clk => rst_clr.CLK
clk => stop.CLK
clk => inv.CLK
clk => gain[0].CLK
clk => gain[1].CLK
clk => gain[2].CLK
clk => gain[3].CLK
clk => gain[4].CLK
clk => rst_latch.CLK
clk => env[0]~reg0.CLK
clk => env[1]~reg0.CLK
clk => env[2]~reg0.CLK
clk => env[3]~reg0.CLK
clk => env[4]~reg0.CLK
step => comb.IN1
step => last_step.DATAB
null_period => step_edge.IN1
rst_n => rst_clr.ACLR
rst_n => stop.ACLR
rst_n => inv.ACLR
rst_n => gain[0].PRESET
rst_n => gain[1].PRESET
rst_n => gain[2].PRESET
rst_n => gain[3].PRESET
rst_n => gain[4].PRESET
rst_n => last_step.ENA
restart => rst_latch.OUTPUTSELECT
ctrl[0] => will_hold.IN0
ctrl[1] => comb.IN0
ctrl[2] => comb.IN0
ctrl[2] => inv.DATAB
ctrl[3] => comb.IN1
ctrl[3] => will_hold.IN1
ctrl[3] => comb.IN1
env[0] <= env[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[1] <= env[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[2] <= env[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[3] <= env[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[4] <= env[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt49_bus:inst_psg|jt49:u_jt49|jt49_exp:u_exp
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
comp[0] => lut.RADDR5
comp[1] => lut.RADDR6
din[0] => lut.RADDR
din[1] => lut.RADDR1
din[2] => lut.RADDR2
din[3] => lut.RADDR3
din[4] => lut.RADDR4
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|jt8255:U8255_inst
rst => last_read.ACLR
rst => dout[0]~reg0.PRESET
rst => dout[1]~reg0.PRESET
rst => dout[2]~reg0.PRESET
rst => dout[3]~reg0.PRESET
rst => dout[4]~reg0.PRESET
rst => dout[5]~reg0.PRESET
rst => dout[6]~reg0.PRESET
rst => dout[7]~reg0.PRESET
rst => last_stba.ACLR
rst => last_ackb.ACLR
rst => last_acka.ACLR
rst => inte_b.ACLR
rst => inte_a_obf.ACLR
rst => inte_a_ibf.ACLR
rst => latch_c[0].PRESET
rst => latch_c[1].PRESET
rst => latch_c[2].PRESET
rst => latch_c[3].PRESET
rst => latch_c[4].PRESET
rst => latch_c[5].PRESET
rst => latch_c[6].PRESET
rst => latch_c[7].PRESET
rst => latch_b[0].PRESET
rst => latch_b[1].PRESET
rst => latch_b[2].PRESET
rst => latch_b[3].PRESET
rst => latch_b[4].PRESET
rst => latch_b[5].PRESET
rst => latch_b[6].PRESET
rst => latch_b[7].PRESET
rst => latch_a[0].PRESET
rst => latch_a[1].PRESET
rst => latch_a[2].PRESET
rst => latch_a[3].PRESET
rst => latch_a[4].PRESET
rst => latch_a[5].PRESET
rst => latch_a[6].PRESET
rst => latch_a[7].PRESET
rst => ctrl[0].PRESET
rst => ctrl[1].PRESET
rst => ctrl[2].ACLR
rst => ctrl[3].PRESET
rst => ctrl[4].PRESET
rst => ctrl[5].ACLR
rst => ctrl[6].ACLR
clk => portb_dout[0]~reg0.CLK
clk => portb_dout[1]~reg0.CLK
clk => portb_dout[2]~reg0.CLK
clk => portb_dout[3]~reg0.CLK
clk => portb_dout[4]~reg0.CLK
clk => portb_dout[5]~reg0.CLK
clk => portb_dout[6]~reg0.CLK
clk => portb_dout[7]~reg0.CLK
clk => porta_dout[0]~reg0.CLK
clk => porta_dout[1]~reg0.CLK
clk => porta_dout[2]~reg0.CLK
clk => porta_dout[3]~reg0.CLK
clk => porta_dout[4]~reg0.CLK
clk => porta_dout[5]~reg0.CLK
clk => porta_dout[6]~reg0.CLK
clk => porta_dout[7]~reg0.CLK
clk => last_read.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => last_stba.CLK
clk => last_ackb.CLK
clk => last_acka.CLK
clk => inte_b.CLK
clk => inte_a_obf.CLK
clk => inte_a_ibf.CLK
clk => latch_c[0].CLK
clk => latch_c[1].CLK
clk => latch_c[2].CLK
clk => latch_c[3].CLK
clk => latch_c[4].CLK
clk => latch_c[5].CLK
clk => latch_c[6].CLK
clk => latch_c[7].CLK
clk => latch_b[0].CLK
clk => latch_b[1].CLK
clk => latch_b[2].CLK
clk => latch_b[3].CLK
clk => latch_b[4].CLK
clk => latch_b[5].CLK
clk => latch_b[6].CLK
clk => latch_b[7].CLK
clk => latch_a[0].CLK
clk => latch_a[1].CLK
clk => latch_a[2].CLK
clk => latch_a[3].CLK
clk => latch_a[4].CLK
clk => latch_a[5].CLK
clk => latch_a[6].CLK
clk => latch_a[7].CLK
clk => ctrl[0].CLK
clk => ctrl[1].CLK
clk => ctrl[2].CLK
clk => ctrl[3].CLK
clk => ctrl[4].CLK
clk => ctrl[5].CLK
clk => ctrl[6].CLK
addr[0] => Decoder1.IN1
addr[0] => Mux0.IN4
addr[0] => Mux1.IN3
addr[0] => Mux2.IN3
addr[0] => Mux3.IN3
addr[0] => Mux4.IN4
addr[0] => Mux5.IN3
addr[0] => Mux6.IN4
addr[0] => Mux7.IN4
addr[0] => Mux8.IN3
addr[0] => Mux9.IN3
addr[0] => Mux10.IN3
addr[0] => Mux11.IN3
addr[0] => Mux12.IN3
addr[0] => Mux13.IN3
addr[0] => Mux14.IN3
addr[0] => Mux15.IN3
addr[0] => Mux16.IN3
addr[0] => Mux17.IN3
addr[0] => Mux18.IN3
addr[0] => Mux19.IN3
addr[0] => Mux20.IN3
addr[0] => Mux21.IN3
addr[0] => Mux22.IN3
addr[0] => Mux23.IN3
addr[0] => Mux24.IN3
addr[0] => Mux25.IN3
addr[0] => Mux26.IN3
addr[0] => Mux27.IN5
addr[0] => Mux28.IN4
addr[0] => Mux29.IN4
addr[0] => Mux30.IN4
addr[0] => Mux31.IN4
addr[0] => Mux32.IN4
addr[0] => Mux33.IN4
addr[0] => Mux34.IN4
addr[0] => Equal5.IN1
addr[0] => Equal6.IN0
addr[1] => Decoder1.IN0
addr[1] => Mux0.IN3
addr[1] => Mux1.IN2
addr[1] => Mux2.IN2
addr[1] => Mux3.IN2
addr[1] => Mux4.IN3
addr[1] => Mux5.IN2
addr[1] => Mux6.IN3
addr[1] => Mux7.IN3
addr[1] => Mux8.IN2
addr[1] => Mux9.IN2
addr[1] => Mux10.IN2
addr[1] => Mux11.IN2
addr[1] => Mux12.IN2
addr[1] => Mux13.IN2
addr[1] => Mux14.IN2
addr[1] => Mux15.IN2
addr[1] => Mux16.IN2
addr[1] => Mux17.IN2
addr[1] => Mux18.IN2
addr[1] => Mux19.IN2
addr[1] => Mux20.IN2
addr[1] => Mux21.IN2
addr[1] => Mux22.IN2
addr[1] => Mux23.IN2
addr[1] => Mux24.IN2
addr[1] => Mux25.IN2
addr[1] => Mux26.IN2
addr[1] => Mux27.IN4
addr[1] => Mux28.IN3
addr[1] => Mux29.IN3
addr[1] => Mux30.IN3
addr[1] => Mux31.IN3
addr[1] => Mux32.IN3
addr[1] => Mux33.IN3
addr[1] => Mux34.IN3
addr[1] => Equal5.IN0
addr[1] => Equal6.IN1
din[0] => latch_a.DATAB
din[0] => latch_b.DATAB
din[0] => latch_c.DATAA
din[0] => latch_c.DATAB
din[0] => latch_c.DATAB
din[0] => latch_c.DATAB
din[0] => latch_c.DATAB
din[0] => latch_c.DATAB
din[0] => latch_c.DATAB
din[0] => latch_c.DATAB
din[0] => latch_c.DATAB
din[0] => inte_a_obf.DATAB
din[0] => inte_a_ibf.DATAB
din[0] => inte_b.DATAB
din[0] => ctrl.DATAB
din[0] => latch_c.OUTPUTSELECT
din[0] => latch_c.OUTPUTSELECT
din[0] => latch_c.OUTPUTSELECT
din[0] => latch_c.OUTPUTSELECT
din[1] => latch_a.DATAB
din[1] => latch_b.DATAB
din[1] => latch_c.DATAA
din[1] => Decoder0.IN2
din[1] => ctrl.DATAB
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_b.OUTPUTSELECT
din[1] => latch_c.DATAB
din[1] => latch_c.DATAB
din[1] => Equal1.IN31
din[1] => Equal2.IN31
din[1] => Equal3.IN31
din[2] => latch_a.DATAB
din[2] => latch_b.DATAB
din[2] => inte_b.DATAB
din[2] => latch_c.DATAA
din[2] => latch_c.OUTPUTSELECT
din[2] => latch_c.OUTPUTSELECT
din[2] => Decoder0.IN1
din[2] => ctrl.DATAB
din[2] => Equal1.IN1
din[2] => Equal2.IN30
din[2] => Equal3.IN0
din[3] => latch_a.DATAB
din[3] => latch_b.DATAB
din[3] => latch_c.DATAB
din[3] => Decoder0.IN0
din[3] => ctrl.DATAB
din[3] => latch_c.OUTPUTSELECT
din[3] => latch_c.OUTPUTSELECT
din[3] => latch_c.OUTPUTSELECT
din[3] => latch_c.OUTPUTSELECT
din[3] => Equal1.IN0
din[3] => Equal2.IN0
din[3] => Equal3.IN30
din[4] => latch_a.DATAB
din[4] => latch_b.DATAB
din[4] => latch_c.DATAB
din[4] => inte_a_ibf.DATAB
din[4] => ctrl.DATAB
din[4] => latch_a.OUTPUTSELECT
din[4] => latch_a.OUTPUTSELECT
din[4] => latch_a.OUTPUTSELECT
din[4] => latch_a.OUTPUTSELECT
din[4] => latch_a.OUTPUTSELECT
din[4] => latch_a.OUTPUTSELECT
din[4] => latch_a.OUTPUTSELECT
din[4] => latch_a.OUTPUTSELECT
din[5] => latch_a.DATAB
din[5] => latch_b.DATAB
din[5] => latch_c.DATAB
din[5] => ctrl.DATAB
din[5] => Equal0.IN31
din[6] => latch_a.DATAB
din[6] => latch_b.DATAB
din[6] => latch_c.DATAB
din[6] => inte_a_obf.DATAB
din[6] => ctrl.DATAB
din[6] => Equal0.IN30
din[7] => latch_a.DATAB
din[7] => latch_b.DATAB
din[7] => latch_c.DATAB
din[7] => ctrl.OUTPUTSELECT
din[7] => ctrl.OUTPUTSELECT
din[7] => ctrl.OUTPUTSELECT
din[7] => ctrl.OUTPUTSELECT
din[7] => ctrl.OUTPUTSELECT
din[7] => ctrl.OUTPUTSELECT
din[7] => ctrl.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_c.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_b.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => latch_a.OUTPUTSELECT
din[7] => inte_a_ibf.OUTPUTSELECT
din[7] => inte_a_obf.OUTPUTSELECT
din[7] => inte_b.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdn => read.IN0
wrn => write.IN0
csn => read.IN1
csn => write.IN1
porta_din[0] => dout.DATAB
porta_din[1] => dout.DATAB
porta_din[2] => dout.DATAB
porta_din[3] => dout.DATAB
porta_din[4] => dout.DATAB
porta_din[5] => dout.DATAB
porta_din[6] => dout.DATAB
porta_din[7] => dout.DATAB
portb_din[0] => dout.DATAB
portb_din[1] => dout.DATAB
portb_din[2] => dout.DATAB
portb_din[3] => dout.DATAB
portb_din[4] => dout.DATAB
portb_din[5] => dout.DATAB
portb_din[6] => dout.DATAB
portb_din[7] => dout.DATAB
portc_din[0] => dout.DATAB
portc_din[1] => dout.DATAB
portc_din[2] => always0.IN1
portc_din[2] => dout.DATAB
portc_din[2] => last_ackb.DATAIN
portc_din[2] => dout.DATAB
portc_din[2] => always0.IN1
portc_din[3] => dout.DATAB
portc_din[4] => always0.IN1
portc_din[4] => last_stba.DATAIN
portc_din[4] => dout.DATAB
portc_din[5] => dout.DATAB
portc_din[6] => always0.IN1
portc_din[6] => dout.DATAB
portc_din[6] => dout.DATAB
portc_din[6] => last_acka.DATAIN
portc_din[6] => dout.DATAB
portc_din[7] => dout.DATAB
porta_dout[0] <= porta_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
porta_dout[1] <= porta_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
porta_dout[2] <= porta_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
porta_dout[3] <= porta_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
porta_dout[4] <= porta_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
porta_dout[5] <= porta_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
porta_dout[6] <= porta_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
porta_dout[7] <= porta_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[0] <= portb_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[1] <= portb_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[2] <= portb_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[3] <= portb_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[4] <= portb_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[5] <= portb_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[6] <= portb_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portb_dout[7] <= portb_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portc_dout[0] <= latch_c[0].DB_MAX_OUTPUT_PORT_TYPE
portc_dout[1] <= latch_c[1].DB_MAX_OUTPUT_PORT_TYPE
portc_dout[2] <= latch_c[2].DB_MAX_OUTPUT_PORT_TYPE
portc_dout[3] <= latch_c[3].DB_MAX_OUTPUT_PORT_TYPE
portc_dout[4] <= latch_c[4].DB_MAX_OUTPUT_PORT_TYPE
portc_dout[5] <= latch_c[5].DB_MAX_OUTPUT_PORT_TYPE
portc_dout[6] <= latch_c[6].DB_MAX_OUTPUT_PORT_TYPE
portc_dout[7] <= latch_c[7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|ls74:ls74_inst
d => q~reg0.DATAIN
clr => q.IN0
clr => q~reg0.ACLR
pre => q.IN1
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|ls74:ls74_inst2
d => q~reg0.DATAIN
clr => q.IN0
clr => q~reg0.ACLR
pre => q.IN1
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b
clk_i => vdp18_clk_gen:clk_gen_b.clk_i
clk_i => vdp18_hor_vert:hor_vert_b.clk_i
clk_i => vdp18_ctrl:ctrl_b.clk_i
clk_i => vdp18_cpuio:cpu_io_b.clk_i
clk_i => vdp18_pattern:pattern_b.clk_i
clk_i => vdp18_sprite:sprite_b.clk_i
clk_i => vdp18_col_mux:col_mux_b.clk_i
clk_en_10m7_i => vdp18_clk_gen:clk_gen_b.clk_en_10m7_i
clk_en_10m7_i => vdp18_cpuio:cpu_io_b.clk_en_10m7_i
reset_n_i => vdp18_clk_gen:clk_gen_b.reset_i
reset_n_i => vdp18_hor_vert:hor_vert_b.reset_i
reset_n_i => vdp18_ctrl:ctrl_b.reset_i
reset_n_i => vdp18_cpuio:cpu_io_b.reset_i
reset_n_i => vdp18_pattern:pattern_b.reset_i
reset_n_i => vdp18_sprite:sprite_b.reset_i
reset_n_i => vdp18_col_mux:col_mux_b.reset_i
csr_n_i => vdp18_cpuio:cpu_io_b.rd_i
csw_n_i => vdp18_cpuio:cpu_io_b.wr_i
mode_i => vdp18_cpuio:cpu_io_b.mode_i
int_n_o <= vdp18_cpuio:cpu_io_b.int_n_o
cd_i[7] => vdp18_cpuio:cpu_io_b.cd_i[7]
cd_i[6] => vdp18_cpuio:cpu_io_b.cd_i[6]
cd_i[5] => vdp18_cpuio:cpu_io_b.cd_i[5]
cd_i[4] => vdp18_cpuio:cpu_io_b.cd_i[4]
cd_i[3] => vdp18_cpuio:cpu_io_b.cd_i[3]
cd_i[2] => vdp18_cpuio:cpu_io_b.cd_i[2]
cd_i[1] => vdp18_cpuio:cpu_io_b.cd_i[1]
cd_i[0] => vdp18_cpuio:cpu_io_b.cd_i[0]
cd_o[7] <= vdp18_cpuio:cpu_io_b.cd_o[7]
cd_o[6] <= vdp18_cpuio:cpu_io_b.cd_o[6]
cd_o[5] <= vdp18_cpuio:cpu_io_b.cd_o[5]
cd_o[4] <= vdp18_cpuio:cpu_io_b.cd_o[4]
cd_o[3] <= vdp18_cpuio:cpu_io_b.cd_o[3]
cd_o[2] <= vdp18_cpuio:cpu_io_b.cd_o[2]
cd_o[1] <= vdp18_cpuio:cpu_io_b.cd_o[1]
cd_o[0] <= vdp18_cpuio:cpu_io_b.cd_o[0]
vram_we_o <= vdp18_cpuio:cpu_io_b.vram_we_o
vram_a_o[13] <= vdp18_addr_mux:addr_mux_b.vram_a_o[13]
vram_a_o[12] <= vdp18_addr_mux:addr_mux_b.vram_a_o[12]
vram_a_o[11] <= vdp18_addr_mux:addr_mux_b.vram_a_o[11]
vram_a_o[10] <= vdp18_addr_mux:addr_mux_b.vram_a_o[10]
vram_a_o[9] <= vdp18_addr_mux:addr_mux_b.vram_a_o[9]
vram_a_o[8] <= vdp18_addr_mux:addr_mux_b.vram_a_o[8]
vram_a_o[7] <= vdp18_addr_mux:addr_mux_b.vram_a_o[7]
vram_a_o[6] <= vdp18_addr_mux:addr_mux_b.vram_a_o[6]
vram_a_o[5] <= vdp18_addr_mux:addr_mux_b.vram_a_o[5]
vram_a_o[4] <= vdp18_addr_mux:addr_mux_b.vram_a_o[4]
vram_a_o[3] <= vdp18_addr_mux:addr_mux_b.vram_a_o[3]
vram_a_o[2] <= vdp18_addr_mux:addr_mux_b.vram_a_o[2]
vram_a_o[1] <= vdp18_addr_mux:addr_mux_b.vram_a_o[1]
vram_a_o[0] <= vdp18_addr_mux:addr_mux_b.vram_a_o[0]
vram_d_o[7] <= vdp18_cpuio:cpu_io_b.vram_d_o[7]
vram_d_o[6] <= vdp18_cpuio:cpu_io_b.vram_d_o[6]
vram_d_o[5] <= vdp18_cpuio:cpu_io_b.vram_d_o[5]
vram_d_o[4] <= vdp18_cpuio:cpu_io_b.vram_d_o[4]
vram_d_o[3] <= vdp18_cpuio:cpu_io_b.vram_d_o[3]
vram_d_o[2] <= vdp18_cpuio:cpu_io_b.vram_d_o[2]
vram_d_o[1] <= vdp18_cpuio:cpu_io_b.vram_d_o[1]
vram_d_o[0] <= vdp18_cpuio:cpu_io_b.vram_d_o[0]
vram_d_i[7] => vdp18_cpuio:cpu_io_b.vram_d_i[7]
vram_d_i[7] => vdp18_pattern:pattern_b.vram_d_i[7]
vram_d_i[7] => vdp18_sprite:sprite_b.vram_d_i[7]
vram_d_i[6] => vdp18_cpuio:cpu_io_b.vram_d_i[6]
vram_d_i[6] => vdp18_pattern:pattern_b.vram_d_i[6]
vram_d_i[6] => vdp18_sprite:sprite_b.vram_d_i[6]
vram_d_i[5] => vdp18_cpuio:cpu_io_b.vram_d_i[5]
vram_d_i[5] => vdp18_pattern:pattern_b.vram_d_i[5]
vram_d_i[5] => vdp18_sprite:sprite_b.vram_d_i[5]
vram_d_i[4] => vdp18_cpuio:cpu_io_b.vram_d_i[4]
vram_d_i[4] => vdp18_pattern:pattern_b.vram_d_i[4]
vram_d_i[4] => vdp18_sprite:sprite_b.vram_d_i[4]
vram_d_i[3] => vdp18_cpuio:cpu_io_b.vram_d_i[3]
vram_d_i[3] => vdp18_pattern:pattern_b.vram_d_i[3]
vram_d_i[3] => vdp18_sprite:sprite_b.vram_d_i[3]
vram_d_i[2] => vdp18_cpuio:cpu_io_b.vram_d_i[2]
vram_d_i[2] => vdp18_pattern:pattern_b.vram_d_i[2]
vram_d_i[2] => vdp18_sprite:sprite_b.vram_d_i[2]
vram_d_i[1] => vdp18_cpuio:cpu_io_b.vram_d_i[1]
vram_d_i[1] => vdp18_pattern:pattern_b.vram_d_i[1]
vram_d_i[1] => vdp18_sprite:sprite_b.vram_d_i[1]
vram_d_i[0] => vdp18_cpuio:cpu_io_b.vram_d_i[0]
vram_d_i[0] => vdp18_pattern:pattern_b.vram_d_i[0]
vram_d_i[0] => vdp18_sprite:sprite_b.vram_d_i[0]
border_i => vdp18_col_mux:col_mux_b.border_i
col_o[3] <= vdp18_col_mux:col_mux_b.col_o[3]
col_o[2] <= vdp18_col_mux:col_mux_b.col_o[2]
col_o[1] <= vdp18_col_mux:col_mux_b.col_o[1]
col_o[0] <= vdp18_col_mux:col_mux_b.col_o[0]
rgb_r_o[7] <= vdp18_col_mux:col_mux_b.rgb_r_o[7]
rgb_r_o[6] <= vdp18_col_mux:col_mux_b.rgb_r_o[6]
rgb_r_o[5] <= vdp18_col_mux:col_mux_b.rgb_r_o[5]
rgb_r_o[4] <= vdp18_col_mux:col_mux_b.rgb_r_o[4]
rgb_r_o[3] <= vdp18_col_mux:col_mux_b.rgb_r_o[3]
rgb_r_o[2] <= vdp18_col_mux:col_mux_b.rgb_r_o[2]
rgb_r_o[1] <= vdp18_col_mux:col_mux_b.rgb_r_o[1]
rgb_r_o[0] <= vdp18_col_mux:col_mux_b.rgb_r_o[0]
rgb_g_o[7] <= vdp18_col_mux:col_mux_b.rgb_g_o[7]
rgb_g_o[6] <= vdp18_col_mux:col_mux_b.rgb_g_o[6]
rgb_g_o[5] <= vdp18_col_mux:col_mux_b.rgb_g_o[5]
rgb_g_o[4] <= vdp18_col_mux:col_mux_b.rgb_g_o[4]
rgb_g_o[3] <= vdp18_col_mux:col_mux_b.rgb_g_o[3]
rgb_g_o[2] <= vdp18_col_mux:col_mux_b.rgb_g_o[2]
rgb_g_o[1] <= vdp18_col_mux:col_mux_b.rgb_g_o[1]
rgb_g_o[0] <= vdp18_col_mux:col_mux_b.rgb_g_o[0]
rgb_b_o[7] <= vdp18_col_mux:col_mux_b.rgb_b_o[7]
rgb_b_o[6] <= vdp18_col_mux:col_mux_b.rgb_b_o[6]
rgb_b_o[5] <= vdp18_col_mux:col_mux_b.rgb_b_o[5]
rgb_b_o[4] <= vdp18_col_mux:col_mux_b.rgb_b_o[4]
rgb_b_o[3] <= vdp18_col_mux:col_mux_b.rgb_b_o[3]
rgb_b_o[2] <= vdp18_col_mux:col_mux_b.rgb_b_o[2]
rgb_b_o[1] <= vdp18_col_mux:col_mux_b.rgb_b_o[1]
rgb_b_o[0] <= vdp18_col_mux:col_mux_b.rgb_b_o[0]
hsync_n_o <= vdp18_hor_vert:hor_vert_b.hsync_n_o
vsync_n_o <= vdp18_hor_vert:hor_vert_b.vsync_n_o
blank_n_o <= vdp18_col_mux:col_mux_b.blank_n_o
hblank_o <= vdp18_col_mux:col_mux_b.hblank_n_o
vblank_o <= vdp18_col_mux:col_mux_b.vblank_n_o
comp_sync_n_o <= comp_sync_n_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_clk_gen:clk_gen_b
clk_i => cnt_q[0].CLK
clk_i => cnt_q[1].CLK
clk_i => cnt_q[2].CLK
clk_i => cnt_q[3].CLK
clk_en_10m7_i => clk_en_5m37_o.OUTPUTSELECT
clk_en_10m7_i => clk_en_3m58_o.OUTPUTSELECT
clk_en_10m7_i => clk_en_2m68_o.OUTPUTSELECT
clk_en_10m7_i => cnt_q[3].ENA
clk_en_10m7_i => cnt_q[2].ENA
clk_en_10m7_i => cnt_q[1].ENA
clk_en_10m7_i => cnt_q[0].ENA
reset_i => cnt_q[0].ACLR
reset_i => cnt_q[1].ACLR
reset_i => cnt_q[2].ACLR
reset_i => cnt_q[3].ACLR
clk_en_5m37_o <= clk_en_5m37_o.DB_MAX_OUTPUT_PORT_TYPE
clk_en_3m58_o <= clk_en_3m58_o.DB_MAX_OUTPUT_PORT_TYPE
clk_en_2m68_o <= clk_en_2m68_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_hor_vert:hor_vert_b
clk_i => hblank_q.CLK
clk_i => vsync_n_o~reg0.CLK
clk_i => hsync_n_o~reg0.CLK
clk_i => cnt_vert_q[8].CLK
clk_i => cnt_vert_q[7].CLK
clk_i => cnt_vert_q[6].CLK
clk_i => cnt_vert_q[5].CLK
clk_i => cnt_vert_q[4].CLK
clk_i => cnt_vert_q[3].CLK
clk_i => cnt_vert_q[2].CLK
clk_i => cnt_vert_q[1].CLK
clk_i => cnt_vert_q[0].CLK
clk_i => cnt_hor_q[8].CLK
clk_i => cnt_hor_q[7].CLK
clk_i => cnt_hor_q[6].CLK
clk_i => cnt_hor_q[5].CLK
clk_i => cnt_hor_q[4].CLK
clk_i => cnt_hor_q[3].CLK
clk_i => cnt_hor_q[2].CLK
clk_i => cnt_hor_q[1].CLK
clk_i => cnt_hor_q[0].CLK
clk_en_5m37_i => vert_inc_s.IN1
clk_en_5m37_i => cnt_hor_q[0].ENA
clk_en_5m37_i => cnt_hor_q[1].ENA
clk_en_5m37_i => cnt_hor_q[2].ENA
clk_en_5m37_i => cnt_hor_q[3].ENA
clk_en_5m37_i => cnt_hor_q[4].ENA
clk_en_5m37_i => cnt_hor_q[5].ENA
clk_en_5m37_i => cnt_hor_q[6].ENA
clk_en_5m37_i => cnt_hor_q[7].ENA
clk_en_5m37_i => cnt_hor_q[8].ENA
clk_en_5m37_i => cnt_vert_q[0].ENA
clk_en_5m37_i => cnt_vert_q[1].ENA
clk_en_5m37_i => cnt_vert_q[2].ENA
clk_en_5m37_i => cnt_vert_q[3].ENA
clk_en_5m37_i => cnt_vert_q[4].ENA
clk_en_5m37_i => cnt_vert_q[5].ENA
clk_en_5m37_i => cnt_vert_q[6].ENA
clk_en_5m37_i => cnt_vert_q[7].ENA
clk_en_5m37_i => cnt_vert_q[8].ENA
clk_en_5m37_i => hsync_n_o~reg0.ENA
clk_en_5m37_i => vsync_n_o~reg0.ENA
clk_en_5m37_i => hblank_q.ENA
reset_i => hblank_q.ACLR
reset_i => vsync_n_o~reg0.PRESET
reset_i => hsync_n_o~reg0.PRESET
reset_i => cnt_vert_q[8].ALOAD
reset_i => cnt_vert_q[7].ALOAD
reset_i => cnt_vert_q[6].ALOAD
reset_i => cnt_vert_q[5].ALOAD
reset_i => cnt_vert_q[4].ALOAD
reset_i => cnt_vert_q[3].ALOAD
reset_i => cnt_vert_q[2].ALOAD
reset_i => cnt_vert_q[1].ALOAD
reset_i => cnt_vert_q[0].ALOAD
reset_i => cnt_hor_q[8].ACLR
reset_i => cnt_hor_q[7].PRESET
reset_i => cnt_hor_q[6].ACLR
reset_i => cnt_hor_q[5].PRESET
reset_i => cnt_hor_q[4].PRESET
reset_i => cnt_hor_q[3].ACLR
reset_i => cnt_hor_q[2].ACLR
reset_i => cnt_hor_q[1].PRESET
reset_i => cnt_hor_q[0].PRESET
opmode_i.OPMODE_GRAPH1 => ~NO_FANOUT~
opmode_i.OPMODE_GRAPH2 => ~NO_FANOUT~
opmode_i.OPMODE_MULTIC => ~NO_FANOUT~
opmode_i.OPMODE_TEXTM => first_pix_s[4].IN0
opmode_i.OPMODE_TEXTM => cnt_hor_q.DATAB
opmode_i.OPMODE_TEXTM => Equal0.IN8
num_pix_o[8] <= cnt_hor_q[8].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[7] <= cnt_hor_q[7].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[6] <= cnt_hor_q[6].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[5] <= cnt_hor_q[5].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[4] <= cnt_hor_q[4].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[3] <= cnt_hor_q[3].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[2] <= cnt_hor_q[2].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[1] <= cnt_hor_q[1].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[0] <= cnt_hor_q[0].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[8] <= cnt_vert_q[8].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[7] <= cnt_vert_q[7].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[6] <= cnt_vert_q[6].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[5] <= cnt_vert_q[5].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[4] <= cnt_vert_q[4].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[3] <= cnt_vert_q[3].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[2] <= cnt_vert_q[2].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[1] <= cnt_vert_q[1].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[0] <= cnt_vert_q[0].DB_MAX_OUTPUT_PORT_TYPE
vert_inc_o <= vert_inc_s.DB_MAX_OUTPUT_PORT_TYPE
hsync_n_o <= hsync_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_n_o <= vsync_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_o <= hblank_q.DB_MAX_OUTPUT_PORT_TYPE
hblank_o <= hblank_q.DB_MAX_OUTPUT_PORT_TYPE
vblank_o <= <GND>


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_ctrl:ctrl_b
clk_i => hor_active_q.CLK
clk_i => sprite_line_act_q.CLK
clk_i => sprite_active_q.CLK
clk_i => vert_active_q.CLK
clk_en_5m37_i => clk_en_acc_o.IN0
clk_en_5m37_i => hor_active_q.ENA
clk_en_5m37_i => vert_active_q.ENA
clk_en_5m37_i => sprite_active_q.ENA
clk_en_5m37_i => sprite_line_act_q.ENA
reset_i => hor_active_q.ACLR
reset_i => sprite_line_act_q.ACLR
reset_i => sprite_active_q.ACLR
reset_i => vert_active_q.ACLR
opmode_i.OPMODE_GRAPH1 => ~NO_FANOUT~
opmode_i.OPMODE_GRAPH2 => ~NO_FANOUT~
opmode_i.OPMODE_MULTIC => access_type_s.DATAB
opmode_i.OPMODE_MULTIC => access_type_s.DATAB
opmode_i.OPMODE_TEXTM => access_type_s.AC_PNT.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_PGT.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_PCT.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_STST.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATY.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATX.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATN.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATC.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SPTH.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SPTL.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_CPU.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => hor_active_q.OUTPUTSELECT
num_pix_i[8] => Equal9.IN9
num_pix_i[8] => Equal10.IN9
num_pix_i[8] => Equal11.IN9
num_pix_i[8] => Equal12.IN9
num_pix_i[8] => Equal13.IN9
num_pix_i[8] => Equal14.IN9
num_pix_i[8] => Equal15.IN9
num_pix_i[8] => Equal16.IN9
num_pix_i[8] => Equal17.IN9
num_pix_i[8] => Equal18.IN9
num_pix_i[8] => Equal19.IN9
num_pix_i[8] => Equal20.IN9
num_pix_i[8] => Equal21.IN9
num_pix_i[8] => Equal22.IN9
num_pix_i[8] => Equal23.IN9
num_pix_i[8] => Equal24.IN9
num_pix_i[8] => Equal25.IN9
num_pix_i[8] => Equal26.IN9
num_pix_i[8] => Equal27.IN9
num_pix_i[8] => Equal28.IN9
num_pix_i[8] => Equal29.IN9
num_pix_i[8] => Equal30.IN9
num_pix_i[8] => Equal31.IN9
num_pix_i[8] => Equal32.IN9
num_pix_i[8] => Equal33.IN9
num_pix_i[8] => Equal34.IN9
num_pix_i[8] => Equal35.IN9
num_pix_i[8] => Equal36.IN9
num_pix_i[8] => Equal37.IN9
num_pix_i[8] => Equal38.IN9
num_pix_i[8] => Equal39.IN9
num_pix_i[8] => Equal40.IN9
num_pix_i[8] => Equal41.IN9
num_pix_i[8] => Equal42.IN9
num_pix_i[8] => Equal43.IN9
num_pix_i[8] => Equal44.IN9
num_pix_i[8] => Equal45.IN9
num_pix_i[8] => Equal46.IN9
num_pix_i[8] => Equal47.IN9
num_pix_i[8] => Equal48.IN9
num_pix_i[8] => Equal49.IN9
num_pix_i[8] => Equal50.IN9
num_pix_i[8] => Equal51.IN9
num_pix_i[8] => Equal52.IN9
num_pix_i[8] => Equal53.IN9
num_pix_i[8] => Equal54.IN9
num_pix_i[8] => Equal55.IN9
num_pix_i[8] => Equal56.IN9
num_pix_i[8] => Equal57.IN9
num_pix_i[8] => Equal58.IN9
num_pix_i[8] => Equal59.IN9
num_pix_i[8] => Equal60.IN9
num_pix_i[8] => Equal61.IN9
num_pix_i[8] => Equal62.IN9
num_pix_i[8] => Equal63.IN9
num_pix_i[8] => Equal64.IN9
num_pix_i[8] => Equal65.IN9
num_pix_i[8] => Equal66.IN9
num_pix_i[8] => Equal67.IN9
num_pix_i[8] => Equal68.IN9
num_pix_i[8] => Equal69.IN9
num_pix_i[8] => Equal70.IN9
num_pix_i[8] => Equal71.IN9
num_pix_i[8] => Equal72.IN9
num_pix_i[8] => Equal73.IN9
num_pix_i[8] => Equal74.IN9
num_pix_i[8] => Equal75.IN9
num_pix_i[8] => Equal76.IN9
num_pix_i[8] => Equal77.IN9
num_pix_i[8] => Equal78.IN9
num_pix_i[8] => Equal79.IN9
num_pix_i[8] => Equal80.IN9
num_pix_i[8] => Equal81.IN9
num_pix_i[8] => Equal82.IN9
num_pix_i[8] => Equal83.IN9
num_pix_i[8] => Equal84.IN9
num_pix_i[8] => Equal85.IN9
num_pix_i[8] => Equal86.IN9
num_pix_i[8] => Equal87.IN9
num_pix_i[8] => Equal88.IN9
num_pix_i[8] => Equal89.IN9
num_pix_i[8] => Equal90.IN9
num_pix_i[8] => Equal91.IN9
num_pix_i[8] => Equal92.IN9
num_pix_i[8] => Equal93.IN9
num_pix_i[8] => Equal94.IN9
num_pix_i[8] => Equal95.IN9
num_pix_i[8] => Equal96.IN9
num_pix_i[8] => Equal97.IN9
num_pix_i[8] => Equal98.IN9
num_pix_i[8] => Equal99.IN9
num_pix_i[8] => Equal100.IN9
num_pix_i[8] => Equal101.IN9
num_pix_i[8] => Equal102.IN9
num_pix_i[8] => Equal103.IN9
num_pix_i[8] => Equal104.IN9
num_pix_i[8] => Equal105.IN9
num_pix_i[8] => Equal106.IN9
num_pix_i[8] => Equal107.IN9
num_pix_i[8] => Equal108.IN9
num_pix_i[8] => Equal109.IN9
num_pix_i[8] => Equal110.IN9
num_pix_i[8] => Equal111.IN9
num_pix_i[8] => Equal112.IN9
num_pix_i[8] => Equal113.IN9
num_pix_i[8] => Equal114.IN9
num_pix_i[8] => Equal115.IN9
num_pix_i[8] => Equal116.IN9
num_pix_i[8] => Equal117.IN9
num_pix_i[8] => Equal118.IN9
num_pix_i[8] => Equal119.IN9
num_pix_i[8] => Equal120.IN9
num_pix_i[8] => Equal121.IN9
num_pix_i[8] => Equal122.IN9
num_pix_i[8] => Equal123.IN9
num_pix_i[8] => Equal124.IN9
num_pix_i[8] => Equal125.IN9
num_pix_i[8] => Equal126.IN9
num_pix_i[8] => Equal127.IN9
num_pix_i[8] => Equal128.IN9
num_pix_i[8] => Equal129.IN9
num_pix_i[8] => Equal130.IN9
num_pix_i[8] => Equal131.IN9
num_pix_i[8] => Equal132.IN9
num_pix_i[8] => Equal133.IN9
num_pix_i[8] => Equal134.IN9
num_pix_i[8] => Equal135.IN9
num_pix_i[8] => Equal136.IN9
num_pix_i[8] => Equal137.IN9
num_pix_i[8] => Equal138.IN9
num_pix_i[8] => Equal139.IN9
num_pix_i[8] => Equal140.IN9
num_pix_i[8] => Equal141.IN9
num_pix_i[8] => Equal142.IN9
num_pix_i[8] => Equal143.IN9
num_pix_i[8] => Equal144.IN9
num_pix_i[8] => Equal145.IN9
num_pix_i[8] => Equal146.IN9
num_pix_i[8] => Equal147.IN9
num_pix_i[8] => Equal148.IN9
num_pix_i[8] => Equal149.IN9
num_pix_i[8] => Equal150.IN9
num_pix_i[8] => Equal151.IN9
num_pix_i[8] => Equal152.IN9
num_pix_i[8] => Equal153.IN9
num_pix_i[8] => Equal154.IN9
num_pix_i[8] => Equal155.IN9
num_pix_i[8] => Equal156.IN9
num_pix_i[8] => Equal157.IN9
num_pix_i[8] => Equal158.IN9
num_pix_i[8] => Equal159.IN9
num_pix_i[8] => Equal160.IN9
num_pix_i[8] => Equal161.IN9
num_pix_i[8] => Equal162.IN9
num_pix_i[8] => Equal163.IN9
num_pix_i[8] => Equal164.IN9
num_pix_i[8] => Equal165.IN9
num_pix_i[8] => Equal166.IN9
num_pix_i[8] => Equal167.IN9
num_pix_i[8] => Equal168.IN9
num_pix_i[8] => Equal169.IN9
num_pix_i[8] => Equal170.IN9
num_pix_i[8] => Equal171.IN9
num_pix_i[8] => Equal172.IN9
num_pix_i[8] => Equal173.IN9
num_pix_i[8] => Equal174.IN9
num_pix_i[8] => Equal175.IN9
num_pix_i[8] => Equal176.IN9
num_pix_i[8] => Equal177.IN9
num_pix_i[8] => Equal178.IN9
num_pix_i[8] => Equal179.IN9
num_pix_i[8] => Equal180.IN9
num_pix_i[8] => Equal181.IN9
num_pix_i[8] => Equal182.IN9
num_pix_i[8] => Equal183.IN9
num_pix_i[8] => Equal184.IN9
num_pix_i[8] => Equal185.IN9
num_pix_i[8] => Equal186.IN9
num_pix_i[8] => Equal187.IN9
num_pix_i[8] => Equal188.IN9
num_pix_i[8] => Equal189.IN9
num_pix_i[8] => Equal190.IN9
num_pix_i[8] => Equal191.IN9
num_pix_i[8] => Equal192.IN9
num_pix_i[8] => Equal193.IN9
num_pix_i[8] => Equal194.IN9
num_pix_i[8] => Equal195.IN9
num_pix_i[8] => Equal196.IN9
num_pix_i[8] => Equal197.IN9
num_pix_i[8] => Equal198.IN9
num_pix_i[8] => Equal199.IN9
num_pix_i[8] => Equal200.IN9
num_pix_i[8] => Equal201.IN9
num_pix_i[8] => Equal202.IN9
num_pix_i[8] => Equal203.IN9
num_pix_i[8] => Equal204.IN9
num_pix_i[8] => Equal205.IN9
num_pix_i[8] => Equal206.IN9
num_pix_i[8] => Equal207.IN9
num_pix_i[8] => Equal208.IN9
num_pix_i[8] => Equal209.IN9
num_pix_i[8] => Equal210.IN9
num_pix_i[8] => Equal211.IN9
num_pix_i[8] => Equal212.IN9
num_pix_i[8] => Equal213.IN9
num_pix_i[8] => Equal214.IN9
num_pix_i[8] => Equal215.IN9
num_pix_i[8] => Equal216.IN9
num_pix_i[8] => Equal217.IN9
num_pix_i[8] => Equal218.IN9
num_pix_i[8] => Equal219.IN9
num_pix_i[8] => Equal220.IN9
num_pix_i[8] => Equal221.IN9
num_pix_i[8] => Equal222.IN9
num_pix_i[8] => Equal223.IN9
num_pix_i[8] => Equal224.IN9
num_pix_i[8] => Equal225.IN9
num_pix_i[8] => Equal226.IN9
num_pix_i[8] => Equal227.IN9
num_pix_i[8] => Equal228.IN9
num_pix_i[8] => Equal229.IN9
num_pix_i[8] => Equal230.IN9
num_pix_i[8] => Equal231.IN9
num_pix_i[8] => Equal232.IN9
num_pix_i[8] => Equal233.IN9
num_pix_i[8] => Equal234.IN9
num_pix_i[8] => Equal235.IN9
num_pix_i[8] => Equal236.IN9
num_pix_i[8] => Equal237.IN9
num_pix_i[8] => Equal238.IN9
num_pix_i[8] => Equal239.IN9
num_pix_i[8] => Equal240.IN9
num_pix_i[8] => Equal241.IN9
num_pix_i[8] => Equal242.IN9
num_pix_i[8] => Equal243.IN9
num_pix_i[8] => Equal244.IN9
num_pix_i[8] => Equal245.IN9
num_pix_i[8] => Equal246.IN9
num_pix_i[8] => Equal247.IN9
num_pix_i[8] => Equal248.IN9
num_pix_i[8] => Equal249.IN9
num_pix_i[8] => Equal250.IN9
num_pix_i[8] => Equal251.IN9
num_pix_i[8] => Equal252.IN9
num_pix_i[8] => Equal253.IN9
num_pix_i[8] => Equal254.IN9
num_pix_i[8] => Equal255.IN9
num_pix_i[8] => Equal256.IN9
num_pix_i[8] => Equal257.IN9
num_pix_i[8] => Equal258.IN9
num_pix_i[8] => Equal259.IN9
num_pix_i[8] => Equal260.IN9
num_pix_i[8] => Equal261.IN9
num_pix_i[8] => Equal262.IN9
num_pix_i[8] => Equal263.IN17
num_pix_i[8] => Equal267.IN17
num_pix_i[8] => Equal268.IN17
num_pix_i[8] => Equal269.IN17
num_pix_i[8] => clk_en_acc_o.IN1
num_pix_i[7] => Add0.IN16
num_pix_i[7] => Equal0.IN3
num_pix_i[7] => Equal1.IN3
num_pix_i[7] => Equal2.IN3
num_pix_i[7] => Equal4.IN3
num_pix_i[7] => Equal7.IN11
num_pix_i[7] => Mux0.IN520
num_pix_i[7] => Mux1.IN520
num_pix_i[7] => Mux2.IN520
num_pix_i[7] => Mux3.IN520
num_pix_i[7] => Mux4.IN520
num_pix_i[7] => Mux5.IN520
num_pix_i[7] => Mux6.IN520
num_pix_i[7] => Mux7.IN263
num_pix_i[7] => Mux8.IN263
num_pix_i[7] => Mux9.IN261
num_pix_i[7] => Mux10.IN520
num_pix_i[7] => Equal263.IN16
num_pix_i[7] => Equal267.IN16
num_pix_i[7] => Equal268.IN16
num_pix_i[7] => Equal269.IN16
num_pix_i[6] => Add0.IN15
num_pix_i[6] => Equal0.IN2
num_pix_i[6] => Equal1.IN2
num_pix_i[6] => Equal2.IN2
num_pix_i[6] => Equal4.IN2
num_pix_i[6] => Equal7.IN10
num_pix_i[6] => Mux0.IN519
num_pix_i[6] => Mux1.IN519
num_pix_i[6] => Mux2.IN519
num_pix_i[6] => Mux3.IN519
num_pix_i[6] => Mux4.IN519
num_pix_i[6] => Mux5.IN519
num_pix_i[6] => Mux6.IN519
num_pix_i[6] => Mux7.IN262
num_pix_i[6] => Mux8.IN262
num_pix_i[6] => Mux9.IN260
num_pix_i[6] => Mux10.IN519
num_pix_i[6] => Equal263.IN15
num_pix_i[6] => Equal267.IN15
num_pix_i[6] => Equal268.IN15
num_pix_i[6] => Equal269.IN15
num_pix_i[5] => Add0.IN14
num_pix_i[5] => Add1.IN12
num_pix_i[5] => Equal3.IN11
num_pix_i[5] => Equal5.IN3
num_pix_i[5] => Equal7.IN9
num_pix_i[5] => Mux0.IN518
num_pix_i[5] => Mux1.IN518
num_pix_i[5] => Mux2.IN518
num_pix_i[5] => Mux3.IN518
num_pix_i[5] => Mux4.IN518
num_pix_i[5] => Mux5.IN518
num_pix_i[5] => Mux6.IN518
num_pix_i[5] => Mux7.IN261
num_pix_i[5] => Mux8.IN261
num_pix_i[5] => Mux9.IN259
num_pix_i[5] => Mux10.IN518
num_pix_i[5] => Equal263.IN14
num_pix_i[5] => Equal267.IN14
num_pix_i[5] => Equal268.IN14
num_pix_i[5] => Equal269.IN14
num_pix_i[4] => Add0.IN13
num_pix_i[4] => Add1.IN11
num_pix_i[4] => Equal3.IN10
num_pix_i[4] => Equal5.IN2
num_pix_i[4] => Equal6.IN5
num_pix_i[4] => Equal7.IN8
num_pix_i[4] => Mux0.IN517
num_pix_i[4] => Mux1.IN517
num_pix_i[4] => Mux2.IN517
num_pix_i[4] => Mux3.IN517
num_pix_i[4] => Mux4.IN517
num_pix_i[4] => Mux5.IN517
num_pix_i[4] => Mux6.IN517
num_pix_i[4] => Mux10.IN517
num_pix_i[4] => Equal263.IN13
num_pix_i[4] => Equal267.IN13
num_pix_i[4] => Equal268.IN13
num_pix_i[4] => Equal269.IN13
num_pix_i[3] => Add0.IN12
num_pix_i[3] => Add1.IN10
num_pix_i[3] => Add2.IN8
num_pix_i[3] => Equal3.IN9
num_pix_i[3] => Mux0.IN516
num_pix_i[3] => Mux1.IN516
num_pix_i[3] => Mux2.IN516
num_pix_i[3] => Mux3.IN516
num_pix_i[3] => Mux4.IN516
num_pix_i[3] => Mux5.IN516
num_pix_i[3] => Mux6.IN516
num_pix_i[3] => Mux7.IN260
num_pix_i[3] => Mux8.IN260
num_pix_i[3] => Mux9.IN258
num_pix_i[3] => Mux10.IN516
num_pix_i[3] => Equal263.IN12
num_pix_i[3] => Equal267.IN12
num_pix_i[3] => Equal268.IN12
num_pix_i[3] => Equal269.IN12
num_pix_i[2] => Add0.IN11
num_pix_i[2] => Add1.IN9
num_pix_i[2] => Add2.IN7
num_pix_i[2] => Equal3.IN8
num_pix_i[2] => Mux0.IN515
num_pix_i[2] => Mux1.IN515
num_pix_i[2] => Mux2.IN515
num_pix_i[2] => Mux3.IN515
num_pix_i[2] => Mux4.IN515
num_pix_i[2] => Mux5.IN515
num_pix_i[2] => Mux6.IN515
num_pix_i[2] => Mux7.IN259
num_pix_i[2] => Mux8.IN259
num_pix_i[2] => Mux9.IN257
num_pix_i[2] => Mux10.IN515
num_pix_i[2] => Equal263.IN11
num_pix_i[2] => Equal267.IN11
num_pix_i[2] => Equal268.IN11
num_pix_i[2] => Equal269.IN11
num_pix_i[1] => Add0.IN10
num_pix_i[1] => Add1.IN8
num_pix_i[1] => Add2.IN6
num_pix_i[1] => Equal3.IN7
num_pix_i[1] => Mux0.IN514
num_pix_i[1] => Mux1.IN514
num_pix_i[1] => Mux2.IN514
num_pix_i[1] => Mux3.IN514
num_pix_i[1] => Mux4.IN514
num_pix_i[1] => Mux5.IN514
num_pix_i[1] => Mux6.IN514
num_pix_i[1] => Mux7.IN258
num_pix_i[1] => Mux8.IN258
num_pix_i[1] => Mux9.IN256
num_pix_i[1] => Mux10.IN514
num_pix_i[1] => Equal263.IN10
num_pix_i[1] => Equal267.IN10
num_pix_i[1] => Equal268.IN10
num_pix_i[1] => Equal269.IN10
num_pix_i[0] => Add0.IN9
num_pix_i[0] => Add1.IN7
num_pix_i[0] => Add2.IN5
num_pix_i[0] => Equal3.IN6
num_pix_i[0] => Mux0.IN513
num_pix_i[0] => Mux1.IN513
num_pix_i[0] => Mux2.IN513
num_pix_i[0] => Mux3.IN513
num_pix_i[0] => Mux4.IN513
num_pix_i[0] => Mux5.IN513
num_pix_i[0] => Mux6.IN513
num_pix_i[0] => Mux7.IN257
num_pix_i[0] => Mux8.IN257
num_pix_i[0] => Mux9.IN255
num_pix_i[0] => Mux10.IN513
num_pix_i[0] => Equal263.IN9
num_pix_i[0] => Equal267.IN9
num_pix_i[0] => Equal268.IN9
num_pix_i[0] => Equal269.IN9
num_pix_i[0] => decode_access.IN1
num_line_i[8] => Equal264.IN17
num_line_i[8] => Equal265.IN17
num_line_i[8] => Equal266.IN17
num_line_i[7] => Equal264.IN16
num_line_i[7] => Equal265.IN16
num_line_i[7] => Equal266.IN16
num_line_i[6] => Equal264.IN15
num_line_i[6] => Equal265.IN15
num_line_i[6] => Equal266.IN15
num_line_i[5] => Equal264.IN14
num_line_i[5] => Equal265.IN14
num_line_i[5] => Equal266.IN14
num_line_i[4] => Equal264.IN13
num_line_i[4] => Equal265.IN13
num_line_i[4] => Equal266.IN13
num_line_i[3] => Equal264.IN12
num_line_i[3] => Equal265.IN12
num_line_i[3] => Equal266.IN12
num_line_i[2] => Equal264.IN11
num_line_i[2] => Equal265.IN11
num_line_i[2] => Equal266.IN11
num_line_i[1] => Equal264.IN10
num_line_i[1] => Equal265.IN10
num_line_i[1] => Equal266.IN10
num_line_i[0] => Equal264.IN9
num_line_i[0] => Equal265.IN9
num_line_i[0] => Equal266.IN9
vert_inc_i => sprite_active_q.OUTPUTSELECT
vert_inc_i => vert_active_q.OUTPUTSELECT
vert_inc_i => irq_o.IN1
vert_inc_i => sprite_line_act_q.OUTPUTSELECT
reg_blank_i => sprite_active_q.OUTPUTSELECT
reg_blank_i => vert_active_q.OUTPUTSELECT
reg_blank_i => sprite_line_act_q.OUTPUTSELECT
reg_blank_i => hor_flags.IN1
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => Mux9.IN32
reg_size1_i => Mux9.IN17
stop_sprite_i => sprite_line_act_q.OUTPUTSELECT
clk_en_acc_o <= clk_en_acc_o.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_PNT <= access_type_o.AC_PNT.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_PGT <= access_type_o.AC_PGT.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_PCT <= access_type_o.AC_PCT.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_STST <= access_type_o.AC_STST.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATY <= access_type_o.AC_SATY.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATX <= access_type_o.AC_SATX.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATN <= access_type_o.AC_SATN.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATC <= access_type_o.AC_SATC.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SPTH <= access_type_o.AC_SPTH.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SPTL <= access_type_o.AC_SPTL.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_CPU <= access_type_o.AC_CPU.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_NONE <= access_type_o.AC_NONE.DB_MAX_OUTPUT_PORT_TYPE
vert_active_o <= vert_active_q.DB_MAX_OUTPUT_PORT_TYPE
hor_active_o <= hor_active_q.DB_MAX_OUTPUT_PORT_TYPE
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_cpuio:cpu_io_b
clk_i => int_n_q.CLK
clk_i => sprite_5th_num_q[4].CLK
clk_i => sprite_5th_num_q[3].CLK
clk_i => sprite_5th_num_q[2].CLK
clk_i => sprite_5th_num_q[1].CLK
clk_i => sprite_5th_num_q[0].CLK
clk_i => sprite_5th_q.CLK
clk_i => sprite_coll_q.CLK
clk_i => ctrl_reg_q[0][7].CLK
clk_i => ctrl_reg_q[0][6].CLK
clk_i => ctrl_reg_q[1][7].CLK
clk_i => ctrl_reg_q[1][6].CLK
clk_i => ctrl_reg_q[1][4].CLK
clk_i => ctrl_reg_q[1][3].CLK
clk_i => ctrl_reg_q[1][2].CLK
clk_i => ctrl_reg_q[1][1].CLK
clk_i => ctrl_reg_q[1][0].CLK
clk_i => ctrl_reg_q[2][7].CLK
clk_i => ctrl_reg_q[2][6].CLK
clk_i => ctrl_reg_q[2][5].CLK
clk_i => ctrl_reg_q[2][4].CLK
clk_i => ctrl_reg_q[3][7].CLK
clk_i => ctrl_reg_q[3][6].CLK
clk_i => ctrl_reg_q[3][5].CLK
clk_i => ctrl_reg_q[3][4].CLK
clk_i => ctrl_reg_q[3][3].CLK
clk_i => ctrl_reg_q[3][2].CLK
clk_i => ctrl_reg_q[3][1].CLK
clk_i => ctrl_reg_q[3][0].CLK
clk_i => ctrl_reg_q[4][7].CLK
clk_i => ctrl_reg_q[4][6].CLK
clk_i => ctrl_reg_q[4][5].CLK
clk_i => ctrl_reg_q[5][7].CLK
clk_i => ctrl_reg_q[5][6].CLK
clk_i => ctrl_reg_q[5][5].CLK
clk_i => ctrl_reg_q[5][4].CLK
clk_i => ctrl_reg_q[5][3].CLK
clk_i => ctrl_reg_q[5][2].CLK
clk_i => ctrl_reg_q[5][1].CLK
clk_i => ctrl_reg_q[6][7].CLK
clk_i => ctrl_reg_q[6][6].CLK
clk_i => ctrl_reg_q[6][5].CLK
clk_i => ctrl_reg_q[7][7].CLK
clk_i => ctrl_reg_q[7][6].CLK
clk_i => ctrl_reg_q[7][5].CLK
clk_i => ctrl_reg_q[7][4].CLK
clk_i => ctrl_reg_q[7][3].CLK
clk_i => ctrl_reg_q[7][2].CLK
clk_i => ctrl_reg_q[7][1].CLK
clk_i => ctrl_reg_q[7][0].CLK
clk_i => tmp_q[7].CLK
clk_i => tmp_q[6].CLK
clk_i => tmp_q[5].CLK
clk_i => tmp_q[4].CLK
clk_i => tmp_q[3].CLK
clk_i => tmp_q[2].CLK
clk_i => tmp_q[1].CLK
clk_i => tmp_q[0].CLK
clk_i => wrvram_q.CLK
clk_i => wrvram_sched_q.CLK
clk_i => rdvram_q.CLK
clk_i => rdvram_sched_q.CLK
clk_i => addr_q[13].CLK
clk_i => addr_q[12].CLK
clk_i => addr_q[11].CLK
clk_i => addr_q[10].CLK
clk_i => addr_q[9].CLK
clk_i => addr_q[8].CLK
clk_i => addr_q[7].CLK
clk_i => addr_q[6].CLK
clk_i => addr_q[5].CLK
clk_i => addr_q[4].CLK
clk_i => addr_q[3].CLK
clk_i => addr_q[2].CLK
clk_i => addr_q[1].CLK
clk_i => addr_q[0].CLK
clk_i => buffer_q[7].CLK
clk_i => buffer_q[6].CLK
clk_i => buffer_q[5].CLK
clk_i => buffer_q[4].CLK
clk_i => buffer_q[3].CLK
clk_i => buffer_q[2].CLK
clk_i => buffer_q[1].CLK
clk_i => buffer_q[0].CLK
clk_i => state_q~10.DATAIN
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => buffer_q[0].ENA
clk_en_10m7_i => buffer_q[1].ENA
clk_en_10m7_i => buffer_q[2].ENA
clk_en_10m7_i => buffer_q[3].ENA
clk_en_10m7_i => buffer_q[4].ENA
clk_en_10m7_i => buffer_q[5].ENA
clk_en_10m7_i => buffer_q[6].ENA
clk_en_10m7_i => buffer_q[7].ENA
clk_en_10m7_i => addr_q[0].ENA
clk_en_10m7_i => addr_q[1].ENA
clk_en_10m7_i => addr_q[2].ENA
clk_en_10m7_i => addr_q[3].ENA
clk_en_10m7_i => addr_q[4].ENA
clk_en_10m7_i => addr_q[5].ENA
clk_en_10m7_i => addr_q[6].ENA
clk_en_10m7_i => addr_q[7].ENA
clk_en_10m7_i => addr_q[8].ENA
clk_en_10m7_i => addr_q[9].ENA
clk_en_10m7_i => addr_q[10].ENA
clk_en_10m7_i => addr_q[11].ENA
clk_en_10m7_i => addr_q[12].ENA
clk_en_10m7_i => addr_q[13].ENA
clk_en_10m7_i => rdvram_sched_q.ENA
clk_en_10m7_i => rdvram_q.ENA
clk_en_10m7_i => wrvram_sched_q.ENA
clk_en_10m7_i => wrvram_q.ENA
clk_en_10m7_i => tmp_q[0].ENA
clk_en_10m7_i => tmp_q[1].ENA
clk_en_10m7_i => tmp_q[2].ENA
clk_en_10m7_i => tmp_q[3].ENA
clk_en_10m7_i => tmp_q[4].ENA
clk_en_10m7_i => tmp_q[5].ENA
clk_en_10m7_i => tmp_q[6].ENA
clk_en_10m7_i => tmp_q[7].ENA
clk_en_10m7_i => ctrl_reg_q[7][0].ENA
clk_en_10m7_i => ctrl_reg_q[7][1].ENA
clk_en_10m7_i => ctrl_reg_q[7][2].ENA
clk_en_10m7_i => ctrl_reg_q[7][3].ENA
clk_en_10m7_i => ctrl_reg_q[7][4].ENA
clk_en_10m7_i => ctrl_reg_q[7][5].ENA
clk_en_10m7_i => ctrl_reg_q[7][6].ENA
clk_en_10m7_i => ctrl_reg_q[7][7].ENA
clk_en_10m7_i => ctrl_reg_q[6][5].ENA
clk_en_10m7_i => ctrl_reg_q[6][6].ENA
clk_en_10m7_i => ctrl_reg_q[6][7].ENA
clk_en_10m7_i => ctrl_reg_q[5][1].ENA
clk_en_10m7_i => ctrl_reg_q[5][2].ENA
clk_en_10m7_i => ctrl_reg_q[5][3].ENA
clk_en_10m7_i => ctrl_reg_q[5][4].ENA
clk_en_10m7_i => ctrl_reg_q[5][5].ENA
clk_en_10m7_i => ctrl_reg_q[5][6].ENA
clk_en_10m7_i => ctrl_reg_q[5][7].ENA
clk_en_10m7_i => ctrl_reg_q[4][5].ENA
clk_en_10m7_i => ctrl_reg_q[4][6].ENA
clk_en_10m7_i => ctrl_reg_q[4][7].ENA
clk_en_10m7_i => ctrl_reg_q[3][0].ENA
clk_en_10m7_i => ctrl_reg_q[3][1].ENA
clk_en_10m7_i => ctrl_reg_q[3][2].ENA
clk_en_10m7_i => ctrl_reg_q[3][3].ENA
clk_en_10m7_i => ctrl_reg_q[3][4].ENA
clk_en_10m7_i => ctrl_reg_q[3][5].ENA
clk_en_10m7_i => ctrl_reg_q[3][6].ENA
clk_en_10m7_i => ctrl_reg_q[3][7].ENA
clk_en_10m7_i => ctrl_reg_q[2][4].ENA
clk_en_10m7_i => ctrl_reg_q[2][5].ENA
clk_en_10m7_i => ctrl_reg_q[2][6].ENA
clk_en_10m7_i => ctrl_reg_q[2][7].ENA
clk_en_10m7_i => ctrl_reg_q[1][0].ENA
clk_en_10m7_i => ctrl_reg_q[1][1].ENA
clk_en_10m7_i => ctrl_reg_q[1][2].ENA
clk_en_10m7_i => ctrl_reg_q[1][3].ENA
clk_en_10m7_i => ctrl_reg_q[1][4].ENA
clk_en_10m7_i => ctrl_reg_q[1][6].ENA
clk_en_10m7_i => ctrl_reg_q[1][7].ENA
clk_en_10m7_i => ctrl_reg_q[0][6].ENA
clk_en_10m7_i => ctrl_reg_q[0][7].ENA
clk_en_acc_i => seq.IN1
clk_en_acc_i => seq.IN1
clk_en_acc_i => seq.IN1
clk_en_acc_i => incr_addr_s.DATAB
reset_i => int_n_q.PRESET
reset_i => sprite_5th_num_q[4].ACLR
reset_i => sprite_5th_num_q[3].ACLR
reset_i => sprite_5th_num_q[2].ACLR
reset_i => sprite_5th_num_q[1].ACLR
reset_i => sprite_5th_num_q[0].ACLR
reset_i => sprite_5th_q.ACLR
reset_i => sprite_coll_q.ACLR
reset_i => ctrl_reg_q[0][7].ACLR
reset_i => ctrl_reg_q[0][6].ACLR
reset_i => ctrl_reg_q[1][7].ACLR
reset_i => ctrl_reg_q[1][6].ACLR
reset_i => ctrl_reg_q[1][4].ACLR
reset_i => ctrl_reg_q[1][3].ACLR
reset_i => ctrl_reg_q[1][2].ACLR
reset_i => ctrl_reg_q[1][1].ACLR
reset_i => ctrl_reg_q[1][0].ACLR
reset_i => ctrl_reg_q[2][7].ACLR
reset_i => ctrl_reg_q[2][6].ACLR
reset_i => ctrl_reg_q[2][5].ACLR
reset_i => ctrl_reg_q[2][4].ACLR
reset_i => ctrl_reg_q[3][7].ACLR
reset_i => ctrl_reg_q[3][6].ACLR
reset_i => ctrl_reg_q[3][5].ACLR
reset_i => ctrl_reg_q[3][4].ACLR
reset_i => ctrl_reg_q[3][3].ACLR
reset_i => ctrl_reg_q[3][2].ACLR
reset_i => ctrl_reg_q[3][1].ACLR
reset_i => ctrl_reg_q[3][0].ACLR
reset_i => ctrl_reg_q[4][7].ACLR
reset_i => ctrl_reg_q[4][6].ACLR
reset_i => ctrl_reg_q[4][5].ACLR
reset_i => ctrl_reg_q[5][7].ACLR
reset_i => ctrl_reg_q[5][6].ACLR
reset_i => ctrl_reg_q[5][5].ACLR
reset_i => ctrl_reg_q[5][4].ACLR
reset_i => ctrl_reg_q[5][3].ACLR
reset_i => ctrl_reg_q[5][2].ACLR
reset_i => ctrl_reg_q[5][1].ACLR
reset_i => ctrl_reg_q[6][7].ACLR
reset_i => ctrl_reg_q[6][6].ACLR
reset_i => ctrl_reg_q[6][5].ACLR
reset_i => ctrl_reg_q[7][7].ACLR
reset_i => ctrl_reg_q[7][6].ACLR
reset_i => ctrl_reg_q[7][5].ACLR
reset_i => ctrl_reg_q[7][4].ACLR
reset_i => ctrl_reg_q[7][3].ACLR
reset_i => ctrl_reg_q[7][2].ACLR
reset_i => ctrl_reg_q[7][1].ACLR
reset_i => ctrl_reg_q[7][0].ACLR
reset_i => tmp_q[7].ACLR
reset_i => tmp_q[6].ACLR
reset_i => tmp_q[5].ACLR
reset_i => tmp_q[4].ACLR
reset_i => tmp_q[3].ACLR
reset_i => tmp_q[2].ACLR
reset_i => tmp_q[1].ACLR
reset_i => tmp_q[0].ACLR
reset_i => wrvram_q.ACLR
reset_i => wrvram_sched_q.ACLR
reset_i => rdvram_q.ACLR
reset_i => rdvram_sched_q.ACLR
reset_i => addr_q[13].ACLR
reset_i => addr_q[12].ACLR
reset_i => addr_q[11].ACLR
reset_i => addr_q[10].ACLR
reset_i => addr_q[9].ACLR
reset_i => addr_q[8].ACLR
reset_i => addr_q[7].ACLR
reset_i => addr_q[6].ACLR
reset_i => addr_q[5].ACLR
reset_i => addr_q[4].ACLR
reset_i => addr_q[3].ACLR
reset_i => addr_q[2].ACLR
reset_i => addr_q[1].ACLR
reset_i => addr_q[0].ACLR
reset_i => buffer_q[7].ACLR
reset_i => buffer_q[6].ACLR
reset_i => buffer_q[5].ACLR
reset_i => buffer_q[4].ACLR
reset_i => buffer_q[3].ACLR
reset_i => buffer_q[2].ACLR
reset_i => buffer_q[1].ACLR
reset_i => buffer_q[0].ACLR
reset_i => state_q~12.DATAIN
rd_i => transfer_mode_v.DATAA
rd_i => cd_oe_o.DATAIN
rd_i => transfer_mode_v.DATAA
wr_i => transfer_mode_v.OUTPUTSELECT
wr_i => transfer_mode_v.OUTPUTSELECT
wr_i => \access_ctrl:transfer_mode_v.TM_WR_MODE0.DATAB
wr_i => \access_ctrl:transfer_mode_v.TM_WR_MODE1.DATAA
mode_i => \access_ctrl:transfer_mode_v.TM_RD_MODE0.OUTPUTSELECT
mode_i => \access_ctrl:transfer_mode_v.TM_WR_MODE0.OUTPUTSELECT
mode_i => \access_ctrl:transfer_mode_v.TM_RD_MODE1.OUTPUTSELECT
mode_i => \access_ctrl:transfer_mode_v.TM_WR_MODE1.OUTPUTSELECT
cd_i[7] => buffer_q.DATAB
cd_i[7] => addr_q.DATAB
cd_i[7] => tmp_q.DATAB
cd_i[7] => Decoder0.IN2
cd_i[6] => buffer_q.DATAB
cd_i[6] => addr_q.DATAB
cd_i[6] => tmp_q.DATAB
cd_i[6] => Decoder0.IN1
cd_i[5] => buffer_q.DATAB
cd_i[5] => addr_q.DATAB
cd_i[5] => tmp_q.DATAB
cd_i[5] => Decoder0.IN0
cd_i[4] => buffer_q.DATAB
cd_i[4] => addr_q.DATAB
cd_i[4] => tmp_q.DATAB
cd_i[3] => buffer_q.DATAB
cd_i[3] => addr_q.DATAB
cd_i[3] => tmp_q.DATAB
cd_i[2] => buffer_q.DATAB
cd_i[2] => addr_q.DATAB
cd_i[2] => tmp_q.DATAB
cd_i[1] => buffer_q.DATAB
cd_i[1] => tmp_q.DATAB
cd_i[1] => Mux0.IN5
cd_i[1] => Mux1.IN5
cd_i[0] => buffer_q.DATAB
cd_i[0] => tmp_q.DATAB
cd_i[0] => Mux0.IN4
cd_i[0] => Mux1.IN4
cd_i[0] => Selector6.IN2
cd_o[7] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[6] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[5] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[4] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[3] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[2] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[1] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[0] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_oe_o <= rd_i.DB_MAX_OUTPUT_PORT_TYPE
access_type_i.AC_PNT => ~NO_FANOUT~
access_type_i.AC_PGT => ~NO_FANOUT~
access_type_i.AC_PCT => ~NO_FANOUT~
access_type_i.AC_STST => ~NO_FANOUT~
access_type_i.AC_SATY => ~NO_FANOUT~
access_type_i.AC_SATX => ~NO_FANOUT~
access_type_i.AC_SATN => ~NO_FANOUT~
access_type_i.AC_SATC => ~NO_FANOUT~
access_type_i.AC_SPTH => ~NO_FANOUT~
access_type_i.AC_SPTL => ~NO_FANOUT~
access_type_i.AC_CPU => seq.IN1
access_type_i.AC_CPU => incr_addr_s.OUTPUTSELECT
access_type_i.AC_CPU => vram_we_o.DATAB
access_type_i.AC_NONE => ~NO_FANOUT~
opmode_o.OPMODE_GRAPH1 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
opmode_o.OPMODE_GRAPH2 <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
opmode_o.OPMODE_MULTIC <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
opmode_o.OPMODE_TEXTM <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
vram_we_o <= vram_we_o.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[13] <= addr_q[13].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[12] <= addr_q[12].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[11] <= addr_q[11].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[10] <= addr_q[10].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[9] <= addr_q[9].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[8] <= addr_q[8].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[7] <= addr_q[7].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[6] <= addr_q[6].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[5] <= addr_q[5].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[4] <= addr_q[4].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[3] <= addr_q[3].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[2] <= addr_q[2].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[1] <= addr_q[1].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[0] <= addr_q[0].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[7] <= buffer_q[7].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[6] <= buffer_q[6].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[5] <= buffer_q[5].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[4] <= buffer_q[4].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[3] <= buffer_q[3].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[2] <= buffer_q[2].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[1] <= buffer_q[1].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[0] <= buffer_q[0].DB_MAX_OUTPUT_PORT_TYPE
vram_d_i[7] => buffer_q.DATAB
vram_d_i[6] => buffer_q.DATAB
vram_d_i[5] => buffer_q.DATAB
vram_d_i[4] => buffer_q.DATAB
vram_d_i[3] => buffer_q.DATAB
vram_d_i[2] => buffer_q.DATAB
vram_d_i[1] => buffer_q.DATAB
vram_d_i[0] => buffer_q.DATAB
spr_coll_i => sprite_coll_q.OUTPUTSELECT
spr_5th_i => sprite_5th_q.DATAB
spr_5th_num_i[4] => sprite_5th_num_q[4].DATAIN
spr_5th_num_i[3] => sprite_5th_num_q[3].DATAIN
spr_5th_num_i[2] => sprite_5th_num_q[2].DATAIN
spr_5th_num_i[1] => sprite_5th_num_q[1].DATAIN
spr_5th_num_i[0] => sprite_5th_num_q[0].DATAIN
reg_ev_o <= ctrl_reg_q[0][7].DB_MAX_OUTPUT_PORT_TYPE
reg_16k_o <= ctrl_reg_q[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg_blank_o <= ctrl_reg_q[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg_size1_o <= ctrl_reg_q[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg_mag1_o <= ctrl_reg_q[1][7].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[3] <= ctrl_reg_q[2][7].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[2] <= ctrl_reg_q[2][6].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[1] <= ctrl_reg_q[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[0] <= ctrl_reg_q[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[7] <= ctrl_reg_q[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[6] <= ctrl_reg_q[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[5] <= ctrl_reg_q[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[4] <= ctrl_reg_q[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[3] <= ctrl_reg_q[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[2] <= ctrl_reg_q[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[1] <= ctrl_reg_q[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[0] <= ctrl_reg_q[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg_pgb_o[2] <= ctrl_reg_q[4][7].DB_MAX_OUTPUT_PORT_TYPE
reg_pgb_o[1] <= ctrl_reg_q[4][6].DB_MAX_OUTPUT_PORT_TYPE
reg_pgb_o[0] <= ctrl_reg_q[4][5].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[6] <= ctrl_reg_q[5][7].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[5] <= ctrl_reg_q[5][6].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[4] <= ctrl_reg_q[5][5].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[3] <= ctrl_reg_q[5][4].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[2] <= ctrl_reg_q[5][3].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[1] <= ctrl_reg_q[5][2].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[0] <= ctrl_reg_q[5][1].DB_MAX_OUTPUT_PORT_TYPE
reg_spgb_o[2] <= ctrl_reg_q[6][7].DB_MAX_OUTPUT_PORT_TYPE
reg_spgb_o[1] <= ctrl_reg_q[6][6].DB_MAX_OUTPUT_PORT_TYPE
reg_spgb_o[0] <= ctrl_reg_q[6][5].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[3] <= ctrl_reg_q[7][3].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[2] <= ctrl_reg_q[7][2].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[1] <= ctrl_reg_q[7][1].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[0] <= ctrl_reg_q[7][0].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[3] <= ctrl_reg_q[7][7].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[2] <= ctrl_reg_q[7][6].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[1] <= ctrl_reg_q[7][5].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[0] <= ctrl_reg_q[7][4].DB_MAX_OUTPUT_PORT_TYPE
irq_i => int_n_q.OUTPUTSELECT
int_n_o <= int_n_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_addr_mux:addr_mux_b
access_type_i.AC_PNT => Selector12.IN4
access_type_i.AC_PNT => Selector13.IN5
access_type_i.AC_PNT => Selector14.IN5
access_type_i.AC_PNT => Selector15.IN5
access_type_i.AC_PNT => Selector16.IN5
access_type_i.AC_PNT => Selector17.IN5
access_type_i.AC_PNT => Selector18.IN5
access_type_i.AC_PNT => Selector19.IN5
access_type_i.AC_PNT => Selector20.IN4
access_type_i.AC_PNT => Selector21.IN5
access_type_i.AC_PNT => Selector22.IN4
access_type_i.AC_PNT => Selector23.IN5
access_type_i.AC_PNT => Selector24.IN7
access_type_i.AC_PNT => Selector25.IN7
access_type_i.AC_PGT => Selector12.IN5
access_type_i.AC_PGT => Selector13.IN6
access_type_i.AC_PGT => Selector14.IN6
access_type_i.AC_PGT => Selector15.IN6
access_type_i.AC_PGT => Selector16.IN6
access_type_i.AC_PGT => Selector17.IN6
access_type_i.AC_PGT => Selector18.IN6
access_type_i.AC_PGT => Selector19.IN6
access_type_i.AC_PGT => Selector20.IN5
access_type_i.AC_PGT => Selector21.IN6
access_type_i.AC_PGT => Selector22.IN5
access_type_i.AC_PGT => Selector23.IN6
access_type_i.AC_PGT => Selector24.IN8
access_type_i.AC_PGT => Selector25.IN8
access_type_i.AC_PCT => Selector12.IN6
access_type_i.AC_PCT => Selector13.IN7
access_type_i.AC_PCT => Selector14.IN7
access_type_i.AC_PCT => Selector15.IN7
access_type_i.AC_PCT => Selector16.IN7
access_type_i.AC_PCT => Selector17.IN7
access_type_i.AC_PCT => Selector18.IN7
access_type_i.AC_PCT => Selector19.IN7
access_type_i.AC_PCT => Selector20.IN6
access_type_i.AC_PCT => Selector21.IN7
access_type_i.AC_PCT => Selector22.IN6
access_type_i.AC_PCT => Selector23.IN7
access_type_i.AC_PCT => Selector24.IN9
access_type_i.AC_PCT => Selector25.IN9
access_type_i.AC_STST => WideOr0.IN0
access_type_i.AC_STST => WideOr1.IN0
access_type_i.AC_STST => WideOr2.IN0
access_type_i.AC_SATY => WideOr0.IN1
access_type_i.AC_SATY => WideOr1.IN1
access_type_i.AC_SATY => WideOr2.IN1
access_type_i.AC_SATX => WideOr0.IN2
access_type_i.AC_SATX => WideOr1.IN2
access_type_i.AC_SATX => vram_a_o.IN0
access_type_i.AC_SATN => WideOr0.IN3
access_type_i.AC_SATN => vram_a_o.IN0
access_type_i.AC_SATN => WideOr2.IN2
access_type_i.AC_SATC => WideOr0.IN4
access_type_i.AC_SATC => vram_a_o.IN1
access_type_i.AC_SATC => vram_a_o.IN1
access_type_i.AC_SPTH => vram_a_o.IN0
access_type_i.AC_SPTH => Selector21.IN8
access_type_i.AC_SPTH => Selector22.IN7
access_type_i.AC_SPTL => vram_a_o.IN1
access_type_i.AC_SPTL => Selector21.IN9
access_type_i.AC_SPTL => Selector22.IN8
access_type_i.AC_CPU => Selector12.IN7
access_type_i.AC_CPU => Selector13.IN8
access_type_i.AC_CPU => Selector14.IN8
access_type_i.AC_CPU => Selector15.IN8
access_type_i.AC_CPU => Selector16.IN8
access_type_i.AC_CPU => Selector17.IN8
access_type_i.AC_CPU => Selector18.IN8
access_type_i.AC_CPU => Selector19.IN8
access_type_i.AC_CPU => Selector20.IN7
access_type_i.AC_CPU => Selector21.IN10
access_type_i.AC_CPU => Selector22.IN9
access_type_i.AC_CPU => Selector23.IN8
access_type_i.AC_CPU => Selector24.IN10
access_type_i.AC_CPU => Selector25.IN10
access_type_i.AC_NONE => Selector12.IN8
access_type_i.AC_NONE => Selector13.IN9
access_type_i.AC_NONE => Selector14.IN9
access_type_i.AC_NONE => Selector15.IN9
access_type_i.AC_NONE => Selector16.IN9
access_type_i.AC_NONE => Selector17.IN9
access_type_i.AC_NONE => Selector18.IN9
access_type_i.AC_NONE => Selector19.IN9
access_type_i.AC_NONE => Selector20.IN8
access_type_i.AC_NONE => Selector21.IN11
access_type_i.AC_NONE => Selector22.IN10
access_type_i.AC_NONE => Selector23.IN9
access_type_i.AC_NONE => WideOr1.IN3
access_type_i.AC_NONE => WideOr2.IN3
opmode_i.OPMODE_GRAPH1 => WideNor0.IN0
opmode_i.OPMODE_GRAPH1 => Selector0.IN3
opmode_i.OPMODE_GRAPH1 => Selector1.IN3
opmode_i.OPMODE_GRAPH1 => Selector2.IN3
opmode_i.OPMODE_GRAPH1 => Selector3.IN3
opmode_i.OPMODE_GRAPH1 => Selector4.IN3
opmode_i.OPMODE_GRAPH1 => Selector5.IN3
opmode_i.OPMODE_GRAPH1 => Selector6.IN3
opmode_i.OPMODE_GRAPH1 => Selector7.IN2
opmode_i.OPMODE_GRAPH1 => Selector8.IN2
opmode_i.OPMODE_GRAPH1 => Selector9.IN2
opmode_i.OPMODE_GRAPH1 => Selector10.IN2
opmode_i.OPMODE_GRAPH1 => Selector11.IN2
opmode_i.OPMODE_GRAPH2 => WideNor0.IN1
opmode_i.OPMODE_GRAPH2 => Selector0.IN4
opmode_i.OPMODE_GRAPH2 => Selector1.IN4
opmode_i.OPMODE_GRAPH2 => Selector2.IN4
opmode_i.OPMODE_GRAPH2 => Selector3.IN4
opmode_i.OPMODE_GRAPH2 => Selector4.IN4
opmode_i.OPMODE_GRAPH2 => Selector5.IN4
opmode_i.OPMODE_GRAPH2 => Selector6.IN4
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => Selector7.IN3
opmode_i.OPMODE_GRAPH2 => Selector8.IN3
opmode_i.OPMODE_GRAPH2 => Selector9.IN3
opmode_i.OPMODE_GRAPH2 => Selector10.IN3
opmode_i.OPMODE_GRAPH2 => Selector11.IN3
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => ~NO_FANOUT~
num_line_i[8] => Selector11.IN4
num_line_i[8] => vram_a_o.DATAA
num_line_i[7] => Selector10.IN4
num_line_i[7] => vram_a_o.DATAA
num_line_i[6] => Selector9.IN4
num_line_i[6] => vram_a_o.DATAA
num_line_i[6] => vram_a_o.DATAB
num_line_i[5] => vram_a_o.DATAB
num_line_i[4] => vram_a_o.DATAB
num_line_i[3] => ~NO_FANOUT~
num_line_i[2] => vram_a_o.IN0
num_line_i[2] => vram_a_o.IN0
num_line_i[1] => vram_a_o.IN0
num_line_i[1] => vram_a_o.IN0
num_line_i[0] => ~NO_FANOUT~
reg_ntb_i[3] => Selector15.IN10
reg_ntb_i[2] => Selector14.IN10
reg_ntb_i[1] => Selector13.IN10
reg_ntb_i[0] => Selector12.IN9
reg_ctb_i[7] => vram_a_o.IN0
reg_ctb_i[7] => Selector6.IN5
reg_ctb_i[6] => vram_a_o.IN0
reg_ctb_i[6] => Selector5.IN5
reg_ctb_i[5] => vram_a_o.IN0
reg_ctb_i[5] => Selector4.IN5
reg_ctb_i[4] => vram_a_o.IN0
reg_ctb_i[4] => Selector3.IN5
reg_ctb_i[3] => vram_a_o.IN0
reg_ctb_i[3] => Selector2.IN5
reg_ctb_i[2] => vram_a_o.IN1
reg_ctb_i[2] => Selector1.IN5
reg_ctb_i[1] => vram_a_o.IN1
reg_ctb_i[1] => Selector0.IN5
reg_ctb_i[0] => vram_a_o.DATAA
reg_pgb_i[2] => vram_a_o.IN1
reg_pgb_i[2] => vram_a_o.DATAA
reg_pgb_i[1] => vram_a_o.IN1
reg_pgb_i[1] => vram_a_o.DATAA
reg_pgb_i[0] => Selector12.IN10
reg_satb_i[6] => Selector18.IN10
reg_satb_i[5] => Selector17.IN10
reg_satb_i[4] => Selector16.IN10
reg_satb_i[3] => Selector15.IN11
reg_satb_i[2] => Selector14.IN11
reg_satb_i[1] => Selector13.IN11
reg_satb_i[0] => Selector12.IN11
reg_spgb_i[2] => Selector14.IN12
reg_spgb_i[1] => Selector13.IN12
reg_spgb_i[0] => Selector12.IN12
reg_size1_i => vram_a_o.OUTPUTSELECT
reg_size1_i => vram_a_o.OUTPUTSELECT
cpu_vram_a_i[13] => Selector25.IN11
cpu_vram_a_i[12] => Selector24.IN11
cpu_vram_a_i[11] => Selector23.IN10
cpu_vram_a_i[10] => Selector22.IN11
cpu_vram_a_i[9] => Selector21.IN12
cpu_vram_a_i[8] => Selector20.IN9
cpu_vram_a_i[7] => Selector19.IN10
cpu_vram_a_i[6] => Selector18.IN11
cpu_vram_a_i[5] => Selector17.IN11
cpu_vram_a_i[4] => Selector16.IN11
cpu_vram_a_i[3] => Selector15.IN12
cpu_vram_a_i[2] => Selector14.IN13
cpu_vram_a_i[1] => Selector13.IN13
cpu_vram_a_i[0] => Selector12.IN13
pat_table_i[9] => Selector25.IN12
pat_table_i[8] => Selector24.IN12
pat_table_i[7] => Selector23.IN11
pat_table_i[6] => Selector22.IN12
pat_table_i[5] => Selector21.IN13
pat_table_i[4] => Selector20.IN10
pat_table_i[3] => Selector19.IN11
pat_table_i[2] => Selector18.IN12
pat_table_i[1] => Selector17.IN12
pat_table_i[0] => Selector16.IN12
pat_name_i[7] => Selector8.IN5
pat_name_i[7] => Selector22.IN13
pat_name_i[6] => Selector7.IN5
pat_name_i[6] => Selector21.IN14
pat_name_i[5] => vram_a_o.DATAB
pat_name_i[5] => Selector20.IN11
pat_name_i[4] => vram_a_o.IN1
pat_name_i[4] => Selector11.IN5
pat_name_i[4] => vram_a_o.DATAA
pat_name_i[3] => vram_a_o.IN1
pat_name_i[3] => Selector10.IN5
pat_name_i[3] => vram_a_o.DATAA
pat_name_i[2] => vram_a_o.IN1
pat_name_i[2] => Selector9.IN5
pat_name_i[2] => vram_a_o.DATAA
pat_name_i[1] => vram_a_o.IN1
pat_name_i[1] => Selector8.IN4
pat_name_i[1] => vram_a_o.DATAA
pat_name_i[0] => vram_a_o.IN1
pat_name_i[0] => Selector7.IN4
pat_name_i[0] => vram_a_o.DATAA
spr_num_i[4] => Selector23.IN12
spr_num_i[3] => Selector22.IN14
spr_num_i[2] => Selector21.IN15
spr_num_i[1] => Selector20.IN12
spr_num_i[0] => Selector19.IN12
spr_line_i[3] => Selector25.IN13
spr_line_i[2] => Selector24.IN13
spr_line_i[1] => Selector23.IN13
spr_line_i[0] => vram_a_o.DATAA
spr_line_i[0] => Selector22.IN15
spr_name_i[7] => vram_a_o.DATAB
spr_name_i[6] => vram_a_o.DATAB
spr_name_i[5] => Selector20.IN13
spr_name_i[4] => Selector19.IN13
spr_name_i[3] => Selector18.IN13
spr_name_i[2] => Selector17.IN13
spr_name_i[1] => Selector16.IN13
spr_name_i[0] => Selector15.IN13
vram_a_o[13] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[12] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[11] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[9] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[8] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[7] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[6] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[5] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[4] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[3] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[1] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[0] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_pattern:pattern_b
clk_i => pat_col_q[7].CLK
clk_i => pat_col_q[6].CLK
clk_i => pat_col_q[5].CLK
clk_i => pat_col_q[4].CLK
clk_i => pat_col_q[3].CLK
clk_i => pat_col_q[2].CLK
clk_i => pat_col_q[1].CLK
clk_i => pat_col_q[0].CLK
clk_i => pat_shift_q[7].CLK
clk_i => pat_shift_q[6].CLK
clk_i => pat_shift_q[5].CLK
clk_i => pat_shift_q[4].CLK
clk_i => pat_shift_q[3].CLK
clk_i => pat_shift_q[2].CLK
clk_i => pat_shift_q[1].CLK
clk_i => pat_shift_q[0].CLK
clk_i => pat_tmp_q[7].CLK
clk_i => pat_tmp_q[6].CLK
clk_i => pat_tmp_q[5].CLK
clk_i => pat_tmp_q[4].CLK
clk_i => pat_tmp_q[3].CLK
clk_i => pat_tmp_q[2].CLK
clk_i => pat_tmp_q[1].CLK
clk_i => pat_tmp_q[0].CLK
clk_i => pat_name_q[7].CLK
clk_i => pat_name_q[6].CLK
clk_i => pat_name_q[5].CLK
clk_i => pat_name_q[4].CLK
clk_i => pat_name_q[3].CLK
clk_i => pat_name_q[2].CLK
clk_i => pat_name_q[1].CLK
clk_i => pat_name_q[0].CLK
clk_i => pat_cnt_q[9].CLK
clk_i => pat_cnt_q[8].CLK
clk_i => pat_cnt_q[7].CLK
clk_i => pat_cnt_q[6].CLK
clk_i => pat_cnt_q[5].CLK
clk_i => pat_cnt_q[4].CLK
clk_i => pat_cnt_q[3].CLK
clk_i => pat_cnt_q[2].CLK
clk_i => pat_cnt_q[1].CLK
clk_i => pat_cnt_q[0].CLK
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_name_q[0].ENA
clk_en_acc_i => pat_name_q[1].ENA
clk_en_acc_i => pat_name_q[2].ENA
clk_en_acc_i => pat_name_q[3].ENA
clk_en_acc_i => pat_name_q[4].ENA
clk_en_acc_i => pat_name_q[5].ENA
clk_en_acc_i => pat_name_q[6].ENA
clk_en_acc_i => pat_name_q[7].ENA
clk_en_acc_i => pat_tmp_q[0].ENA
clk_en_acc_i => pat_tmp_q[1].ENA
clk_en_acc_i => pat_tmp_q[2].ENA
clk_en_acc_i => pat_tmp_q[3].ENA
clk_en_acc_i => pat_tmp_q[4].ENA
clk_en_acc_i => pat_tmp_q[5].ENA
clk_en_acc_i => pat_tmp_q[6].ENA
clk_en_acc_i => pat_tmp_q[7].ENA
clk_en_acc_i => pat_shift_q[7].ENA
clk_en_acc_i => pat_col_q[0].ENA
clk_en_acc_i => pat_col_q[1].ENA
clk_en_acc_i => pat_col_q[2].ENA
clk_en_acc_i => pat_col_q[3].ENA
clk_en_acc_i => pat_col_q[4].ENA
clk_en_acc_i => pat_col_q[5].ENA
clk_en_acc_i => pat_col_q[6].ENA
clk_en_acc_i => pat_col_q[7].ENA
reset_i => pat_col_q[7].ACLR
reset_i => pat_col_q[6].ACLR
reset_i => pat_col_q[5].ACLR
reset_i => pat_col_q[4].ACLR
reset_i => pat_col_q[3].ACLR
reset_i => pat_col_q[2].ACLR
reset_i => pat_col_q[1].ACLR
reset_i => pat_col_q[0].ACLR
reset_i => pat_shift_q[7].ACLR
reset_i => pat_shift_q[6].ACLR
reset_i => pat_shift_q[5].ACLR
reset_i => pat_shift_q[4].ACLR
reset_i => pat_shift_q[3].ACLR
reset_i => pat_shift_q[2].ACLR
reset_i => pat_shift_q[1].ACLR
reset_i => pat_shift_q[0].ACLR
reset_i => pat_tmp_q[7].ACLR
reset_i => pat_tmp_q[6].ACLR
reset_i => pat_tmp_q[5].ACLR
reset_i => pat_tmp_q[4].ACLR
reset_i => pat_tmp_q[3].ACLR
reset_i => pat_tmp_q[2].ACLR
reset_i => pat_tmp_q[1].ACLR
reset_i => pat_tmp_q[0].ACLR
reset_i => pat_name_q[7].ACLR
reset_i => pat_name_q[6].ACLR
reset_i => pat_name_q[5].ACLR
reset_i => pat_name_q[4].ACLR
reset_i => pat_name_q[3].ACLR
reset_i => pat_name_q[2].ACLR
reset_i => pat_name_q[1].ACLR
reset_i => pat_name_q[0].ACLR
reset_i => pat_cnt_q[9].ACLR
reset_i => pat_cnt_q[8].ACLR
reset_i => pat_cnt_q[7].ACLR
reset_i => pat_cnt_q[6].ACLR
reset_i => pat_cnt_q[5].ACLR
reset_i => pat_cnt_q[4].ACLR
reset_i => pat_cnt_q[3].ACLR
reset_i => pat_cnt_q[2].ACLR
reset_i => pat_cnt_q[1].ACLR
reset_i => pat_cnt_q[0].ACLR
opmode_i.OPMODE_GRAPH1 => ~NO_FANOUT~
opmode_i.OPMODE_GRAPH2 => ~NO_FANOUT~
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_STST => ~NO_FANOUT~
access_type_i.AC_SATY => ~NO_FANOUT~
access_type_i.AC_SATX => ~NO_FANOUT~
access_type_i.AC_SATN => ~NO_FANOUT~
access_type_i.AC_SATC => ~NO_FANOUT~
access_type_i.AC_SPTH => ~NO_FANOUT~
access_type_i.AC_SPTL => ~NO_FANOUT~
access_type_i.AC_CPU => ~NO_FANOUT~
access_type_i.AC_NONE => ~NO_FANOUT~
num_line_i[8] => Equal0.IN5
num_line_i[7] => Equal0.IN4
num_line_i[6] => Equal0.IN3
num_line_i[5] => ~NO_FANOUT~
num_line_i[4] => ~NO_FANOUT~
num_line_i[3] => ~NO_FANOUT~
num_line_i[2] => ~NO_FANOUT~
num_line_i[1] => ~NO_FANOUT~
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
vram_d_i[7] => pat_shift_q.DATAA
vram_d_i[7] => pat_col_q.DATAB
vram_d_i[7] => pat_name_q.DATAB
vram_d_i[7] => pat_tmp_q.DATAB
vram_d_i[6] => pat_shift_q.DATAA
vram_d_i[6] => pat_col_q.DATAB
vram_d_i[6] => pat_name_q.DATAB
vram_d_i[6] => pat_tmp_q.DATAB
vram_d_i[5] => pat_shift_q.DATAA
vram_d_i[5] => pat_col_q.DATAB
vram_d_i[5] => pat_name_q.DATAB
vram_d_i[5] => pat_tmp_q.DATAB
vram_d_i[4] => pat_shift_q.DATAA
vram_d_i[4] => pat_col_q.DATAB
vram_d_i[4] => pat_name_q.DATAB
vram_d_i[4] => pat_tmp_q.DATAB
vram_d_i[3] => pat_shift_q.DATAA
vram_d_i[3] => pat_col_q.DATAB
vram_d_i[3] => pat_name_q.DATAB
vram_d_i[3] => pat_tmp_q.DATAB
vram_d_i[2] => pat_shift_q.DATAA
vram_d_i[2] => pat_col_q.DATAB
vram_d_i[2] => pat_name_q.DATAB
vram_d_i[2] => pat_tmp_q.DATAB
vram_d_i[1] => pat_shift_q.DATAA
vram_d_i[1] => pat_col_q.DATAB
vram_d_i[1] => pat_name_q.DATAB
vram_d_i[1] => pat_tmp_q.DATAB
vram_d_i[0] => pat_shift_q.DATAA
vram_d_i[0] => pat_col_q.DATAB
vram_d_i[0] => pat_name_q.DATAB
vram_d_i[0] => pat_tmp_q.DATAB
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
reg_col1_i[3] => pat_col_o.DATAB
reg_col1_i[2] => pat_col_o.DATAB
reg_col1_i[1] => pat_col_o.DATAB
reg_col1_i[0] => pat_col_o.DATAB
reg_col0_i[3] => pat_col_o.DATAA
reg_col0_i[2] => pat_col_o.DATAA
reg_col0_i[1] => pat_col_o.DATAA
reg_col0_i[0] => pat_col_o.DATAA
pat_table_o[9] <= pat_cnt_q[9].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[8] <= pat_cnt_q[8].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[7] <= pat_cnt_q[7].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[6] <= pat_cnt_q[6].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[5] <= pat_cnt_q[5].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[4] <= pat_cnt_q[4].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[3] <= pat_cnt_q[3].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[2] <= pat_cnt_q[2].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[1] <= pat_cnt_q[1].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[0] <= pat_cnt_q[0].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[7] <= pat_name_q[7].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[6] <= pat_name_q[6].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[5] <= pat_name_q[5].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[4] <= pat_name_q[4].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[3] <= pat_name_q[3].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[2] <= pat_name_q[2].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[1] <= pat_name_q[1].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[0] <= pat_name_q[0].DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[3] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[2] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[1] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[0] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_sprite:sprite_b
clk_i => sprite_pats_q[3][15].CLK
clk_i => sprite_pats_q[3][14].CLK
clk_i => sprite_pats_q[3][13].CLK
clk_i => sprite_pats_q[3][12].CLK
clk_i => sprite_pats_q[3][11].CLK
clk_i => sprite_pats_q[3][10].CLK
clk_i => sprite_pats_q[3][9].CLK
clk_i => sprite_pats_q[3][8].CLK
clk_i => sprite_pats_q[3][7].CLK
clk_i => sprite_pats_q[3][6].CLK
clk_i => sprite_pats_q[3][5].CLK
clk_i => sprite_pats_q[3][4].CLK
clk_i => sprite_pats_q[3][3].CLK
clk_i => sprite_pats_q[3][2].CLK
clk_i => sprite_pats_q[3][1].CLK
clk_i => sprite_pats_q[3][0].CLK
clk_i => sprite_pats_q[2][15].CLK
clk_i => sprite_pats_q[2][14].CLK
clk_i => sprite_pats_q[2][13].CLK
clk_i => sprite_pats_q[2][12].CLK
clk_i => sprite_pats_q[2][11].CLK
clk_i => sprite_pats_q[2][10].CLK
clk_i => sprite_pats_q[2][9].CLK
clk_i => sprite_pats_q[2][8].CLK
clk_i => sprite_pats_q[2][7].CLK
clk_i => sprite_pats_q[2][6].CLK
clk_i => sprite_pats_q[2][5].CLK
clk_i => sprite_pats_q[2][4].CLK
clk_i => sprite_pats_q[2][3].CLK
clk_i => sprite_pats_q[2][2].CLK
clk_i => sprite_pats_q[2][1].CLK
clk_i => sprite_pats_q[2][0].CLK
clk_i => sprite_pats_q[1][15].CLK
clk_i => sprite_pats_q[1][14].CLK
clk_i => sprite_pats_q[1][13].CLK
clk_i => sprite_pats_q[1][12].CLK
clk_i => sprite_pats_q[1][11].CLK
clk_i => sprite_pats_q[1][10].CLK
clk_i => sprite_pats_q[1][9].CLK
clk_i => sprite_pats_q[1][8].CLK
clk_i => sprite_pats_q[1][7].CLK
clk_i => sprite_pats_q[1][6].CLK
clk_i => sprite_pats_q[1][5].CLK
clk_i => sprite_pats_q[1][4].CLK
clk_i => sprite_pats_q[1][3].CLK
clk_i => sprite_pats_q[1][2].CLK
clk_i => sprite_pats_q[1][1].CLK
clk_i => sprite_pats_q[1][0].CLK
clk_i => sprite_pats_q[0][15].CLK
clk_i => sprite_pats_q[0][14].CLK
clk_i => sprite_pats_q[0][13].CLK
clk_i => sprite_pats_q[0][12].CLK
clk_i => sprite_pats_q[0][11].CLK
clk_i => sprite_pats_q[0][10].CLK
clk_i => sprite_pats_q[0][9].CLK
clk_i => sprite_pats_q[0][8].CLK
clk_i => sprite_pats_q[0][7].CLK
clk_i => sprite_pats_q[0][6].CLK
clk_i => sprite_pats_q[0][5].CLK
clk_i => sprite_pats_q[0][4].CLK
clk_i => sprite_pats_q[0][3].CLK
clk_i => sprite_pats_q[0][2].CLK
clk_i => sprite_pats_q[0][1].CLK
clk_i => sprite_pats_q[0][0].CLK
clk_i => sprite_xtog_q[3].CLK
clk_i => sprite_xtog_q[2].CLK
clk_i => sprite_xtog_q[1].CLK
clk_i => sprite_xtog_q[0].CLK
clk_i => sprite_ec_q[3].CLK
clk_i => sprite_ec_q[2].CLK
clk_i => sprite_ec_q[1].CLK
clk_i => sprite_ec_q[0].CLK
clk_i => sprite_xpos_q[3][7].CLK
clk_i => sprite_xpos_q[3][6].CLK
clk_i => sprite_xpos_q[3][5].CLK
clk_i => sprite_xpos_q[3][4].CLK
clk_i => sprite_xpos_q[3][3].CLK
clk_i => sprite_xpos_q[3][2].CLK
clk_i => sprite_xpos_q[3][1].CLK
clk_i => sprite_xpos_q[3][0].CLK
clk_i => sprite_xpos_q[2][7].CLK
clk_i => sprite_xpos_q[2][6].CLK
clk_i => sprite_xpos_q[2][5].CLK
clk_i => sprite_xpos_q[2][4].CLK
clk_i => sprite_xpos_q[2][3].CLK
clk_i => sprite_xpos_q[2][2].CLK
clk_i => sprite_xpos_q[2][1].CLK
clk_i => sprite_xpos_q[2][0].CLK
clk_i => sprite_xpos_q[1][7].CLK
clk_i => sprite_xpos_q[1][6].CLK
clk_i => sprite_xpos_q[1][5].CLK
clk_i => sprite_xpos_q[1][4].CLK
clk_i => sprite_xpos_q[1][3].CLK
clk_i => sprite_xpos_q[1][2].CLK
clk_i => sprite_xpos_q[1][1].CLK
clk_i => sprite_xpos_q[1][0].CLK
clk_i => sprite_xpos_q[0][7].CLK
clk_i => sprite_xpos_q[0][6].CLK
clk_i => sprite_xpos_q[0][5].CLK
clk_i => sprite_xpos_q[0][4].CLK
clk_i => sprite_xpos_q[0][3].CLK
clk_i => sprite_xpos_q[0][2].CLK
clk_i => sprite_xpos_q[0][1].CLK
clk_i => sprite_xpos_q[0][0].CLK
clk_i => sprite_cols_q[3][3].CLK
clk_i => sprite_cols_q[3][2].CLK
clk_i => sprite_cols_q[3][1].CLK
clk_i => sprite_cols_q[3][0].CLK
clk_i => sprite_cols_q[2][3].CLK
clk_i => sprite_cols_q[2][2].CLK
clk_i => sprite_cols_q[2][1].CLK
clk_i => sprite_cols_q[2][0].CLK
clk_i => sprite_cols_q[1][3].CLK
clk_i => sprite_cols_q[1][2].CLK
clk_i => sprite_cols_q[1][1].CLK
clk_i => sprite_cols_q[1][0].CLK
clk_i => sprite_cols_q[0][3].CLK
clk_i => sprite_cols_q[0][2].CLK
clk_i => sprite_cols_q[0][1].CLK
clk_i => sprite_cols_q[0][0].CLK
clk_i => sprite_name_q[7].CLK
clk_i => sprite_name_q[6].CLK
clk_i => sprite_name_q[5].CLK
clk_i => sprite_name_q[4].CLK
clk_i => sprite_name_q[3].CLK
clk_i => sprite_name_q[2].CLK
clk_i => sprite_name_q[1].CLK
clk_i => sprite_name_q[0].CLK
clk_i => sprite_line_q[3].CLK
clk_i => sprite_line_q[2].CLK
clk_i => sprite_line_q[1].CLK
clk_i => sprite_line_q[0].CLK
clk_i => sprite_idx_q[2].CLK
clk_i => sprite_idx_q[1].CLK
clk_i => sprite_idx_q[0].CLK
clk_i => sprite_num_q[4].CLK
clk_i => sprite_num_q[3].CLK
clk_i => sprite_num_q[2].CLK
clk_i => sprite_num_q[1].CLK
clk_i => sprite_num_q[0].CLK
clk_i => sprite_numbers_q[3][4].CLK
clk_i => sprite_numbers_q[3][3].CLK
clk_i => sprite_numbers_q[3][2].CLK
clk_i => sprite_numbers_q[3][1].CLK
clk_i => sprite_numbers_q[3][0].CLK
clk_i => sprite_numbers_q[2][4].CLK
clk_i => sprite_numbers_q[2][3].CLK
clk_i => sprite_numbers_q[2][2].CLK
clk_i => sprite_numbers_q[2][1].CLK
clk_i => sprite_numbers_q[2][0].CLK
clk_i => sprite_numbers_q[1][4].CLK
clk_i => sprite_numbers_q[1][3].CLK
clk_i => sprite_numbers_q[1][2].CLK
clk_i => sprite_numbers_q[1][1].CLK
clk_i => sprite_numbers_q[1][0].CLK
clk_i => sprite_numbers_q[0][4].CLK
clk_i => sprite_numbers_q[0][3].CLK
clk_i => sprite_numbers_q[0][2].CLK
clk_i => sprite_numbers_q[0][1].CLK
clk_i => sprite_numbers_q[0][0].CLK
clk_en_5m37_i => sprite_idx_q.OUTPUTSELECT
clk_en_5m37_i => sprite_idx_q.OUTPUTSELECT
clk_en_5m37_i => sprite_idx_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_idx_q.OUTPUTSELECT
clk_en_acc_i => sprite_idx_q.OUTPUTSELECT
clk_en_acc_i => sprite_idx_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => stop_sprite_o.OUTPUTSELECT
clk_en_acc_i => fifth.IN0
reset_i => sprite_pats_q[3][15].ACLR
reset_i => sprite_pats_q[3][14].ACLR
reset_i => sprite_pats_q[3][13].ACLR
reset_i => sprite_pats_q[3][12].ACLR
reset_i => sprite_pats_q[3][11].ACLR
reset_i => sprite_pats_q[3][10].ACLR
reset_i => sprite_pats_q[3][9].ACLR
reset_i => sprite_pats_q[3][8].ACLR
reset_i => sprite_pats_q[3][7].ACLR
reset_i => sprite_pats_q[3][6].ACLR
reset_i => sprite_pats_q[3][5].ACLR
reset_i => sprite_pats_q[3][4].ACLR
reset_i => sprite_pats_q[3][3].ACLR
reset_i => sprite_pats_q[3][2].ACLR
reset_i => sprite_pats_q[3][1].ACLR
reset_i => sprite_pats_q[3][0].ACLR
reset_i => sprite_pats_q[2][15].ACLR
reset_i => sprite_pats_q[2][14].ACLR
reset_i => sprite_pats_q[2][13].ACLR
reset_i => sprite_pats_q[2][12].ACLR
reset_i => sprite_pats_q[2][11].ACLR
reset_i => sprite_pats_q[2][10].ACLR
reset_i => sprite_pats_q[2][9].ACLR
reset_i => sprite_pats_q[2][8].ACLR
reset_i => sprite_pats_q[2][7].ACLR
reset_i => sprite_pats_q[2][6].ACLR
reset_i => sprite_pats_q[2][5].ACLR
reset_i => sprite_pats_q[2][4].ACLR
reset_i => sprite_pats_q[2][3].ACLR
reset_i => sprite_pats_q[2][2].ACLR
reset_i => sprite_pats_q[2][1].ACLR
reset_i => sprite_pats_q[2][0].ACLR
reset_i => sprite_pats_q[1][15].ACLR
reset_i => sprite_pats_q[1][14].ACLR
reset_i => sprite_pats_q[1][13].ACLR
reset_i => sprite_pats_q[1][12].ACLR
reset_i => sprite_pats_q[1][11].ACLR
reset_i => sprite_pats_q[1][10].ACLR
reset_i => sprite_pats_q[1][9].ACLR
reset_i => sprite_pats_q[1][8].ACLR
reset_i => sprite_pats_q[1][7].ACLR
reset_i => sprite_pats_q[1][6].ACLR
reset_i => sprite_pats_q[1][5].ACLR
reset_i => sprite_pats_q[1][4].ACLR
reset_i => sprite_pats_q[1][3].ACLR
reset_i => sprite_pats_q[1][2].ACLR
reset_i => sprite_pats_q[1][1].ACLR
reset_i => sprite_pats_q[1][0].ACLR
reset_i => sprite_pats_q[0][15].ACLR
reset_i => sprite_pats_q[0][14].ACLR
reset_i => sprite_pats_q[0][13].ACLR
reset_i => sprite_pats_q[0][12].ACLR
reset_i => sprite_pats_q[0][11].ACLR
reset_i => sprite_pats_q[0][10].ACLR
reset_i => sprite_pats_q[0][9].ACLR
reset_i => sprite_pats_q[0][8].ACLR
reset_i => sprite_pats_q[0][7].ACLR
reset_i => sprite_pats_q[0][6].ACLR
reset_i => sprite_pats_q[0][5].ACLR
reset_i => sprite_pats_q[0][4].ACLR
reset_i => sprite_pats_q[0][3].ACLR
reset_i => sprite_pats_q[0][2].ACLR
reset_i => sprite_pats_q[0][1].ACLR
reset_i => sprite_pats_q[0][0].ACLR
reset_i => sprite_xtog_q[3].ACLR
reset_i => sprite_xtog_q[2].ACLR
reset_i => sprite_xtog_q[1].ACLR
reset_i => sprite_xtog_q[0].ACLR
reset_i => sprite_ec_q[3].ACLR
reset_i => sprite_ec_q[2].ACLR
reset_i => sprite_ec_q[1].ACLR
reset_i => sprite_ec_q[0].ACLR
reset_i => sprite_xpos_q[3][7].ACLR
reset_i => sprite_xpos_q[3][6].ACLR
reset_i => sprite_xpos_q[3][5].ACLR
reset_i => sprite_xpos_q[3][4].ACLR
reset_i => sprite_xpos_q[3][3].ACLR
reset_i => sprite_xpos_q[3][2].ACLR
reset_i => sprite_xpos_q[3][1].ACLR
reset_i => sprite_xpos_q[3][0].ACLR
reset_i => sprite_xpos_q[2][7].ACLR
reset_i => sprite_xpos_q[2][6].ACLR
reset_i => sprite_xpos_q[2][5].ACLR
reset_i => sprite_xpos_q[2][4].ACLR
reset_i => sprite_xpos_q[2][3].ACLR
reset_i => sprite_xpos_q[2][2].ACLR
reset_i => sprite_xpos_q[2][1].ACLR
reset_i => sprite_xpos_q[2][0].ACLR
reset_i => sprite_xpos_q[1][7].ACLR
reset_i => sprite_xpos_q[1][6].ACLR
reset_i => sprite_xpos_q[1][5].ACLR
reset_i => sprite_xpos_q[1][4].ACLR
reset_i => sprite_xpos_q[1][3].ACLR
reset_i => sprite_xpos_q[1][2].ACLR
reset_i => sprite_xpos_q[1][1].ACLR
reset_i => sprite_xpos_q[1][0].ACLR
reset_i => sprite_xpos_q[0][7].ACLR
reset_i => sprite_xpos_q[0][6].ACLR
reset_i => sprite_xpos_q[0][5].ACLR
reset_i => sprite_xpos_q[0][4].ACLR
reset_i => sprite_xpos_q[0][3].ACLR
reset_i => sprite_xpos_q[0][2].ACLR
reset_i => sprite_xpos_q[0][1].ACLR
reset_i => sprite_xpos_q[0][0].ACLR
reset_i => sprite_cols_q[3][3].ACLR
reset_i => sprite_cols_q[3][2].ACLR
reset_i => sprite_cols_q[3][1].ACLR
reset_i => sprite_cols_q[3][0].ACLR
reset_i => sprite_cols_q[2][3].ACLR
reset_i => sprite_cols_q[2][2].ACLR
reset_i => sprite_cols_q[2][1].ACLR
reset_i => sprite_cols_q[2][0].ACLR
reset_i => sprite_cols_q[1][3].ACLR
reset_i => sprite_cols_q[1][2].ACLR
reset_i => sprite_cols_q[1][1].ACLR
reset_i => sprite_cols_q[1][0].ACLR
reset_i => sprite_cols_q[0][3].ACLR
reset_i => sprite_cols_q[0][2].ACLR
reset_i => sprite_cols_q[0][1].ACLR
reset_i => sprite_cols_q[0][0].ACLR
reset_i => sprite_name_q[7].ACLR
reset_i => sprite_name_q[6].ACLR
reset_i => sprite_name_q[5].ACLR
reset_i => sprite_name_q[4].ACLR
reset_i => sprite_name_q[3].ACLR
reset_i => sprite_name_q[2].ACLR
reset_i => sprite_name_q[1].ACLR
reset_i => sprite_name_q[0].ACLR
reset_i => sprite_line_q[3].ACLR
reset_i => sprite_line_q[2].ACLR
reset_i => sprite_line_q[1].ACLR
reset_i => sprite_line_q[0].ACLR
reset_i => sprite_idx_q[2].ACLR
reset_i => sprite_idx_q[1].ACLR
reset_i => sprite_idx_q[0].ACLR
reset_i => sprite_num_q[4].ACLR
reset_i => sprite_num_q[3].ACLR
reset_i => sprite_num_q[2].ACLR
reset_i => sprite_num_q[1].ACLR
reset_i => sprite_num_q[0].ACLR
reset_i => sprite_numbers_q[3][4].ACLR
reset_i => sprite_numbers_q[3][3].ACLR
reset_i => sprite_numbers_q[3][2].ACLR
reset_i => sprite_numbers_q[3][1].ACLR
reset_i => sprite_numbers_q[3][0].ACLR
reset_i => sprite_numbers_q[2][4].ACLR
reset_i => sprite_numbers_q[2][3].ACLR
reset_i => sprite_numbers_q[2][2].ACLR
reset_i => sprite_numbers_q[2][1].ACLR
reset_i => sprite_numbers_q[2][0].ACLR
reset_i => sprite_numbers_q[1][4].ACLR
reset_i => sprite_numbers_q[1][3].ACLR
reset_i => sprite_numbers_q[1][2].ACLR
reset_i => sprite_numbers_q[1][1].ACLR
reset_i => sprite_numbers_q[1][0].ACLR
reset_i => sprite_numbers_q[0][4].ACLR
reset_i => sprite_numbers_q[0][3].ACLR
reset_i => sprite_numbers_q[0][2].ACLR
reset_i => sprite_numbers_q[0][1].ACLR
reset_i => sprite_numbers_q[0][0].ACLR
access_type_i.AC_PNT => WideOr0.IN0
access_type_i.AC_PGT => WideOr0.IN1
access_type_i.AC_PCT => WideOr0.IN2
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => Selector0.IN5
access_type_i.AC_STST => Selector1.IN5
access_type_i.AC_STST => Selector2.IN5
access_type_i.AC_STST => WideOr2.IN1
access_type_i.AC_STST => stop_sprite_o.OUTPUTSELECT
access_type_i.AC_STST => fifth.IN1
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_SATY => WideOr1.IN1
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => WideOr2.IN2
access_type_i.AC_SATX => WideOr1.IN2
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => WideOr2.IN3
access_type_i.AC_SATN => WideOr1.IN3
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => WideOr2.IN4
access_type_i.AC_SATC => WideOr1.IN4
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => WideOr2.IN5
access_type_i.AC_SPTH => Selector0.IN6
access_type_i.AC_SPTH => Selector1.IN6
access_type_i.AC_SPTH => Selector2.IN6
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector3.IN4
access_type_i.AC_SPTH => Selector4.IN4
access_type_i.AC_SPTH => Selector5.IN4
access_type_i.AC_SPTH => Selector6.IN4
access_type_i.AC_SPTH => Selector7.IN4
access_type_i.AC_SPTH => Selector8.IN4
access_type_i.AC_SPTH => Selector9.IN4
access_type_i.AC_SPTH => Selector10.IN4
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector11.IN4
access_type_i.AC_SPTH => Selector12.IN4
access_type_i.AC_SPTH => Selector13.IN4
access_type_i.AC_SPTH => Selector14.IN4
access_type_i.AC_SPTH => Selector15.IN4
access_type_i.AC_SPTH => Selector16.IN4
access_type_i.AC_SPTH => Selector17.IN4
access_type_i.AC_SPTH => Selector18.IN4
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector19.IN4
access_type_i.AC_SPTH => Selector20.IN4
access_type_i.AC_SPTH => Selector21.IN4
access_type_i.AC_SPTH => Selector22.IN4
access_type_i.AC_SPTH => Selector23.IN4
access_type_i.AC_SPTH => Selector24.IN4
access_type_i.AC_SPTH => Selector25.IN4
access_type_i.AC_SPTH => Selector26.IN4
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector27.IN4
access_type_i.AC_SPTH => Selector28.IN4
access_type_i.AC_SPTH => Selector29.IN4
access_type_i.AC_SPTH => Selector30.IN4
access_type_i.AC_SPTH => Selector31.IN4
access_type_i.AC_SPTH => Selector32.IN4
access_type_i.AC_SPTH => Selector33.IN4
access_type_i.AC_SPTH => Selector34.IN4
access_type_i.AC_SPTH => calc_vert.IN0
access_type_i.AC_SPTL => Selector0.IN7
access_type_i.AC_SPTL => Selector1.IN7
access_type_i.AC_SPTL => Selector2.IN7
access_type_i.AC_SPTL => Selector3.IN5
access_type_i.AC_SPTL => Selector4.IN5
access_type_i.AC_SPTL => Selector5.IN5
access_type_i.AC_SPTL => Selector6.IN5
access_type_i.AC_SPTL => Selector7.IN5
access_type_i.AC_SPTL => Selector8.IN5
access_type_i.AC_SPTL => Selector9.IN5
access_type_i.AC_SPTL => Selector10.IN5
access_type_i.AC_SPTL => Selector11.IN5
access_type_i.AC_SPTL => Selector12.IN5
access_type_i.AC_SPTL => Selector13.IN5
access_type_i.AC_SPTL => Selector14.IN5
access_type_i.AC_SPTL => Selector15.IN5
access_type_i.AC_SPTL => Selector16.IN5
access_type_i.AC_SPTL => Selector17.IN5
access_type_i.AC_SPTL => Selector18.IN5
access_type_i.AC_SPTL => Selector19.IN5
access_type_i.AC_SPTL => Selector20.IN5
access_type_i.AC_SPTL => Selector21.IN5
access_type_i.AC_SPTL => Selector22.IN5
access_type_i.AC_SPTL => Selector23.IN5
access_type_i.AC_SPTL => Selector24.IN5
access_type_i.AC_SPTL => Selector25.IN5
access_type_i.AC_SPTL => Selector26.IN5
access_type_i.AC_SPTL => Selector27.IN5
access_type_i.AC_SPTL => Selector28.IN5
access_type_i.AC_SPTL => Selector29.IN5
access_type_i.AC_SPTL => Selector30.IN5
access_type_i.AC_SPTL => Selector31.IN5
access_type_i.AC_SPTL => Selector32.IN5
access_type_i.AC_SPTL => Selector33.IN5
access_type_i.AC_SPTL => Selector34.IN5
access_type_i.AC_SPTL => calc_vert.IN1
access_type_i.AC_CPU => WideOr0.IN3
access_type_i.AC_NONE => WideOr0.IN4
num_pix_i[8] => Equal1.IN17
num_pix_i[8] => Equal5.IN17
num_pix_i[7] => Equal1.IN16
num_pix_i[7] => Equal5.IN16
num_pix_i[6] => Equal1.IN15
num_pix_i[6] => Equal5.IN15
num_pix_i[5] => Equal1.IN14
num_pix_i[5] => Equal5.IN14
num_pix_i[4] => Equal1.IN13
num_pix_i[4] => Equal5.IN13
num_pix_i[3] => Equal0.IN7
num_pix_i[3] => Equal1.IN12
num_pix_i[3] => Equal5.IN12
num_pix_i[2] => Equal0.IN6
num_pix_i[2] => Equal1.IN11
num_pix_i[2] => Equal5.IN11
num_pix_i[1] => Equal0.IN5
num_pix_i[1] => Equal1.IN10
num_pix_i[1] => Equal5.IN10
num_pix_i[0] => Equal0.IN4
num_pix_i[0] => Equal1.IN9
num_pix_i[0] => Equal5.IN9
num_pix_i[0] => seq.IN1
num_pix_i[0] => seq.IN1
num_pix_i[0] => seq.IN1
num_pix_i[0] => seq.IN1
num_line_i[8] => Add7.IN18
num_line_i[7] => Add7.IN17
num_line_i[6] => Add7.IN16
num_line_i[5] => Add7.IN15
num_line_i[4] => Add7.IN14
num_line_i[3] => Add7.IN13
num_line_i[2] => Add7.IN12
num_line_i[1] => Add7.IN11
num_line_i[0] => Add7.IN10
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_name_q.DATAB
vram_d_i[7] => LessThan2.IN18
vram_d_i[7] => Equal2.IN16
vram_d_i[7] => Add7.IN9
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_name_q.DATAB
vram_d_i[6] => LessThan2.IN17
vram_d_i[6] => Equal2.IN15
vram_d_i[6] => Add7.IN8
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_name_q.DATAB
vram_d_i[5] => LessThan2.IN16
vram_d_i[5] => Equal2.IN14
vram_d_i[5] => Add7.IN7
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_name_q.DATAB
vram_d_i[4] => LessThan2.IN15
vram_d_i[4] => Equal2.IN13
vram_d_i[4] => Add7.IN6
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_name_q.DATAB
vram_d_i[3] => LessThan2.IN14
vram_d_i[3] => Equal2.IN12
vram_d_i[3] => Add7.IN5
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_name_q.DATAB
vram_d_i[2] => LessThan2.IN13
vram_d_i[2] => Equal2.IN11
vram_d_i[2] => Add7.IN4
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_name_q.DATAB
vram_d_i[1] => LessThan2.IN12
vram_d_i[1] => Equal2.IN10
vram_d_i[1] => Add7.IN3
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_name_q.DATAB
vram_d_i[0] => LessThan2.IN10
vram_d_i[0] => LessThan2.IN11
vram_d_i[0] => \calc_vert:vram_d_v[0].DATAA
vram_d_i[0] => Equal2.IN9
vram_d_i[0] => Add7.IN2
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_idx_q.OUTPUTSELECT
vert_inc_i => sprite_idx_q.OUTPUTSELECT
vert_inc_i => sprite_idx_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_numbers_q[0][0].ENA
vert_inc_i => sprite_numbers_q[0][1].ENA
vert_inc_i => sprite_numbers_q[0][2].ENA
vert_inc_i => sprite_numbers_q[0][3].ENA
vert_inc_i => sprite_numbers_q[0][4].ENA
vert_inc_i => sprite_numbers_q[1][0].ENA
vert_inc_i => sprite_numbers_q[1][1].ENA
vert_inc_i => sprite_numbers_q[1][2].ENA
vert_inc_i => sprite_numbers_q[1][3].ENA
vert_inc_i => sprite_numbers_q[1][4].ENA
vert_inc_i => sprite_numbers_q[2][0].ENA
vert_inc_i => sprite_numbers_q[2][1].ENA
vert_inc_i => sprite_numbers_q[2][2].ENA
vert_inc_i => sprite_numbers_q[2][3].ENA
vert_inc_i => sprite_numbers_q[2][4].ENA
vert_inc_i => sprite_numbers_q[3][0].ENA
vert_inc_i => sprite_numbers_q[3][1].ENA
vert_inc_i => sprite_numbers_q[3][2].ENA
vert_inc_i => sprite_numbers_q[3][3].ENA
vert_inc_i => sprite_numbers_q[3][4].ENA
vert_inc_i => sprite_line_q[0].ENA
vert_inc_i => sprite_line_q[1].ENA
vert_inc_i => sprite_line_q[2].ENA
vert_inc_i => sprite_line_q[3].ENA
vert_inc_i => sprite_name_q[0].ENA
vert_inc_i => sprite_name_q[1].ENA
vert_inc_i => sprite_name_q[2].ENA
vert_inc_i => sprite_name_q[3].ENA
vert_inc_i => sprite_name_q[4].ENA
vert_inc_i => sprite_name_q[5].ENA
vert_inc_i => sprite_name_q[6].ENA
vert_inc_i => sprite_name_q[7].ENA
vert_inc_i => sprite_cols_q[0][0].ENA
vert_inc_i => sprite_cols_q[0][1].ENA
vert_inc_i => sprite_cols_q[0][2].ENA
vert_inc_i => sprite_cols_q[0][3].ENA
vert_inc_i => sprite_cols_q[1][0].ENA
vert_inc_i => sprite_cols_q[1][1].ENA
vert_inc_i => sprite_cols_q[1][2].ENA
vert_inc_i => sprite_cols_q[1][3].ENA
vert_inc_i => sprite_cols_q[2][0].ENA
vert_inc_i => sprite_cols_q[2][1].ENA
vert_inc_i => sprite_cols_q[2][2].ENA
vert_inc_i => sprite_cols_q[2][3].ENA
vert_inc_i => sprite_cols_q[3][0].ENA
vert_inc_i => sprite_cols_q[3][1].ENA
vert_inc_i => sprite_cols_q[3][2].ENA
vert_inc_i => sprite_cols_q[3][3].ENA
vert_inc_i => sprite_ec_q[0].ENA
vert_inc_i => sprite_ec_q[1].ENA
vert_inc_i => sprite_ec_q[2].ENA
vert_inc_i => sprite_ec_q[3].ENA
reg_size1_i => sprite_visible_s.OUTPUTSELECT
reg_size1_i => sprite_idx_q.OUTPUTSELECT
reg_size1_i => sprite_idx_q.OUTPUTSELECT
reg_size1_i => sprite_idx_q.OUTPUTSELECT
reg_size1_i => calc_vert.IN1
reg_mag1_i => \calc_vert:sprite_line_v[1].OUTPUTSELECT
reg_mag1_i => \calc_vert:sprite_line_v[2].OUTPUTSELECT
reg_mag1_i => \calc_vert:sprite_line_v[3].OUTPUTSELECT
reg_mag1_i => \calc_vert:sprite_line_v[4].OUTPUTSELECT
reg_mag1_i => sprite_line_s[0].OUTPUTSELECT
reg_mag1_i => sprite_line_s[1].OUTPUTSELECT
reg_mag1_i => sprite_line_s[2].OUTPUTSELECT
reg_mag1_i => sprite_line_s[3].OUTPUTSELECT
reg_mag1_i => seq.IN1
reg_mag1_i => seq.IN1
reg_mag1_i => seq.IN1
reg_mag1_i => seq.IN1
spr_5th_o <= spr_5th_o.DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[4] <= sprite_num_q[4].DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[3] <= sprite_num_q[3].DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[2] <= sprite_num_q[2].DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[1] <= sprite_num_q[1].DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[0] <= sprite_num_q[0].DB_MAX_OUTPUT_PORT_TYPE
stop_sprite_o <= stop_sprite_o.DB_MAX_OUTPUT_PORT_TYPE
spr_coll_o <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[4] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[3] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[2] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[1] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[0] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[3] <= sprite_line_q[3].DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[2] <= sprite_line_q[2].DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[1] <= sprite_line_q[1].DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[0] <= sprite_line_q[0].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[7] <= sprite_name_q[7].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[6] <= sprite_name_q[6].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[5] <= sprite_name_q[5].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[4] <= sprite_name_q[4].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[3] <= sprite_name_q[3].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[2] <= sprite_name_q[2].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[1] <= sprite_name_q[1].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[0] <= sprite_name_q[0].DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[3] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[2] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[1] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[0] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[3] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[2] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[1] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[0] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[3] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[2] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[1] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[0] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[3] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[2] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[1] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[0] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|vdp18_core:vdp18_b|vdp18_col_mux:col_mux_b
clk_i => vblank_n_o~reg0.CLK
clk_i => hblank_n_o~reg0.CLK
clk_i => blank_n_o~reg0.CLK
clk_i => rgb_b_o[7]~reg0.CLK
clk_i => rgb_b_o[6]~reg0.CLK
clk_i => rgb_b_o[5]~reg0.CLK
clk_i => rgb_b_o[4]~reg0.CLK
clk_i => rgb_b_o[3]~reg0.CLK
clk_i => rgb_b_o[2]~reg0.CLK
clk_i => rgb_b_o[1]~reg0.CLK
clk_i => rgb_b_o[0]~reg0.CLK
clk_i => rgb_g_o[7]~reg0.CLK
clk_i => rgb_g_o[6]~reg0.CLK
clk_i => rgb_g_o[5]~reg0.CLK
clk_i => rgb_g_o[4]~reg0.CLK
clk_i => rgb_g_o[3]~reg0.CLK
clk_i => rgb_g_o[2]~reg0.CLK
clk_i => rgb_g_o[1]~reg0.CLK
clk_i => rgb_g_o[0]~reg0.CLK
clk_i => rgb_r_o[7]~reg0.CLK
clk_i => rgb_r_o[6]~reg0.CLK
clk_i => rgb_r_o[5]~reg0.CLK
clk_i => rgb_r_o[4]~reg0.CLK
clk_i => rgb_r_o[3]~reg0.CLK
clk_i => rgb_r_o[2]~reg0.CLK
clk_i => rgb_r_o[1]~reg0.CLK
clk_i => rgb_r_o[0]~reg0.CLK
clk_en_5m37_i => blank_n_o.OUTPUTSELECT
clk_en_5m37_i => hblank_n_o.OUTPUTSELECT
clk_en_5m37_i => vblank_n_o.OUTPUTSELECT
clk_en_5m37_i => rgb_r_o[0]~reg0.ENA
clk_en_5m37_i => rgb_r_o[1]~reg0.ENA
clk_en_5m37_i => rgb_r_o[2]~reg0.ENA
clk_en_5m37_i => rgb_r_o[3]~reg0.ENA
clk_en_5m37_i => rgb_r_o[4]~reg0.ENA
clk_en_5m37_i => rgb_r_o[5]~reg0.ENA
clk_en_5m37_i => rgb_r_o[6]~reg0.ENA
clk_en_5m37_i => rgb_r_o[7]~reg0.ENA
clk_en_5m37_i => rgb_g_o[0]~reg0.ENA
clk_en_5m37_i => rgb_g_o[1]~reg0.ENA
clk_en_5m37_i => rgb_g_o[2]~reg0.ENA
clk_en_5m37_i => rgb_g_o[3]~reg0.ENA
clk_en_5m37_i => rgb_g_o[4]~reg0.ENA
clk_en_5m37_i => rgb_g_o[5]~reg0.ENA
clk_en_5m37_i => rgb_g_o[6]~reg0.ENA
clk_en_5m37_i => rgb_g_o[7]~reg0.ENA
clk_en_5m37_i => rgb_b_o[0]~reg0.ENA
clk_en_5m37_i => rgb_b_o[1]~reg0.ENA
clk_en_5m37_i => rgb_b_o[2]~reg0.ENA
clk_en_5m37_i => rgb_b_o[3]~reg0.ENA
clk_en_5m37_i => rgb_b_o[4]~reg0.ENA
clk_en_5m37_i => rgb_b_o[5]~reg0.ENA
clk_en_5m37_i => rgb_b_o[6]~reg0.ENA
clk_en_5m37_i => rgb_b_o[7]~reg0.ENA
reset_i => rgb_b_o[7]~reg0.ACLR
reset_i => rgb_b_o[6]~reg0.ACLR
reset_i => rgb_b_o[5]~reg0.ACLR
reset_i => rgb_b_o[4]~reg0.ACLR
reset_i => rgb_b_o[3]~reg0.ACLR
reset_i => rgb_b_o[2]~reg0.ACLR
reset_i => rgb_b_o[1]~reg0.ACLR
reset_i => rgb_b_o[0]~reg0.ACLR
reset_i => rgb_g_o[7]~reg0.ACLR
reset_i => rgb_g_o[6]~reg0.ACLR
reset_i => rgb_g_o[5]~reg0.ACLR
reset_i => rgb_g_o[4]~reg0.ACLR
reset_i => rgb_g_o[3]~reg0.ACLR
reset_i => rgb_g_o[2]~reg0.ACLR
reset_i => rgb_g_o[1]~reg0.ACLR
reset_i => rgb_g_o[0]~reg0.ACLR
reset_i => rgb_r_o[7]~reg0.ACLR
reset_i => rgb_r_o[6]~reg0.ACLR
reset_i => rgb_r_o[5]~reg0.ACLR
reset_i => rgb_r_o[4]~reg0.ACLR
reset_i => rgb_r_o[3]~reg0.ACLR
reset_i => rgb_r_o[2]~reg0.ACLR
reset_i => rgb_r_o[1]~reg0.ACLR
reset_i => rgb_r_o[0]~reg0.ACLR
reset_i => vblank_n_o~reg0.ENA
reset_i => blank_n_o~reg0.ENA
reset_i => hblank_n_o~reg0.ENA
vert_active_i => col_mux.IN0
vert_active_i => vblank_n_o.DATAB
hor_active_i => col_mux.IN1
hor_active_i => hblank_n_o.DATAB
border_i => hblank_n_o.OUTPUTSELECT
border_i => vblank_n_o.OUTPUTSELECT
blank_i => col_s.OUTPUTSELECT
blank_i => col_s.OUTPUTSELECT
blank_i => col_s.OUTPUTSELECT
blank_i => col_s.OUTPUTSELECT
blank_i => blank_n_o.DATAB
hblank_i => hblank_n_o.DATAA
vblank_i => vblank_n_o.DATAA
blank_n_o <= blank_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblank_n_o <= hblank_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_n_o <= vblank_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_col0_i[3] => col_s.DATAA
reg_col0_i[3] => col_s.DATAA
reg_col0_i[2] => col_s.DATAA
reg_col0_i[2] => col_s.DATAA
reg_col0_i[1] => col_s.DATAA
reg_col0_i[1] => col_s.DATAA
reg_col0_i[0] => col_s.DATAA
reg_col0_i[0] => col_s.DATAA
pat_col_i[3] => col_s.DATAB
pat_col_i[3] => Equal4.IN3
pat_col_i[2] => col_s.DATAB
pat_col_i[2] => Equal4.IN2
pat_col_i[1] => col_s.DATAB
pat_col_i[1] => Equal4.IN1
pat_col_i[0] => col_s.DATAB
pat_col_i[0] => Equal4.IN0
spr0_col_i[3] => col_s.DATAB
spr0_col_i[3] => Equal0.IN3
spr0_col_i[2] => col_s.DATAB
spr0_col_i[2] => Equal0.IN2
spr0_col_i[1] => col_s.DATAB
spr0_col_i[1] => Equal0.IN1
spr0_col_i[0] => col_s.DATAB
spr0_col_i[0] => Equal0.IN0
spr1_col_i[3] => col_s.DATAB
spr1_col_i[3] => Equal1.IN3
spr1_col_i[2] => col_s.DATAB
spr1_col_i[2] => Equal1.IN2
spr1_col_i[1] => col_s.DATAB
spr1_col_i[1] => Equal1.IN1
spr1_col_i[0] => col_s.DATAB
spr1_col_i[0] => Equal1.IN0
spr2_col_i[3] => col_s.DATAB
spr2_col_i[3] => Equal2.IN3
spr2_col_i[2] => col_s.DATAB
spr2_col_i[2] => Equal2.IN2
spr2_col_i[1] => col_s.DATAB
spr2_col_i[1] => Equal2.IN1
spr2_col_i[0] => col_s.DATAB
spr2_col_i[0] => Equal2.IN0
spr3_col_i[3] => col_s.DATAB
spr3_col_i[3] => Equal3.IN3
spr3_col_i[2] => col_s.DATAB
spr3_col_i[2] => Equal3.IN2
spr3_col_i[1] => col_s.DATAB
spr3_col_i[1] => Equal3.IN1
spr3_col_i[0] => col_s.DATAB
spr3_col_i[0] => Equal3.IN0
col_o[3] <= col_s.DB_MAX_OUTPUT_PORT_TYPE
col_o[2] <= col_s.DB_MAX_OUTPUT_PORT_TYPE
col_o[1] <= col_s.DB_MAX_OUTPUT_PORT_TYPE
col_o[0] <= col_s.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[7] <= rgb_r_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[6] <= rgb_r_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[5] <= rgb_r_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[4] <= rgb_r_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[3] <= rgb_r_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[2] <= rgb_r_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[1] <= rgb_r_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[0] <= rgb_r_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[7] <= rgb_g_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[6] <= rgb_g_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[5] <= rgb_g_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[4] <= rgb_g_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[3] <= rgb_g_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[2] <= rgb_g_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[1] <= rgb_g_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[0] <= rgb_g_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[7] <= rgb_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[6] <= rgb_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[5] <= rgb_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[4] <= rgb_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[3] <= rgb_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[2] <= rgb_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[1] <= rgb_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[0] <= rgb_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|cv_addr_dec:addr_dec_b
clk_i => ~NO_FANOUT~
reset_n_i => ~NO_FANOUT~
a_i[0] => LessThan0.IN16
a_i[0] => LessThan1.IN16
a_i[0] => Equal0.IN6
a_i[0] => Equal1.IN7
a_i[0] => Equal2.IN5
a_i[0] => Equal3.IN7
a_i[0] => Equal4.IN5
a_i[0] => Equal5.IN4
a_i[0] => Equal6.IN5
a_i[1] => LessThan0.IN15
a_i[1] => LessThan1.IN15
a_i[1] => Equal0.IN5
a_i[1] => Equal1.IN5
a_i[1] => Equal2.IN4
a_i[1] => Equal3.IN4
a_i[1] => Equal4.IN4
a_i[1] => Equal5.IN3
a_i[1] => Equal6.IN4
a_i[2] => LessThan0.IN14
a_i[2] => LessThan1.IN14
a_i[2] => Equal0.IN4
a_i[2] => Equal1.IN4
a_i[2] => Equal2.IN7
a_i[2] => Equal3.IN6
a_i[2] => Equal4.IN3
a_i[2] => Equal5.IN7
a_i[2] => Equal6.IN3
a_i[3] => LessThan0.IN13
a_i[3] => LessThan1.IN13
a_i[3] => Equal0.IN3
a_i[3] => Equal1.IN3
a_i[3] => Equal2.IN3
a_i[3] => Equal3.IN3
a_i[3] => Equal4.IN7
a_i[3] => Equal5.IN6
a_i[3] => Equal6.IN2
a_i[4] => LessThan0.IN12
a_i[4] => LessThan1.IN12
a_i[4] => Equal0.IN2
a_i[4] => Equal1.IN2
a_i[4] => Equal2.IN2
a_i[4] => Equal3.IN2
a_i[4] => Equal4.IN2
a_i[4] => Equal5.IN2
a_i[4] => Equal6.IN7
a_i[5] => LessThan0.IN11
a_i[5] => LessThan1.IN11
a_i[5] => Equal0.IN1
a_i[5] => Equal1.IN1
a_i[5] => Equal2.IN1
a_i[5] => Equal3.IN1
a_i[5] => Equal4.IN1
a_i[5] => Equal5.IN1
a_i[5] => Equal6.IN1
a_i[6] => LessThan0.IN10
a_i[6] => LessThan1.IN10
a_i[6] => Equal0.IN0
a_i[6] => Equal1.IN0
a_i[6] => Equal2.IN0
a_i[6] => Equal3.IN0
a_i[6] => Equal4.IN0
a_i[6] => Equal5.IN0
a_i[6] => Equal6.IN0
a_i[7] => LessThan0.IN9
a_i[7] => LessThan1.IN9
a_i[7] => Equal0.IN7
a_i[7] => Equal1.IN6
a_i[7] => Equal2.IN6
a_i[7] => Equal3.IN5
a_i[7] => Equal4.IN6
a_i[7] => Equal5.IN5
a_i[7] => Equal6.IN6
a_i[8] => ~NO_FANOUT~
a_i[9] => ~NO_FANOUT~
a_i[10] => ~NO_FANOUT~
a_i[11] => ~NO_FANOUT~
a_i[12] => ~NO_FANOUT~
a_i[13] => ~NO_FANOUT~
a_i[14] => ~NO_FANOUT~
a_i[15] => ~NO_FANOUT~
d_i[0] => ~NO_FANOUT~
d_i[1] => ~NO_FANOUT~
d_i[2] => ~NO_FANOUT~
d_i[3] => ~NO_FANOUT~
d_i[4] => ~NO_FANOUT~
d_i[5] => ~NO_FANOUT~
d_i[6] => ~NO_FANOUT~
d_i[7] => ~NO_FANOUT~
iorq_n_i => dec.IN0
rd_n_i => dec.IN1
rd_n_i => dec.IN1
rd_n_i => dec.IN1
wr_n_i => dec.IN1
wr_n_i => dec.IN1
wr_n_i => dec.IN1
wr_n_i => dec.IN1
mreq_n_i => ram_ce_n_o.DATAB
rfsh_n_i => ram_ce_n_o.OUTPUTSELECT
rfsh_n_i => vdp_w_n_o.OUTPUTSELECT
rfsh_n_i => vdp_r_n_o.OUTPUTSELECT
rfsh_n_i => ay_addr_we_n_o.OUTPUTSELECT
rfsh_n_i => ay_data_we_n_o.OUTPUTSELECT
rfsh_n_i => ay_data_rd_n_o.OUTPUTSELECT
rfsh_n_i => u8255_cs_n_o.OUTPUTSELECT
m1_n_i => dec.IN1
ram_ce_n_o <= ram_ce_n_o.DB_MAX_OUTPUT_PORT_TYPE
vdp_r_n_o <= vdp_r_n_o.DB_MAX_OUTPUT_PORT_TYPE
vdp_w_n_o <= vdp_w_n_o.DB_MAX_OUTPUT_PORT_TYPE
ay_addr_we_n_o <= ay_addr_we_n_o.DB_MAX_OUTPUT_PORT_TYPE
ay_data_we_n_o <= ay_data_we_n_o.DB_MAX_OUTPUT_PORT_TYPE
ay_data_rd_n_o <= ay_data_rd_n_o.DB_MAX_OUTPUT_PORT_TYPE
u8255_cs_n_o <= u8255_cs_n_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cv_console:console|cv_bus_mux:bus_mux_b
ram_ce_n_i => \mux:d_ram_v[7].OUTPUTSELECT
ram_ce_n_i => \mux:d_ram_v[6].OUTPUTSELECT
ram_ce_n_i => \mux:d_ram_v[5].OUTPUTSELECT
ram_ce_n_i => \mux:d_ram_v[4].OUTPUTSELECT
ram_ce_n_i => \mux:d_ram_v[3].OUTPUTSELECT
ram_ce_n_i => \mux:d_ram_v[2].OUTPUTSELECT
ram_ce_n_i => \mux:d_ram_v[1].OUTPUTSELECT
ram_ce_n_i => \mux:d_ram_v[0].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[7].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[6].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[5].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[4].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[3].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[2].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[1].OUTPUTSELECT
vdp_r_n_i => \mux:d_vdp_v[0].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[7].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[6].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[5].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[4].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[3].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[2].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[1].OUTPUTSELECT
ay_data_rd_n_i => \mux:d_ay_v[0].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[7].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[6].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[5].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[4].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[3].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[2].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[1].OUTPUTSELECT
u8255_cs_n_i => \mux:d_8255_v[0].OUTPUTSELECT
cpu_ram_d_i[0] => \mux:d_ram_v[0].DATAB
cpu_ram_d_i[1] => \mux:d_ram_v[1].DATAB
cpu_ram_d_i[2] => \mux:d_ram_v[2].DATAB
cpu_ram_d_i[3] => \mux:d_ram_v[3].DATAB
cpu_ram_d_i[4] => \mux:d_ram_v[4].DATAB
cpu_ram_d_i[5] => \mux:d_ram_v[5].DATAB
cpu_ram_d_i[6] => \mux:d_ram_v[6].DATAB
cpu_ram_d_i[7] => \mux:d_ram_v[7].DATAB
vdp_d_i[0] => \mux:d_vdp_v[0].DATAB
vdp_d_i[1] => \mux:d_vdp_v[1].DATAB
vdp_d_i[2] => \mux:d_vdp_v[2].DATAB
vdp_d_i[3] => \mux:d_vdp_v[3].DATAB
vdp_d_i[4] => \mux:d_vdp_v[4].DATAB
vdp_d_i[5] => \mux:d_vdp_v[5].DATAB
vdp_d_i[6] => \mux:d_vdp_v[6].DATAB
vdp_d_i[7] => \mux:d_vdp_v[7].DATAB
ay_d_i[0] => \mux:d_ay_v[0].DATAB
ay_d_i[1] => \mux:d_ay_v[1].DATAB
ay_d_i[2] => \mux:d_ay_v[2].DATAB
ay_d_i[3] => \mux:d_ay_v[3].DATAB
ay_d_i[4] => \mux:d_ay_v[4].DATAB
ay_d_i[5] => \mux:d_ay_v[5].DATAB
ay_d_i[6] => \mux:d_ay_v[6].DATAB
ay_d_i[7] => \mux:d_ay_v[7].DATAB
joyfire[0] => ~NO_FANOUT~
joyfire[1] => ~NO_FANOUT~
d_from_8255[0] => \mux:d_8255_v[0].DATAB
d_from_8255[1] => \mux:d_8255_v[1].DATAB
d_from_8255[2] => \mux:d_8255_v[2].DATAB
d_from_8255[3] => \mux:d_8255_v[3].DATAB
d_from_8255[4] => \mux:d_8255_v[4].DATAB
d_from_8255[5] => \mux:d_8255_v[5].DATAB
d_from_8255[6] => \mux:d_8255_v[6].DATAB
d_from_8255[7] => \mux:d_8255_v[7].DATAB
d_o[0] <= d_o.DB_MAX_OUTPUT_PORT_TYPE
d_o[1] <= d_o.DB_MAX_OUTPUT_PORT_TYPE
d_o[2] <= d_o.DB_MAX_OUTPUT_PORT_TYPE
d_o[3] <= d_o.DB_MAX_OUTPUT_PORT_TYPE
d_o[4] <= d_o.DB_MAX_OUTPUT_PORT_TYPE
d_o[5] <= d_o.DB_MAX_OUTPUT_PORT_TYPE
d_o[6] <= d_o.DB_MAX_OUTPUT_PORT_TYPE
d_o[7] <= d_o.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video
clk_sys => clk_sys.IN5
SPI_SCK => SPI_SCK.IN1
SPI_SS3 => SPI_SS3.IN1
SPI_DI => SPI_DI.IN1
scanlines[0] => scanlines[0].IN1
scanlines[1] => scanlines[1].IN1
ce_divider[0] => ce_divider[0].IN1
ce_divider[1] => ce_divider[1].IN1
ce_divider[2] => ce_divider[2].IN1
scandoubler_disable => scandoubler_disable.IN1
no_csync => VGA_VS.IN0
ypbpr => ypbpr.IN1
rotate[0] => rotate[0].IN1
rotate[1] => rotate[1].IN1
blend => blend.IN1
R[0] => R[0].IN1
R[1] => R[1].IN1
R[2] => R[2].IN1
R[3] => R[3].IN1
R[4] => R[4].IN1
R[5] => R[5].IN1
R[6] => R[6].IN1
R[7] => R[7].IN1
G[0] => G[0].IN1
G[1] => G[1].IN1
G[2] => G[2].IN1
G[3] => G[3].IN1
G[4] => G[4].IN1
G[5] => G[5].IN1
G[6] => G[6].IN1
G[7] => G[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
HBlank => HBlank.IN1
VBlank => VBlank.IN1
HSync => HSync.IN1
VSync => VSync.IN1
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HB <= VGA_HB~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VB <= VGA_VB~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_DE <= VGA_DE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler
clk_sys => clk_sys.IN3
bypass => bypass.IN1
rotateonly => rotateonly.IN1
ce_divider[0] => ce_divider[0].IN1
ce_divider[1] => ce_divider[1].IN1
ce_divider[2] => ce_divider[2].IN1
ce_divider[3] => ce_divider[3].IN1
pixel_ena_x1 <= pe_in.DB_MAX_OUTPUT_PORT_TYPE
pixel_ena_x2 <= ppe_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_ena <= pixel_ena.DB_MAX_OUTPUT_PORT_TYPE
scanlines[0] => scanlines[0].IN1
scanlines[1] => scanlines[1].IN1
rotation[0] => rotation[0].IN1
rotation[1] => rotation[1].IN1
hfilter => hfilter.IN1
vfilter => vfilter.IN1
hb_in => hb_in.IN2
vb_in => vb_in.IN2
hs_in => hs_in.IN2
vs_in => vs_in.IN3
r_in[0] => r_in[0].IN2
r_in[1] => r_in[1].IN2
r_in[2] => r_in[2].IN2
r_in[3] => r_in[3].IN2
r_in[4] => r_in[4].IN2
r_in[5] => r_in[5].IN2
r_in[6] => r_in[6].IN2
r_in[7] => r_in[7].IN2
g_in[0] => g_in[0].IN2
g_in[1] => g_in[1].IN2
g_in[2] => g_in[2].IN2
g_in[3] => g_in[3].IN2
g_in[4] => g_in[4].IN2
g_in[5] => g_in[5].IN2
g_in[6] => g_in[6].IN2
g_in[7] => g_in[7].IN2
b_in[0] => b_in[0].IN2
b_in[1] => b_in[1].IN2
b_in[2] => b_in[2].IN2
b_in[3] => b_in[3].IN2
b_in[4] => b_in[4].IN2
b_in[5] => b_in[5].IN2
b_in[6] => b_in[6].IN2
b_in[7] => b_in[7].IN2
hb_out <= hb_out.DB_MAX_OUTPUT_PORT_TYPE
vb_out <= vb_out.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
vidin_req <= scandoubler_rotate:rotate.vidin_req
vidin_frame[0] <= scandoubler_rotate:rotate.vidin_frame
vidin_frame[1] <= scandoubler_rotate:rotate.vidin_frame
vidin_row[0] <= scandoubler_rotate:rotate.vidin_row
vidin_row[1] <= scandoubler_rotate:rotate.vidin_row
vidin_row[2] <= scandoubler_rotate:rotate.vidin_row
vidin_row[3] <= scandoubler_rotate:rotate.vidin_row
vidin_row[4] <= scandoubler_rotate:rotate.vidin_row
vidin_row[5] <= scandoubler_rotate:rotate.vidin_row
vidin_row[6] <= scandoubler_rotate:rotate.vidin_row
vidin_row[7] <= scandoubler_rotate:rotate.vidin_row
vidin_row[8] <= scandoubler_rotate:rotate.vidin_row
vidin_row[9] <= scandoubler_rotate:rotate.vidin_row
vidin_row[10] <= scandoubler_rotate:rotate.vidin_row
vidin_col[0] <= scandoubler_rotate:rotate.vidin_col
vidin_col[1] <= scandoubler_rotate:rotate.vidin_col
vidin_col[2] <= scandoubler_rotate:rotate.vidin_col
vidin_col[3] <= scandoubler_rotate:rotate.vidin_col
vidin_col[4] <= scandoubler_rotate:rotate.vidin_col
vidin_col[5] <= scandoubler_rotate:rotate.vidin_col
vidin_col[6] <= scandoubler_rotate:rotate.vidin_col
vidin_col[7] <= scandoubler_rotate:rotate.vidin_col
vidin_col[8] <= scandoubler_rotate:rotate.vidin_col
vidin_col[9] <= scandoubler_rotate:rotate.vidin_col
vidin_col[10] <= scandoubler_rotate:rotate.vidin_col
vidin_d[0] <= scandoubler_rotate:rotate.vidin_d
vidin_d[1] <= scandoubler_rotate:rotate.vidin_d
vidin_d[2] <= scandoubler_rotate:rotate.vidin_d
vidin_d[3] <= scandoubler_rotate:rotate.vidin_d
vidin_d[4] <= scandoubler_rotate:rotate.vidin_d
vidin_d[5] <= scandoubler_rotate:rotate.vidin_d
vidin_d[6] <= scandoubler_rotate:rotate.vidin_d
vidin_d[7] <= scandoubler_rotate:rotate.vidin_d
vidin_d[8] <= scandoubler_rotate:rotate.vidin_d
vidin_d[9] <= scandoubler_rotate:rotate.vidin_d
vidin_d[10] <= scandoubler_rotate:rotate.vidin_d
vidin_d[11] <= scandoubler_rotate:rotate.vidin_d
vidin_d[12] <= scandoubler_rotate:rotate.vidin_d
vidin_d[13] <= scandoubler_rotate:rotate.vidin_d
vidin_d[14] <= scandoubler_rotate:rotate.vidin_d
vidin_d[15] <= scandoubler_rotate:rotate.vidin_d
vidin_ack => vidin_ack.IN1
vidout_req <= scandoubler_rotate:rotate.vidout_req
vidout_frame[0] <= scandoubler_rotate:rotate.vidout_frame
vidout_frame[1] <= scandoubler_rotate:rotate.vidout_frame
vidout_row[0] <= scandoubler_rotate:rotate.vidout_row
vidout_row[1] <= scandoubler_rotate:rotate.vidout_row
vidout_row[2] <= scandoubler_rotate:rotate.vidout_row
vidout_row[3] <= scandoubler_rotate:rotate.vidout_row
vidout_row[4] <= scandoubler_rotate:rotate.vidout_row
vidout_row[5] <= scandoubler_rotate:rotate.vidout_row
vidout_row[6] <= scandoubler_rotate:rotate.vidout_row
vidout_row[7] <= scandoubler_rotate:rotate.vidout_row
vidout_row[8] <= scandoubler_rotate:rotate.vidout_row
vidout_row[9] <= scandoubler_rotate:rotate.vidout_row
vidout_row[10] <= scandoubler_rotate:rotate.vidout_row
vidout_col[0] <= scandoubler_rotate:rotate.vidout_col
vidout_col[1] <= scandoubler_rotate:rotate.vidout_col
vidout_col[2] <= scandoubler_rotate:rotate.vidout_col
vidout_col[3] <= scandoubler_rotate:rotate.vidout_col
vidout_col[4] <= scandoubler_rotate:rotate.vidout_col
vidout_col[5] <= scandoubler_rotate:rotate.vidout_col
vidout_col[6] <= scandoubler_rotate:rotate.vidout_col
vidout_col[7] <= scandoubler_rotate:rotate.vidout_col
vidout_col[8] <= scandoubler_rotate:rotate.vidout_col
vidout_col[9] <= scandoubler_rotate:rotate.vidout_col
vidout_col[10] <= scandoubler_rotate:rotate.vidout_col
vidout_d[0] => vidout_d[0].IN1
vidout_d[1] => vidout_d[1].IN1
vidout_d[2] => vidout_d[2].IN1
vidout_d[3] => vidout_d[3].IN1
vidout_d[4] => vidout_d[4].IN1
vidout_d[5] => vidout_d[5].IN1
vidout_d[6] => vidout_d[6].IN1
vidout_d[7] => vidout_d[7].IN1
vidout_d[8] => vidout_d[8].IN1
vidout_d[9] => vidout_d[9].IN1
vidout_d[10] => vidout_d[10].IN1
vidout_d[11] => vidout_d[11].IN1
vidout_d[12] => vidout_d[12].IN1
vidout_d[13] => vidout_d[13].IN1
vidout_d[14] => vidout_d[14].IN1
vidout_d[15] => vidout_d[15].IN1
vidout_ack => vidout_ack.IN1


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_linedouble:linedoubler
clk_sys => sd_buffer.we_a.CLK
clk_sys => sd_buffer.waddr_a[11].CLK
clk_sys => sd_buffer.waddr_a[10].CLK
clk_sys => sd_buffer.waddr_a[9].CLK
clk_sys => sd_buffer.waddr_a[8].CLK
clk_sys => sd_buffer.waddr_a[7].CLK
clk_sys => sd_buffer.waddr_a[6].CLK
clk_sys => sd_buffer.waddr_a[5].CLK
clk_sys => sd_buffer.waddr_a[4].CLK
clk_sys => sd_buffer.waddr_a[3].CLK
clk_sys => sd_buffer.waddr_a[2].CLK
clk_sys => sd_buffer.waddr_a[1].CLK
clk_sys => sd_buffer.waddr_a[0].CLK
clk_sys => sd_buffer.data_a[23].CLK
clk_sys => sd_buffer.data_a[22].CLK
clk_sys => sd_buffer.data_a[21].CLK
clk_sys => sd_buffer.data_a[20].CLK
clk_sys => sd_buffer.data_a[19].CLK
clk_sys => sd_buffer.data_a[18].CLK
clk_sys => sd_buffer.data_a[17].CLK
clk_sys => sd_buffer.data_a[16].CLK
clk_sys => sd_buffer.data_a[15].CLK
clk_sys => sd_buffer.data_a[14].CLK
clk_sys => sd_buffer.data_a[13].CLK
clk_sys => sd_buffer.data_a[12].CLK
clk_sys => sd_buffer.data_a[11].CLK
clk_sys => sd_buffer.data_a[10].CLK
clk_sys => sd_buffer.data_a[9].CLK
clk_sys => sd_buffer.data_a[8].CLK
clk_sys => sd_buffer.data_a[7].CLK
clk_sys => sd_buffer.data_a[6].CLK
clk_sys => sd_buffer.data_a[5].CLK
clk_sys => sd_buffer.data_a[4].CLK
clk_sys => sd_buffer.data_a[3].CLK
clk_sys => sd_buffer.data_a[2].CLK
clk_sys => sd_buffer.data_a[1].CLK
clk_sys => sd_buffer.data_a[0].CLK
clk_sys => sd_out[0].CLK
clk_sys => sd_out[1].CLK
clk_sys => sd_out[2].CLK
clk_sys => sd_out[3].CLK
clk_sys => sd_out[4].CLK
clk_sys => sd_out[5].CLK
clk_sys => sd_out[6].CLK
clk_sys => sd_out[7].CLK
clk_sys => sd_out[8].CLK
clk_sys => sd_out[9].CLK
clk_sys => sd_out[10].CLK
clk_sys => sd_out[11].CLK
clk_sys => sd_out[12].CLK
clk_sys => sd_out[13].CLK
clk_sys => sd_out[14].CLK
clk_sys => sd_out[15].CLK
clk_sys => sd_out[16].CLK
clk_sys => sd_out[17].CLK
clk_sys => sd_out[18].CLK
clk_sys => sd_out[19].CLK
clk_sys => sd_out[20].CLK
clk_sys => sd_out[21].CLK
clk_sys => sd_out[22].CLK
clk_sys => sd_out[23].CLK
clk_sys => b_mul[6].CLK
clk_sys => b_mul[7].CLK
clk_sys => b_mul[8].CLK
clk_sys => b_mul[9].CLK
clk_sys => b_mul[10].CLK
clk_sys => b_mul[11].CLK
clk_sys => g_mul[6].CLK
clk_sys => g_mul[7].CLK
clk_sys => g_mul[8].CLK
clk_sys => g_mul[9].CLK
clk_sys => g_mul[10].CLK
clk_sys => g_mul[11].CLK
clk_sys => r_mul[6].CLK
clk_sys => r_mul[7].CLK
clk_sys => r_mul[8].CLK
clk_sys => r_mul[9].CLK
clk_sys => r_mul[10].CLK
clk_sys => r_mul[11].CLK
clk_sys => scanline.CLK
clk_sys => hs_o.CLK
clk_sys => vs_o.CLK
clk_sys => sd_buffer.CLK0
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => comb.OUTPUTSELECT
bypass => scanline_bypass.IN1
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
pe_in => sd_buffer.we_a.DATAIN
pe_in => sd_buffer.WE
pe_out => sd_out[15].ENA
pe_out => sd_out[14].ENA
pe_out => sd_out[13].ENA
pe_out => sd_out[12].ENA
pe_out => sd_out[11].ENA
pe_out => sd_out[10].ENA
pe_out => sd_out[9].ENA
pe_out => sd_out[8].ENA
pe_out => sd_out[7].ENA
pe_out => sd_out[6].ENA
pe_out => sd_out[5].ENA
pe_out => sd_out[4].ENA
pe_out => sd_out[3].ENA
pe_out => sd_out[2].ENA
pe_out => sd_out[1].ENA
pe_out => sd_out[0].ENA
pe_out => sd_out[16].ENA
pe_out => b_mul[6].ENA
pe_out => sd_out[17].ENA
pe_out => sd_out[18].ENA
pe_out => sd_out[19].ENA
pe_out => sd_out[20].ENA
pe_out => sd_out[21].ENA
pe_out => sd_out[22].ENA
pe_out => sd_out[23].ENA
pe_out => b_mul[7].ENA
pe_out => b_mul[8].ENA
pe_out => b_mul[9].ENA
pe_out => b_mul[10].ENA
pe_out => b_mul[11].ENA
pe_out => g_mul[6].ENA
pe_out => g_mul[7].ENA
pe_out => g_mul[8].ENA
pe_out => g_mul[9].ENA
pe_out => g_mul[10].ENA
pe_out => g_mul[11].ENA
pe_out => r_mul[6].ENA
pe_out => r_mul[7].ENA
pe_out => r_mul[8].ENA
pe_out => r_mul[9].ENA
pe_out => r_mul[10].ENA
pe_out => r_mul[11].ENA
pe_out => scanline.ENA
pe_out => hs_o.ENA
pe_out => vs_o.ENA
hcnt[0] => sd_buffer.waddr_a[0].DATAIN
hcnt[0] => sd_buffer.WADDR
hcnt[1] => sd_buffer.waddr_a[1].DATAIN
hcnt[1] => sd_buffer.WADDR1
hcnt[2] => sd_buffer.waddr_a[2].DATAIN
hcnt[2] => sd_buffer.WADDR2
hcnt[3] => sd_buffer.waddr_a[3].DATAIN
hcnt[3] => sd_buffer.WADDR3
hcnt[4] => sd_buffer.waddr_a[4].DATAIN
hcnt[4] => sd_buffer.WADDR4
hcnt[5] => sd_buffer.waddr_a[5].DATAIN
hcnt[5] => sd_buffer.WADDR5
hcnt[6] => sd_buffer.waddr_a[6].DATAIN
hcnt[6] => sd_buffer.WADDR6
hcnt[7] => sd_buffer.waddr_a[7].DATAIN
hcnt[7] => sd_buffer.WADDR7
hcnt[8] => sd_buffer.waddr_a[8].DATAIN
hcnt[8] => sd_buffer.WADDR8
hcnt[9] => sd_buffer.waddr_a[9].DATAIN
hcnt[9] => sd_buffer.WADDR9
hcnt[10] => sd_buffer.waddr_a[10].DATAIN
hcnt[10] => sd_buffer.WADDR10
sd_hcnt[0] => sd_buffer.RADDR
sd_hcnt[1] => sd_buffer.RADDR1
sd_hcnt[2] => sd_buffer.RADDR2
sd_hcnt[3] => sd_buffer.RADDR3
sd_hcnt[4] => sd_buffer.RADDR4
sd_hcnt[5] => sd_buffer.RADDR5
sd_hcnt[6] => sd_buffer.RADDR6
sd_hcnt[7] => sd_buffer.RADDR7
sd_hcnt[8] => sd_buffer.RADDR8
sd_hcnt[9] => sd_buffer.RADDR9
sd_hcnt[10] => sd_buffer.RADDR10
line_toggle => sd_buffer.waddr_a[11].DATAIN
line_toggle => sd_buffer.WADDR11
line_toggle => sd_buffer.RADDR11
scanlines[0] => WideOr0.IN0
scanlines[0] => WideAnd0.IN0
scanlines[0] => scanline_coeff[4].DATAA
scanlines[0] => scanline_coeff[2].DATAA
scanlines[1] => WideOr0.IN1
scanlines[1] => WideAnd0.IN1
hs_sd => always0.IN1
hs_sd => hs_o.DATAIN
vs_in => always0.IN1
vs_in => vs_o.DATAIN
r_in[0] => comb.DATAB
r_in[0] => sd_buffer.data_a[16].DATAIN
r_in[0] => sd_buffer.DATAIN16
r_in[1] => comb.DATAB
r_in[1] => sd_buffer.data_a[17].DATAIN
r_in[1] => sd_buffer.DATAIN17
r_in[2] => comb.DATAB
r_in[2] => sd_buffer.data_a[18].DATAIN
r_in[2] => sd_buffer.DATAIN18
r_in[3] => comb.DATAB
r_in[3] => sd_buffer.data_a[19].DATAIN
r_in[3] => sd_buffer.DATAIN19
r_in[4] => comb.DATAB
r_in[4] => sd_buffer.data_a[20].DATAIN
r_in[4] => sd_buffer.DATAIN20
r_in[5] => comb.DATAB
r_in[5] => sd_buffer.data_a[21].DATAIN
r_in[5] => sd_buffer.DATAIN21
r_in[6] => comb.DATAB
r_in[6] => sd_buffer.data_a[22].DATAIN
r_in[6] => sd_buffer.DATAIN22
r_in[7] => comb.DATAB
r_in[7] => sd_buffer.data_a[23].DATAIN
r_in[7] => sd_buffer.DATAIN23
g_in[0] => comb.DATAB
g_in[0] => sd_buffer.data_a[8].DATAIN
g_in[0] => sd_buffer.DATAIN8
g_in[1] => comb.DATAB
g_in[1] => sd_buffer.data_a[9].DATAIN
g_in[1] => sd_buffer.DATAIN9
g_in[2] => comb.DATAB
g_in[2] => sd_buffer.data_a[10].DATAIN
g_in[2] => sd_buffer.DATAIN10
g_in[3] => comb.DATAB
g_in[3] => sd_buffer.data_a[11].DATAIN
g_in[3] => sd_buffer.DATAIN11
g_in[4] => comb.DATAB
g_in[4] => sd_buffer.data_a[12].DATAIN
g_in[4] => sd_buffer.DATAIN12
g_in[5] => comb.DATAB
g_in[5] => sd_buffer.data_a[13].DATAIN
g_in[5] => sd_buffer.DATAIN13
g_in[6] => comb.DATAB
g_in[6] => sd_buffer.data_a[14].DATAIN
g_in[6] => sd_buffer.DATAIN14
g_in[7] => comb.DATAB
g_in[7] => sd_buffer.data_a[15].DATAIN
g_in[7] => sd_buffer.DATAIN15
b_in[0] => comb.DATAB
b_in[0] => sd_buffer.data_a[0].DATAIN
b_in[0] => sd_buffer.DATAIN
b_in[1] => comb.DATAB
b_in[1] => sd_buffer.data_a[1].DATAIN
b_in[1] => sd_buffer.DATAIN1
b_in[2] => comb.DATAB
b_in[2] => sd_buffer.data_a[2].DATAIN
b_in[2] => sd_buffer.DATAIN2
b_in[3] => comb.DATAB
b_in[3] => sd_buffer.data_a[3].DATAIN
b_in[3] => sd_buffer.DATAIN3
b_in[4] => comb.DATAB
b_in[4] => sd_buffer.data_a[4].DATAIN
b_in[4] => sd_buffer.DATAIN4
b_in[5] => comb.DATAB
b_in[5] => sd_buffer.data_a[5].DATAIN
b_in[5] => sd_buffer.DATAIN5
b_in[6] => comb.DATAB
b_in[6] => sd_buffer.data_a[6].DATAIN
b_in[6] => sd_buffer.DATAIN6
b_in[7] => comb.DATAB
b_in[7] => sd_buffer.data_a[7].DATAIN
b_in[7] => sd_buffer.DATAIN7
r_out[0] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_linedouble:linedoubler|scandoubler_scaledepth:scalein_b
d[0] => ~NO_FANOUT~
d[1] => ~NO_FANOUT~
d[2] => q[0].DATAIN
d[3] => q[1].DATAIN
d[4] => q[2].DATAIN
d[5] => q[3].DATAIN
d[6] => q[4].DATAIN
d[7] => q[5].DATAIN
q[0] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_linedouble:linedoubler|scandoubler_scaledepth:scalein_g
d[0] => ~NO_FANOUT~
d[1] => ~NO_FANOUT~
d[2] => q[0].DATAIN
d[3] => q[1].DATAIN
d[4] => q[2].DATAIN
d[5] => q[3].DATAIN
d[6] => q[4].DATAIN
d[7] => q[5].DATAIN
q[0] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_linedouble:linedoubler|scandoubler_scaledepth:scalein_r
d[0] => ~NO_FANOUT~
d[1] => ~NO_FANOUT~
d[2] => q[0].DATAIN
d[3] => q[1].DATAIN
d[4] => q[2].DATAIN
d[5] => q[3].DATAIN
d[6] => q[4].DATAIN
d[7] => q[5].DATAIN
q[0] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate
clk_sys => clk_sys.IN5
bypass => ~NO_FANOUT~
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => vidin_row.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[0] => sd_ypos.OUTPUTSELECT
rotation[1] => ~NO_FANOUT~
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row1_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => row2_pix2.OUTPUTSELECT
rotateonly => ShiftLeft0.IN1
hfilter => comb.OUTPUTSELECT
hfilter => comb.OUTPUTSELECT
hfilter => comb.OUTPUTSELECT
hfilter => comb.OUTPUTSELECT
hfilter => comb.OUTPUTSELECT
hfilter => comb.OUTPUTSELECT
hfilter => comb.OUTPUTSELECT
hfilter => comb.OUTPUTSELECT
vfilter => fetchbuffer.IN1
vfilter => comb.OUTPUTSELECT
vfilter => comb.OUTPUTSELECT
vfilter => comb.OUTPUTSELECT
vfilter => comb.OUTPUTSELECT
vfilter => comb.OUTPUTSELECT
vfilter => comb.OUTPUTSELECT
vfilter => comb.OUTPUTSELECT
vfilter => comb.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_ypos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => in_xpos_max.OUTPUTSELECT
pe_in => always3.IN1
pe_in => in_xpos[0].ENA
pe_in => in_xpos[1].ENA
pe_in => in_xpos[2].ENA
pe_in => in_xpos[3].ENA
pe_in => in_xpos[4].ENA
pe_in => in_xpos[5].ENA
pe_in => in_xpos[6].ENA
pe_in => in_xpos[7].ENA
pe_in => in_xpos[8].ENA
pe_in => in_xpos[9].ENA
pe_in => in_xpos[10].ENA
pe_in => in_ypos[0].ENA
pe_in => in_ypos[1].ENA
pe_in => in_ypos[2].ENA
pe_in => in_ypos[3].ENA
pe_in => in_ypos[4].ENA
pe_in => in_ypos[5].ENA
pe_in => in_ypos[6].ENA
pe_in => in_ypos[7].ENA
pe_in => in_ypos[8].ENA
pe_in => in_ypos[9].ENA
pe_in => in_ypos[10].ENA
pe_in => hb_in_d.ENA
pe_in => logicalframe[0].ENA
pe_in => logicalframe[1].ENA
pe_in => vb_d.ENA
ppe_out => comb.IN0
hb_in => always1.IN1
hb_in => always2.IN0
hb_in => always3.IN1
hb_in => always2.IN0
hb_in => vidin_row[0]~reg0.ENA
hb_in => vidin_row[1]~reg0.ENA
hb_in => vidin_row[2]~reg0.ENA
hb_in => vidin_row[3]~reg0.ENA
hb_in => vidin_row[4]~reg0.ENA
hb_in => vidin_row[5]~reg0.ENA
hb_in => vidin_row[6]~reg0.ENA
hb_in => vidin_row[7]~reg0.ENA
hb_in => vidin_row[8]~reg0.ENA
hb_in => vidin_row[9]~reg0.ENA
hb_in => vidin_row[10]~reg0.ENA
hb_in => hb_in_d.DATAIN
vb_in => always0.IN1
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_ypos.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => in_xpos_max.OUTPUTSELECT
vb_in => always2.IN1
vb_in => rowwptr.OUTPUTSELECT
vb_in => rowwptr.OUTPUTSELECT
vb_in => rowwptr.OUTPUTSELECT
vb_in => rowwptr.OUTPUTSELECT
vb_in => always3.IN1
vb_in => always2.IN1
vb_in => running.ENA
vb_in => vb_d.DATAIN
hs_in => ~NO_FANOUT~
vs_in => ~NO_FANOUT~
r_in[0] => r_in[0].IN1
r_in[1] => r_in[1].IN1
r_in[2] => r_in[2].IN1
r_in[3] => r_in[3].IN1
r_in[4] => r_in[4].IN1
r_in[5] => r_in[5].IN1
r_in[6] => r_in[6].IN1
r_in[7] => r_in[7].IN1
g_in[0] => g_in[0].IN1
g_in[1] => g_in[1].IN1
g_in[2] => g_in[2].IN1
g_in[3] => g_in[3].IN1
g_in[4] => g_in[4].IN1
g_in[5] => g_in[5].IN1
g_in[6] => g_in[6].IN1
g_in[7] => g_in[7].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
b_in[3] => b_in[3].IN1
b_in[4] => b_in[4].IN1
b_in[5] => b_in[5].IN1
b_in[6] => b_in[6].IN1
b_in[7] => b_in[7].IN1
hb_sd => always4.IN1
hb_sd => hb_sd_d.DATAIN
hb_sd => comb.IN1
vb_sd => always4.IN1
vs_sd => always4.IN1
vs_sd => vs_sd_d.DATAIN
r_out[0] <= scandoubler_scaledepth:scaleout_r.q
r_out[1] <= scandoubler_scaledepth:scaleout_r.q
r_out[2] <= scandoubler_scaledepth:scaleout_r.q
r_out[3] <= scandoubler_scaledepth:scaleout_r.q
r_out[4] <= scandoubler_scaledepth:scaleout_r.q
r_out[5] <= scandoubler_scaledepth:scaleout_r.q
g_out[0] <= scandoubler_scaledepth:scaleout_g.q
g_out[1] <= scandoubler_scaledepth:scaleout_g.q
g_out[2] <= scandoubler_scaledepth:scaleout_g.q
g_out[3] <= scandoubler_scaledepth:scaleout_g.q
g_out[4] <= scandoubler_scaledepth:scaleout_g.q
g_out[5] <= scandoubler_scaledepth:scaleout_g.q
b_out[0] <= scandoubler_scaledepth:scaleout_b.q
b_out[1] <= scandoubler_scaledepth:scaleout_b.q
b_out[2] <= scandoubler_scaledepth:scaleout_b.q
b_out[3] <= scandoubler_scaledepth:scaleout_b.q
b_out[4] <= scandoubler_scaledepth:scaleout_b.q
b_out[5] <= scandoubler_scaledepth:scaleout_b.q
vidin_req <= vidin_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_frame[0] <= logicalframe[0].DB_MAX_OUTPUT_PORT_TYPE
vidin_frame[1] <= logicalframe[1].DB_MAX_OUTPUT_PORT_TYPE
vidin_row[0] <= vidin_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[1] <= vidin_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[2] <= vidin_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[3] <= vidin_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[4] <= vidin_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[5] <= vidin_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[6] <= vidin_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[7] <= vidin_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[8] <= vidin_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[9] <= vidin_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_row[10] <= vidin_row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[0] <= vidin_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[1] <= vidin_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[2] <= vidin_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[3] <= vidin_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[4] <= vidin_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[5] <= vidin_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[6] <= vidin_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[7] <= vidin_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[8] <= vidin_col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[9] <= vidin_col[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_col[10] <= vidin_col[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[0] <= vidin_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[1] <= vidin_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[2] <= vidin_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[3] <= vidin_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[4] <= vidin_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[5] <= vidin_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[6] <= vidin_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[7] <= vidin_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[8] <= vidin_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[9] <= vidin_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[10] <= vidin_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[11] <= vidin_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[12] <= vidin_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[13] <= vidin_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[14] <= vidin_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_d[15] <= vidin_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidin_ack => vidin_req.OUTPUTSELECT
vidin_ack => rowrptr.OUTPUTSELECT
vidin_ack => rowrptr.OUTPUTSELECT
vidin_ack => rowrptr.OUTPUTSELECT
vidin_ack => rowrptr.OUTPUTSELECT
vidout_req <= fetch.DB_MAX_OUTPUT_PORT_TYPE
vidout_frame[0] <= logicalframe[0].DB_MAX_OUTPUT_PORT_TYPE
vidout_frame[1] <= logicalframe[1].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[0] <= sd_ypos[0].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[1] <= sd_ypos[1].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[2] <= sd_ypos[2].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[3] <= sd_ypos[3].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[4] <= sd_ypos[4].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[5] <= sd_ypos[5].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[6] <= sd_ypos[6].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[7] <= sd_ypos[7].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[8] <= sd_ypos[8].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[9] <= sd_ypos[9].DB_MAX_OUTPUT_PORT_TYPE
vidout_row[10] <= sd_ypos[10].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[0] <= fetch_xpos[0].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[1] <= fetch_xpos[1].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[2] <= fetch_xpos[2].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[3] <= fetch_xpos[3].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[4] <= fetch_xpos[4].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[5] <= fetch_xpos[5].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[6] <= fetch_xpos[6].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[7] <= fetch_xpos[7].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[8] <= fetch_xpos[8].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[9] <= fetch_xpos[9].DB_MAX_OUTPUT_PORT_TYPE
vidout_col[10] <= fetch_xpos[10].DB_MAX_OUTPUT_PORT_TYPE
vidout_d[0] => linebuffer1.data_a[0].DATAIN
vidout_d[0] => linebuffer2.data_a[0].DATAIN
vidout_d[0] => linebuffer1.DATAIN
vidout_d[0] => linebuffer2.DATAIN
vidout_d[1] => linebuffer1.data_a[1].DATAIN
vidout_d[1] => linebuffer2.data_a[1].DATAIN
vidout_d[1] => linebuffer1.DATAIN1
vidout_d[1] => linebuffer2.DATAIN1
vidout_d[2] => linebuffer1.data_a[2].DATAIN
vidout_d[2] => linebuffer2.data_a[2].DATAIN
vidout_d[2] => linebuffer1.DATAIN2
vidout_d[2] => linebuffer2.DATAIN2
vidout_d[3] => linebuffer1.data_a[3].DATAIN
vidout_d[3] => linebuffer2.data_a[3].DATAIN
vidout_d[3] => linebuffer1.DATAIN3
vidout_d[3] => linebuffer2.DATAIN3
vidout_d[4] => linebuffer1.data_a[4].DATAIN
vidout_d[4] => linebuffer2.data_a[4].DATAIN
vidout_d[4] => linebuffer1.DATAIN4
vidout_d[4] => linebuffer2.DATAIN4
vidout_d[5] => linebuffer1.data_a[5].DATAIN
vidout_d[5] => linebuffer2.data_a[5].DATAIN
vidout_d[5] => linebuffer1.DATAIN5
vidout_d[5] => linebuffer2.DATAIN5
vidout_d[6] => linebuffer1.data_a[6].DATAIN
vidout_d[6] => linebuffer2.data_a[6].DATAIN
vidout_d[6] => linebuffer1.DATAIN6
vidout_d[6] => linebuffer2.DATAIN6
vidout_d[7] => linebuffer1.data_a[7].DATAIN
vidout_d[7] => linebuffer2.data_a[7].DATAIN
vidout_d[7] => linebuffer1.DATAIN7
vidout_d[7] => linebuffer2.DATAIN7
vidout_d[8] => linebuffer1.data_a[8].DATAIN
vidout_d[8] => linebuffer2.data_a[8].DATAIN
vidout_d[8] => linebuffer1.DATAIN8
vidout_d[8] => linebuffer2.DATAIN8
vidout_d[9] => linebuffer1.data_a[9].DATAIN
vidout_d[9] => linebuffer2.data_a[9].DATAIN
vidout_d[9] => linebuffer1.DATAIN9
vidout_d[9] => linebuffer2.DATAIN9
vidout_d[10] => linebuffer1.data_a[10].DATAIN
vidout_d[10] => linebuffer2.data_a[10].DATAIN
vidout_d[10] => linebuffer1.DATAIN10
vidout_d[10] => linebuffer2.DATAIN10
vidout_d[11] => linebuffer1.data_a[11].DATAIN
vidout_d[11] => linebuffer2.data_a[11].DATAIN
vidout_d[11] => linebuffer1.DATAIN11
vidout_d[11] => linebuffer2.DATAIN11
vidout_d[12] => linebuffer1.data_a[12].DATAIN
vidout_d[12] => linebuffer2.data_a[12].DATAIN
vidout_d[12] => linebuffer1.DATAIN12
vidout_d[12] => linebuffer2.DATAIN12
vidout_d[13] => linebuffer1.data_a[13].DATAIN
vidout_d[13] => linebuffer2.data_a[13].DATAIN
vidout_d[13] => linebuffer1.DATAIN13
vidout_d[13] => linebuffer2.DATAIN13
vidout_d[14] => linebuffer1.data_a[14].DATAIN
vidout_d[14] => linebuffer2.data_a[14].DATAIN
vidout_d[14] => linebuffer1.DATAIN14
vidout_d[14] => linebuffer2.DATAIN14
vidout_d[15] => linebuffer1.data_a[15].DATAIN
vidout_d[15] => linebuffer2.data_a[15].DATAIN
vidout_d[15] => linebuffer1.DATAIN15
vidout_d[15] => linebuffer2.DATAIN15
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => fetch_xpos.OUTPUTSELECT
vidout_ack => linebuffer1.OUTPUTSELECT
vidout_ack => linebuffer2.OUTPUTSELECT


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_scaledepth:scalein_r
d[0] => ~NO_FANOUT~
d[1] => ~NO_FANOUT~
d[2] => ~NO_FANOUT~
d[3] => q[0].DATAIN
d[4] => q[1].DATAIN
d[5] => q[2].DATAIN
d[6] => q[3].DATAIN
d[7] => q[4].DATAIN
q[0] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_scaledepth:scalein_g
d[0] => ~NO_FANOUT~
d[1] => ~NO_FANOUT~
d[2] => q[0].DATAIN
d[3] => q[1].DATAIN
d[4] => q[2].DATAIN
d[5] => q[3].DATAIN
d[6] => q[4].DATAIN
d[7] => q[5].DATAIN
q[0] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_scaledepth:scalein_b
d[0] => ~NO_FANOUT~
d[1] => ~NO_FANOUT~
d[2] => ~NO_FANOUT~
d[3] => q[0].DATAIN
d[4] => q[1].DATAIN
d[5] => q[2].DATAIN
d[6] => q[3].DATAIN
d[7] => q[4].DATAIN
q[0] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|frac_interp:interp_core_v
clk => clk.IN1
reset_n => reset_n.IN1
num[0] => num[0].IN1
num[1] => num[1].IN1
num[2] => num[2].IN1
num[3] => num[3].IN1
num[4] => num[4].IN1
num[5] => num[5].IN1
num[6] => num[6].IN1
num[7] => num[7].IN1
num[8] => num[8].IN1
num[9] => num[9].IN1
num[10] => num[10].IN1
den[0] => den[0].IN1
den[1] => den[1].IN1
den[2] => den[2].IN1
den[3] => den[3].IN1
den[4] => den[4].IN1
den[5] => den[5].IN1
den[6] => den[6].IN1
den[7] => den[7].IN1
den[8] => den[8].IN1
den[9] => den[9].IN1
den[10] => den[10].IN1
limit[0] => Equal0.IN10
limit[1] => Equal0.IN9
limit[2] => Equal0.IN8
limit[3] => Equal0.IN7
limit[4] => Equal0.IN6
limit[5] => Equal0.IN5
limit[6] => Equal0.IN4
limit[7] => Equal0.IN3
limit[8] => Equal0.IN2
limit[9] => Equal0.IN1
limit[10] => Equal0.IN0
newfraction => newfraction.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
step_reset => always0.IN0
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => step_out.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => fraction[0]~reg0.ENA
step_in => fraction[1]~reg0.ENA
step_in => fraction[2]~reg0.ENA
step_in => fraction[3]~reg0.ENA
step_in => fraction[4]~reg0.ENA
step_in => fraction[5]~reg0.ENA
step_in => fraction[6]~reg0.ENA
step_in => fraction[7]~reg0.ENA
step_in => fraction[8]~reg0.ENA
step_in => fraction[9]~reg0.ENA
step_in => fraction[10]~reg0.ENA
step_in => fraction[11]~reg0.ENA
step_in => fraction[12]~reg0.ENA
step_in => fraction[13]~reg0.ENA
step_in => fraction[14]~reg0.ENA
step_in => fraction[15]~reg0.ENA
step_out <= step_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
whole[0] <= whole_i[0].DB_MAX_OUTPUT_PORT_TYPE
whole[1] <= whole_i[1].DB_MAX_OUTPUT_PORT_TYPE
whole[2] <= whole_i[2].DB_MAX_OUTPUT_PORT_TYPE
whole[3] <= whole_i[3].DB_MAX_OUTPUT_PORT_TYPE
whole[4] <= whole_i[4].DB_MAX_OUTPUT_PORT_TYPE
whole[5] <= whole_i[5].DB_MAX_OUTPUT_PORT_TYPE
whole[6] <= whole_i[6].DB_MAX_OUTPUT_PORT_TYPE
whole[7] <= whole_i[7].DB_MAX_OUTPUT_PORT_TYPE
whole[8] <= whole_i[8].DB_MAX_OUTPUT_PORT_TYPE
whole[9] <= whole_i[9].DB_MAX_OUTPUT_PORT_TYPE
whole[10] <= whole_i[10].DB_MAX_OUTPUT_PORT_TYPE
fraction[0] <= fraction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[1] <= fraction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[2] <= fraction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[3] <= fraction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[4] <= fraction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[5] <= fraction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[6] <= fraction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[7] <= fraction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[8] <= fraction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[9] <= fraction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[10] <= fraction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[11] <= fraction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[12] <= fraction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[13] <= fraction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[14] <= fraction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[15] <= fraction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|frac_interp:interp_core_v|unsigned_division:div
clk => quotient[0]~reg0.CLK
clk => quotient[1]~reg0.CLK
clk => quotient[2]~reg0.CLK
clk => quotient[3]~reg0.CLK
clk => quotient[4]~reg0.CLK
clk => quotient[5]~reg0.CLK
clk => quotient[6]~reg0.CLK
clk => quotient[7]~reg0.CLK
clk => quotient[8]~reg0.CLK
clk => quotient[9]~reg0.CLK
clk => quotient[10]~reg0.CLK
clk => quotient[11]~reg0.CLK
clk => quotient[12]~reg0.CLK
clk => quotient[13]~reg0.CLK
clk => quotient[14]~reg0.CLK
clk => quotient[15]~reg0.CLK
clk => quotient[16]~reg0.CLK
clk => quotient[17]~reg0.CLK
clk => quotient[18]~reg0.CLK
clk => quotient[19]~reg0.CLK
clk => quotient[20]~reg0.CLK
clk => quotient[21]~reg0.CLK
clk => quotient[22]~reg0.CLK
clk => quotient[23]~reg0.CLK
clk => quotient[24]~reg0.CLK
clk => quotient[25]~reg0.CLK
clk => quotient[26]~reg0.CLK
clk => remainder[0]~reg0.CLK
clk => remainder[1]~reg0.CLK
clk => remainder[2]~reg0.CLK
clk => remainder[3]~reg0.CLK
clk => remainder[4]~reg0.CLK
clk => remainder[5]~reg0.CLK
clk => remainder[6]~reg0.CLK
clk => remainder[7]~reg0.CLK
clk => remainder[8]~reg0.CLK
clk => remainder[9]~reg0.CLK
clk => remainder[10]~reg0.CLK
clk => remainder[11]~reg0.CLK
clk => remainder[12]~reg0.CLK
clk => remainder[13]~reg0.CLK
clk => remainder[14]~reg0.CLK
clk => remainder[15]~reg0.CLK
clk => remainder[16]~reg0.CLK
clk => remainder[17]~reg0.CLK
clk => remainder[18]~reg0.CLK
clk => remainder[19]~reg0.CLK
clk => remainder[20]~reg0.CLK
clk => remainder[21]~reg0.CLK
clk => remainder[22]~reg0.CLK
clk => remainder[23]~reg0.CLK
clk => remainder[24]~reg0.CLK
clk => remainder[25]~reg0.CLK
clk => remainder[26]~reg0.CLK
clk => bitcounter[0].CLK
clk => bitcounter[1].CLK
clk => bitcounter[2].CLK
clk => bitcounter[3].CLK
clk => bitcounter[4].CLK
clk => bitcounter[5].CLK
clk => bitcounter[6].CLK
clk => bitcounter[7].CLK
clk => bitcounter[8].CLK
clk => bitcounter[9].CLK
clk => bitcounter[10].CLK
clk => bitcounter[11].CLK
clk => bitcounter[12].CLK
clk => bitcounter[13].CLK
clk => bitcounter[14].CLK
clk => bitcounter[15].CLK
clk => bitcounter[16].CLK
clk => bitcounter[17].CLK
clk => bitcounter[18].CLK
clk => bitcounter[19].CLK
clk => bitcounter[20].CLK
clk => bitcounter[21].CLK
clk => bitcounter[22].CLK
clk => bitcounter[23].CLK
clk => bitcounter[24].CLK
clk => bitcounter[25].CLK
clk => bitcounter[26].CLK
clk => div[0].CLK
clk => div[1].CLK
clk => div[2].CLK
clk => div[3].CLK
clk => div[4].CLK
clk => div[5].CLK
clk => div[6].CLK
clk => div[7].CLK
clk => div[8].CLK
clk => div[9].CLK
clk => div[10].CLK
clk => div[11].CLK
clk => div[12].CLK
clk => div[13].CLK
clk => div[14].CLK
clk => div[15].CLK
clk => div[16].CLK
clk => div[17].CLK
clk => div[18].CLK
clk => div[19].CLK
clk => div[20].CLK
clk => div[21].CLK
clk => div[22].CLK
clk => div[23].CLK
clk => div[24].CLK
clk => div[25].CLK
clk => div[26].CLK
clk => quot[0].CLK
clk => quot[1].CLK
clk => quot[2].CLK
clk => quot[3].CLK
clk => quot[4].CLK
clk => quot[5].CLK
clk => quot[6].CLK
clk => quot[7].CLK
clk => quot[8].CLK
clk => quot[9].CLK
clk => quot[10].CLK
clk => quot[11].CLK
clk => quot[12].CLK
clk => quot[13].CLK
clk => quot[14].CLK
clk => quot[15].CLK
clk => quot[16].CLK
clk => quot[17].CLK
clk => quot[18].CLK
clk => quot[19].CLK
clk => quot[20].CLK
clk => quot[21].CLK
clk => quot[22].CLK
clk => quot[23].CLK
clk => quot[24].CLK
clk => quot[25].CLK
clk => quot[26].CLK
clk => remain[0].CLK
clk => remain[1].CLK
clk => remain[2].CLK
clk => remain[3].CLK
clk => remain[4].CLK
clk => remain[5].CLK
clk => remain[6].CLK
clk => remain[7].CLK
clk => remain[8].CLK
clk => remain[9].CLK
clk => remain[10].CLK
clk => remain[11].CLK
clk => remain[12].CLK
clk => remain[13].CLK
clk => remain[14].CLK
clk => remain[15].CLK
clk => remain[16].CLK
clk => remain[17].CLK
clk => remain[18].CLK
clk => remain[19].CLK
clk => remain[20].CLK
clk => remain[21].CLK
clk => remain[22].CLK
clk => remain[23].CLK
clk => remain[24].CLK
clk => remain[25].CLK
clk => remain[26].CLK
clk => ack~reg0.CLK
clk => state~4.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => ack.OUTPUTSELECT
reset_n => quotient[18]~reg0.ENA
reset_n => quotient[17]~reg0.ENA
reset_n => quotient[16]~reg0.ENA
reset_n => quotient[15]~reg0.ENA
reset_n => quotient[14]~reg0.ENA
reset_n => quotient[13]~reg0.ENA
reset_n => quotient[12]~reg0.ENA
reset_n => quotient[11]~reg0.ENA
reset_n => quotient[10]~reg0.ENA
reset_n => quotient[9]~reg0.ENA
reset_n => quotient[8]~reg0.ENA
reset_n => quotient[7]~reg0.ENA
reset_n => quotient[6]~reg0.ENA
reset_n => quotient[5]~reg0.ENA
reset_n => quotient[4]~reg0.ENA
reset_n => quotient[3]~reg0.ENA
reset_n => quotient[2]~reg0.ENA
reset_n => quotient[1]~reg0.ENA
reset_n => quotient[0]~reg0.ENA
reset_n => quotient[19]~reg0.ENA
reset_n => quotient[20]~reg0.ENA
reset_n => quotient[21]~reg0.ENA
reset_n => quotient[22]~reg0.ENA
reset_n => quotient[23]~reg0.ENA
reset_n => quotient[24]~reg0.ENA
reset_n => quotient[25]~reg0.ENA
reset_n => quotient[26]~reg0.ENA
reset_n => remainder[0]~reg0.ENA
reset_n => remainder[1]~reg0.ENA
reset_n => remainder[2]~reg0.ENA
reset_n => remainder[3]~reg0.ENA
reset_n => remainder[4]~reg0.ENA
reset_n => remainder[5]~reg0.ENA
reset_n => remainder[6]~reg0.ENA
reset_n => remainder[7]~reg0.ENA
reset_n => remainder[8]~reg0.ENA
reset_n => remainder[9]~reg0.ENA
reset_n => remainder[10]~reg0.ENA
reset_n => remainder[11]~reg0.ENA
reset_n => remainder[12]~reg0.ENA
reset_n => remainder[13]~reg0.ENA
reset_n => remainder[14]~reg0.ENA
reset_n => remainder[15]~reg0.ENA
reset_n => remainder[16]~reg0.ENA
reset_n => remainder[17]~reg0.ENA
reset_n => remainder[18]~reg0.ENA
reset_n => remainder[19]~reg0.ENA
reset_n => remainder[20]~reg0.ENA
reset_n => remainder[21]~reg0.ENA
reset_n => remainder[22]~reg0.ENA
reset_n => remainder[23]~reg0.ENA
reset_n => remainder[24]~reg0.ENA
reset_n => remainder[25]~reg0.ENA
reset_n => remainder[26]~reg0.ENA
reset_n => bitcounter[0].ENA
reset_n => bitcounter[1].ENA
reset_n => bitcounter[2].ENA
reset_n => bitcounter[3].ENA
reset_n => bitcounter[4].ENA
reset_n => bitcounter[5].ENA
reset_n => bitcounter[6].ENA
reset_n => bitcounter[7].ENA
reset_n => bitcounter[8].ENA
reset_n => bitcounter[9].ENA
reset_n => bitcounter[10].ENA
reset_n => bitcounter[11].ENA
reset_n => bitcounter[12].ENA
reset_n => bitcounter[13].ENA
reset_n => bitcounter[14].ENA
reset_n => bitcounter[15].ENA
reset_n => bitcounter[16].ENA
reset_n => bitcounter[17].ENA
reset_n => bitcounter[18].ENA
reset_n => bitcounter[19].ENA
reset_n => bitcounter[20].ENA
reset_n => bitcounter[21].ENA
reset_n => bitcounter[22].ENA
reset_n => bitcounter[23].ENA
reset_n => bitcounter[24].ENA
reset_n => bitcounter[25].ENA
reset_n => bitcounter[26].ENA
reset_n => div[0].ENA
reset_n => div[1].ENA
reset_n => div[2].ENA
reset_n => div[3].ENA
reset_n => div[4].ENA
reset_n => div[5].ENA
reset_n => div[6].ENA
reset_n => div[7].ENA
reset_n => div[8].ENA
reset_n => div[9].ENA
reset_n => div[10].ENA
reset_n => div[11].ENA
reset_n => div[12].ENA
reset_n => div[13].ENA
reset_n => div[14].ENA
reset_n => div[15].ENA
reset_n => div[16].ENA
reset_n => div[17].ENA
reset_n => div[18].ENA
reset_n => div[19].ENA
reset_n => div[20].ENA
reset_n => div[21].ENA
reset_n => div[22].ENA
reset_n => div[23].ENA
reset_n => div[24].ENA
reset_n => div[25].ENA
reset_n => div[26].ENA
reset_n => quot[0].ENA
reset_n => quot[1].ENA
reset_n => quot[2].ENA
reset_n => quot[3].ENA
reset_n => quot[4].ENA
reset_n => quot[5].ENA
reset_n => quot[6].ENA
reset_n => quot[7].ENA
reset_n => quot[8].ENA
reset_n => quot[9].ENA
reset_n => quot[10].ENA
reset_n => quot[11].ENA
reset_n => quot[12].ENA
reset_n => quot[13].ENA
reset_n => quot[14].ENA
reset_n => quot[15].ENA
reset_n => quot[16].ENA
reset_n => quot[17].ENA
reset_n => quot[18].ENA
reset_n => quot[19].ENA
reset_n => quot[20].ENA
reset_n => quot[21].ENA
reset_n => quot[22].ENA
reset_n => quot[23].ENA
reset_n => quot[24].ENA
reset_n => quot[25].ENA
reset_n => quot[26].ENA
reset_n => remain[0].ENA
reset_n => remain[1].ENA
reset_n => remain[2].ENA
reset_n => remain[3].ENA
reset_n => remain[4].ENA
reset_n => remain[5].ENA
reset_n => remain[6].ENA
reset_n => remain[7].ENA
reset_n => remain[8].ENA
reset_n => remain[9].ENA
reset_n => remain[10].ENA
reset_n => remain[11].ENA
reset_n => remain[12].ENA
reset_n => remain[13].ENA
reset_n => remain[14].ENA
reset_n => remain[15].ENA
reset_n => remain[16].ENA
reset_n => remain[17].ENA
reset_n => remain[18].ENA
reset_n => remain[19].ENA
reset_n => remain[20].ENA
reset_n => remain[21].ENA
reset_n => remain[22].ENA
reset_n => remain[23].ENA
reset_n => remain[24].ENA
reset_n => remain[25].ENA
reset_n => remain[26].ENA
dividend[0] => quot.DATAB
dividend[1] => quot.DATAB
dividend[2] => quot.DATAB
dividend[3] => quot.DATAB
dividend[4] => quot.DATAB
dividend[5] => quot.DATAB
dividend[6] => quot.DATAB
dividend[7] => quot.DATAB
dividend[8] => quot.DATAB
dividend[9] => quot.DATAB
dividend[10] => quot.DATAB
dividend[11] => quot.DATAB
dividend[12] => quot.DATAB
dividend[13] => quot.DATAB
dividend[14] => quot.DATAB
dividend[15] => quot.DATAB
dividend[16] => quot.DATAB
dividend[17] => quot.DATAB
dividend[18] => quot.DATAB
dividend[19] => quot.DATAB
dividend[20] => quot.DATAB
dividend[21] => quot.DATAB
dividend[22] => quot.DATAB
dividend[23] => quot.DATAB
dividend[24] => quot.DATAB
dividend[25] => quot.DATAB
dividend[26] => quot.DATAB
divisor[0] => div.DATAB
divisor[1] => div.DATAB
divisor[2] => div.DATAB
divisor[3] => div.DATAB
divisor[4] => div.DATAB
divisor[5] => div.DATAB
divisor[6] => div.DATAB
divisor[7] => div.DATAB
divisor[8] => div.DATAB
divisor[9] => div.DATAB
divisor[10] => div.DATAB
divisor[11] => div.DATAB
divisor[12] => div.DATAB
divisor[13] => div.DATAB
divisor[14] => div.DATAB
divisor[15] => div.DATAB
divisor[16] => div.DATAB
divisor[17] => div.DATAB
divisor[18] => div.DATAB
divisor[19] => div.DATAB
divisor[20] => div.DATAB
divisor[21] => div.DATAB
divisor[22] => div.DATAB
divisor[23] => div.DATAB
divisor[24] => div.DATAB
divisor[25] => div.DATAB
divisor[26] => div.DATAB
quotient[0] <= quotient[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= remainder[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= remainder[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= remainder[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= remainder[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= remainder[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= remainder[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= remainder[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= remainder[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= remainder[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= remainder[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= remainder[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => state.OUTPUTSELECT
req => state.OUTPUTSELECT
req => state.OUTPUTSELECT
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|frac_interp:interp_core_h
clk => clk.IN1
reset_n => reset_n.IN1
num[0] => num[0].IN1
num[1] => num[1].IN1
num[2] => num[2].IN1
num[3] => num[3].IN1
num[4] => num[4].IN1
num[5] => num[5].IN1
num[6] => num[6].IN1
num[7] => num[7].IN1
num[8] => num[8].IN1
num[9] => num[9].IN1
num[10] => num[10].IN1
den[0] => den[0].IN1
den[1] => den[1].IN1
den[2] => den[2].IN1
den[3] => den[3].IN1
den[4] => den[4].IN1
den[5] => den[5].IN1
den[6] => den[6].IN1
den[7] => den[7].IN1
den[8] => den[8].IN1
den[9] => den[9].IN1
den[10] => den[10].IN1
limit[0] => LessThan1.IN11
limit[1] => LessThan1.IN10
limit[2] => LessThan1.IN9
limit[3] => LessThan1.IN8
limit[4] => LessThan1.IN7
limit[5] => LessThan1.IN6
limit[6] => LessThan1.IN5
limit[7] => LessThan1.IN4
limit[8] => LessThan1.IN3
limit[9] => LessThan1.IN2
limit[10] => LessThan1.IN1
newfraction => newfraction.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
step_reset => always0.IN0
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => spos.OUTPUTSELECT
step_in => step_out.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => whole_i.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => offset.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => dpos.OUTPUTSELECT
step_in => fraction[0]~reg0.ENA
step_in => fraction[1]~reg0.ENA
step_in => fraction[2]~reg0.ENA
step_in => fraction[3]~reg0.ENA
step_in => fraction[4]~reg0.ENA
step_in => fraction[5]~reg0.ENA
step_in => fraction[6]~reg0.ENA
step_in => fraction[7]~reg0.ENA
step_in => fraction[8]~reg0.ENA
step_in => fraction[9]~reg0.ENA
step_in => fraction[10]~reg0.ENA
step_in => fraction[11]~reg0.ENA
step_in => fraction[12]~reg0.ENA
step_in => fraction[13]~reg0.ENA
step_in => fraction[14]~reg0.ENA
step_in => fraction[15]~reg0.ENA
step_out <= step_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
whole[0] <= whole_i[0].DB_MAX_OUTPUT_PORT_TYPE
whole[1] <= whole_i[1].DB_MAX_OUTPUT_PORT_TYPE
whole[2] <= whole_i[2].DB_MAX_OUTPUT_PORT_TYPE
whole[3] <= whole_i[3].DB_MAX_OUTPUT_PORT_TYPE
whole[4] <= whole_i[4].DB_MAX_OUTPUT_PORT_TYPE
whole[5] <= whole_i[5].DB_MAX_OUTPUT_PORT_TYPE
whole[6] <= whole_i[6].DB_MAX_OUTPUT_PORT_TYPE
whole[7] <= whole_i[7].DB_MAX_OUTPUT_PORT_TYPE
whole[8] <= whole_i[8].DB_MAX_OUTPUT_PORT_TYPE
whole[9] <= whole_i[9].DB_MAX_OUTPUT_PORT_TYPE
whole[10] <= whole_i[10].DB_MAX_OUTPUT_PORT_TYPE
fraction[0] <= fraction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[1] <= fraction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[2] <= fraction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[3] <= fraction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[4] <= fraction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[5] <= fraction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[6] <= fraction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[7] <= fraction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[8] <= fraction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[9] <= fraction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[10] <= fraction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[11] <= fraction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[12] <= fraction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[13] <= fraction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[14] <= fraction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fraction[15] <= fraction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|frac_interp:interp_core_h|unsigned_division:div
clk => quotient[0]~reg0.CLK
clk => quotient[1]~reg0.CLK
clk => quotient[2]~reg0.CLK
clk => quotient[3]~reg0.CLK
clk => quotient[4]~reg0.CLK
clk => quotient[5]~reg0.CLK
clk => quotient[6]~reg0.CLK
clk => quotient[7]~reg0.CLK
clk => quotient[8]~reg0.CLK
clk => quotient[9]~reg0.CLK
clk => quotient[10]~reg0.CLK
clk => quotient[11]~reg0.CLK
clk => quotient[12]~reg0.CLK
clk => quotient[13]~reg0.CLK
clk => quotient[14]~reg0.CLK
clk => quotient[15]~reg0.CLK
clk => quotient[16]~reg0.CLK
clk => quotient[17]~reg0.CLK
clk => quotient[18]~reg0.CLK
clk => quotient[19]~reg0.CLK
clk => quotient[20]~reg0.CLK
clk => quotient[21]~reg0.CLK
clk => quotient[22]~reg0.CLK
clk => quotient[23]~reg0.CLK
clk => quotient[24]~reg0.CLK
clk => quotient[25]~reg0.CLK
clk => quotient[26]~reg0.CLK
clk => remainder[0]~reg0.CLK
clk => remainder[1]~reg0.CLK
clk => remainder[2]~reg0.CLK
clk => remainder[3]~reg0.CLK
clk => remainder[4]~reg0.CLK
clk => remainder[5]~reg0.CLK
clk => remainder[6]~reg0.CLK
clk => remainder[7]~reg0.CLK
clk => remainder[8]~reg0.CLK
clk => remainder[9]~reg0.CLK
clk => remainder[10]~reg0.CLK
clk => remainder[11]~reg0.CLK
clk => remainder[12]~reg0.CLK
clk => remainder[13]~reg0.CLK
clk => remainder[14]~reg0.CLK
clk => remainder[15]~reg0.CLK
clk => remainder[16]~reg0.CLK
clk => remainder[17]~reg0.CLK
clk => remainder[18]~reg0.CLK
clk => remainder[19]~reg0.CLK
clk => remainder[20]~reg0.CLK
clk => remainder[21]~reg0.CLK
clk => remainder[22]~reg0.CLK
clk => remainder[23]~reg0.CLK
clk => remainder[24]~reg0.CLK
clk => remainder[25]~reg0.CLK
clk => remainder[26]~reg0.CLK
clk => bitcounter[0].CLK
clk => bitcounter[1].CLK
clk => bitcounter[2].CLK
clk => bitcounter[3].CLK
clk => bitcounter[4].CLK
clk => bitcounter[5].CLK
clk => bitcounter[6].CLK
clk => bitcounter[7].CLK
clk => bitcounter[8].CLK
clk => bitcounter[9].CLK
clk => bitcounter[10].CLK
clk => bitcounter[11].CLK
clk => bitcounter[12].CLK
clk => bitcounter[13].CLK
clk => bitcounter[14].CLK
clk => bitcounter[15].CLK
clk => bitcounter[16].CLK
clk => bitcounter[17].CLK
clk => bitcounter[18].CLK
clk => bitcounter[19].CLK
clk => bitcounter[20].CLK
clk => bitcounter[21].CLK
clk => bitcounter[22].CLK
clk => bitcounter[23].CLK
clk => bitcounter[24].CLK
clk => bitcounter[25].CLK
clk => bitcounter[26].CLK
clk => div[0].CLK
clk => div[1].CLK
clk => div[2].CLK
clk => div[3].CLK
clk => div[4].CLK
clk => div[5].CLK
clk => div[6].CLK
clk => div[7].CLK
clk => div[8].CLK
clk => div[9].CLK
clk => div[10].CLK
clk => div[11].CLK
clk => div[12].CLK
clk => div[13].CLK
clk => div[14].CLK
clk => div[15].CLK
clk => div[16].CLK
clk => div[17].CLK
clk => div[18].CLK
clk => div[19].CLK
clk => div[20].CLK
clk => div[21].CLK
clk => div[22].CLK
clk => div[23].CLK
clk => div[24].CLK
clk => div[25].CLK
clk => div[26].CLK
clk => quot[0].CLK
clk => quot[1].CLK
clk => quot[2].CLK
clk => quot[3].CLK
clk => quot[4].CLK
clk => quot[5].CLK
clk => quot[6].CLK
clk => quot[7].CLK
clk => quot[8].CLK
clk => quot[9].CLK
clk => quot[10].CLK
clk => quot[11].CLK
clk => quot[12].CLK
clk => quot[13].CLK
clk => quot[14].CLK
clk => quot[15].CLK
clk => quot[16].CLK
clk => quot[17].CLK
clk => quot[18].CLK
clk => quot[19].CLK
clk => quot[20].CLK
clk => quot[21].CLK
clk => quot[22].CLK
clk => quot[23].CLK
clk => quot[24].CLK
clk => quot[25].CLK
clk => quot[26].CLK
clk => remain[0].CLK
clk => remain[1].CLK
clk => remain[2].CLK
clk => remain[3].CLK
clk => remain[4].CLK
clk => remain[5].CLK
clk => remain[6].CLK
clk => remain[7].CLK
clk => remain[8].CLK
clk => remain[9].CLK
clk => remain[10].CLK
clk => remain[11].CLK
clk => remain[12].CLK
clk => remain[13].CLK
clk => remain[14].CLK
clk => remain[15].CLK
clk => remain[16].CLK
clk => remain[17].CLK
clk => remain[18].CLK
clk => remain[19].CLK
clk => remain[20].CLK
clk => remain[21].CLK
clk => remain[22].CLK
clk => remain[23].CLK
clk => remain[24].CLK
clk => remain[25].CLK
clk => remain[26].CLK
clk => ack~reg0.CLK
clk => state~4.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => ack.OUTPUTSELECT
reset_n => quotient[18]~reg0.ENA
reset_n => quotient[17]~reg0.ENA
reset_n => quotient[16]~reg0.ENA
reset_n => quotient[15]~reg0.ENA
reset_n => quotient[14]~reg0.ENA
reset_n => quotient[13]~reg0.ENA
reset_n => quotient[12]~reg0.ENA
reset_n => quotient[11]~reg0.ENA
reset_n => quotient[10]~reg0.ENA
reset_n => quotient[9]~reg0.ENA
reset_n => quotient[8]~reg0.ENA
reset_n => quotient[7]~reg0.ENA
reset_n => quotient[6]~reg0.ENA
reset_n => quotient[5]~reg0.ENA
reset_n => quotient[4]~reg0.ENA
reset_n => quotient[3]~reg0.ENA
reset_n => quotient[2]~reg0.ENA
reset_n => quotient[1]~reg0.ENA
reset_n => quotient[0]~reg0.ENA
reset_n => quotient[19]~reg0.ENA
reset_n => quotient[20]~reg0.ENA
reset_n => quotient[21]~reg0.ENA
reset_n => quotient[22]~reg0.ENA
reset_n => quotient[23]~reg0.ENA
reset_n => quotient[24]~reg0.ENA
reset_n => quotient[25]~reg0.ENA
reset_n => quotient[26]~reg0.ENA
reset_n => remainder[0]~reg0.ENA
reset_n => remainder[1]~reg0.ENA
reset_n => remainder[2]~reg0.ENA
reset_n => remainder[3]~reg0.ENA
reset_n => remainder[4]~reg0.ENA
reset_n => remainder[5]~reg0.ENA
reset_n => remainder[6]~reg0.ENA
reset_n => remainder[7]~reg0.ENA
reset_n => remainder[8]~reg0.ENA
reset_n => remainder[9]~reg0.ENA
reset_n => remainder[10]~reg0.ENA
reset_n => remainder[11]~reg0.ENA
reset_n => remainder[12]~reg0.ENA
reset_n => remainder[13]~reg0.ENA
reset_n => remainder[14]~reg0.ENA
reset_n => remainder[15]~reg0.ENA
reset_n => remainder[16]~reg0.ENA
reset_n => remainder[17]~reg0.ENA
reset_n => remainder[18]~reg0.ENA
reset_n => remainder[19]~reg0.ENA
reset_n => remainder[20]~reg0.ENA
reset_n => remainder[21]~reg0.ENA
reset_n => remainder[22]~reg0.ENA
reset_n => remainder[23]~reg0.ENA
reset_n => remainder[24]~reg0.ENA
reset_n => remainder[25]~reg0.ENA
reset_n => remainder[26]~reg0.ENA
reset_n => bitcounter[0].ENA
reset_n => bitcounter[1].ENA
reset_n => bitcounter[2].ENA
reset_n => bitcounter[3].ENA
reset_n => bitcounter[4].ENA
reset_n => bitcounter[5].ENA
reset_n => bitcounter[6].ENA
reset_n => bitcounter[7].ENA
reset_n => bitcounter[8].ENA
reset_n => bitcounter[9].ENA
reset_n => bitcounter[10].ENA
reset_n => bitcounter[11].ENA
reset_n => bitcounter[12].ENA
reset_n => bitcounter[13].ENA
reset_n => bitcounter[14].ENA
reset_n => bitcounter[15].ENA
reset_n => bitcounter[16].ENA
reset_n => bitcounter[17].ENA
reset_n => bitcounter[18].ENA
reset_n => bitcounter[19].ENA
reset_n => bitcounter[20].ENA
reset_n => bitcounter[21].ENA
reset_n => bitcounter[22].ENA
reset_n => bitcounter[23].ENA
reset_n => bitcounter[24].ENA
reset_n => bitcounter[25].ENA
reset_n => bitcounter[26].ENA
reset_n => div[0].ENA
reset_n => div[1].ENA
reset_n => div[2].ENA
reset_n => div[3].ENA
reset_n => div[4].ENA
reset_n => div[5].ENA
reset_n => div[6].ENA
reset_n => div[7].ENA
reset_n => div[8].ENA
reset_n => div[9].ENA
reset_n => div[10].ENA
reset_n => div[11].ENA
reset_n => div[12].ENA
reset_n => div[13].ENA
reset_n => div[14].ENA
reset_n => div[15].ENA
reset_n => div[16].ENA
reset_n => div[17].ENA
reset_n => div[18].ENA
reset_n => div[19].ENA
reset_n => div[20].ENA
reset_n => div[21].ENA
reset_n => div[22].ENA
reset_n => div[23].ENA
reset_n => div[24].ENA
reset_n => div[25].ENA
reset_n => div[26].ENA
reset_n => quot[0].ENA
reset_n => quot[1].ENA
reset_n => quot[2].ENA
reset_n => quot[3].ENA
reset_n => quot[4].ENA
reset_n => quot[5].ENA
reset_n => quot[6].ENA
reset_n => quot[7].ENA
reset_n => quot[8].ENA
reset_n => quot[9].ENA
reset_n => quot[10].ENA
reset_n => quot[11].ENA
reset_n => quot[12].ENA
reset_n => quot[13].ENA
reset_n => quot[14].ENA
reset_n => quot[15].ENA
reset_n => quot[16].ENA
reset_n => quot[17].ENA
reset_n => quot[18].ENA
reset_n => quot[19].ENA
reset_n => quot[20].ENA
reset_n => quot[21].ENA
reset_n => quot[22].ENA
reset_n => quot[23].ENA
reset_n => quot[24].ENA
reset_n => quot[25].ENA
reset_n => quot[26].ENA
reset_n => remain[0].ENA
reset_n => remain[1].ENA
reset_n => remain[2].ENA
reset_n => remain[3].ENA
reset_n => remain[4].ENA
reset_n => remain[5].ENA
reset_n => remain[6].ENA
reset_n => remain[7].ENA
reset_n => remain[8].ENA
reset_n => remain[9].ENA
reset_n => remain[10].ENA
reset_n => remain[11].ENA
reset_n => remain[12].ENA
reset_n => remain[13].ENA
reset_n => remain[14].ENA
reset_n => remain[15].ENA
reset_n => remain[16].ENA
reset_n => remain[17].ENA
reset_n => remain[18].ENA
reset_n => remain[19].ENA
reset_n => remain[20].ENA
reset_n => remain[21].ENA
reset_n => remain[22].ENA
reset_n => remain[23].ENA
reset_n => remain[24].ENA
reset_n => remain[25].ENA
reset_n => remain[26].ENA
dividend[0] => quot.DATAB
dividend[1] => quot.DATAB
dividend[2] => quot.DATAB
dividend[3] => quot.DATAB
dividend[4] => quot.DATAB
dividend[5] => quot.DATAB
dividend[6] => quot.DATAB
dividend[7] => quot.DATAB
dividend[8] => quot.DATAB
dividend[9] => quot.DATAB
dividend[10] => quot.DATAB
dividend[11] => quot.DATAB
dividend[12] => quot.DATAB
dividend[13] => quot.DATAB
dividend[14] => quot.DATAB
dividend[15] => quot.DATAB
dividend[16] => quot.DATAB
dividend[17] => quot.DATAB
dividend[18] => quot.DATAB
dividend[19] => quot.DATAB
dividend[20] => quot.DATAB
dividend[21] => quot.DATAB
dividend[22] => quot.DATAB
dividend[23] => quot.DATAB
dividend[24] => quot.DATAB
dividend[25] => quot.DATAB
dividend[26] => quot.DATAB
divisor[0] => div.DATAB
divisor[1] => div.DATAB
divisor[2] => div.DATAB
divisor[3] => div.DATAB
divisor[4] => div.DATAB
divisor[5] => div.DATAB
divisor[6] => div.DATAB
divisor[7] => div.DATAB
divisor[8] => div.DATAB
divisor[9] => div.DATAB
divisor[10] => div.DATAB
divisor[11] => div.DATAB
divisor[12] => div.DATAB
divisor[13] => div.DATAB
divisor[14] => div.DATAB
divisor[15] => div.DATAB
divisor[16] => div.DATAB
divisor[17] => div.DATAB
divisor[18] => div.DATAB
divisor[19] => div.DATAB
divisor[20] => div.DATAB
divisor[21] => div.DATAB
divisor[22] => div.DATAB
divisor[23] => div.DATAB
divisor[24] => div.DATAB
divisor[25] => div.DATAB
divisor[26] => div.DATAB
quotient[0] <= quotient[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= remainder[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= remainder[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= remainder[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= remainder[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= remainder[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= remainder[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= remainder[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= remainder[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= remainder[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= remainder[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= remainder[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => remain.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => quot.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => div.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => bitcounter.OUTPUTSELECT
req => state.OUTPUTSELECT
req => state.OUTPUTSELECT
req => state.OUTPUTSELECT
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h1
clk_sys => clk_sys.IN3
blank => blank.IN3
fraction[0] => fraction[0].IN3
fraction[1] => fraction[1].IN3
fraction[2] => fraction[2].IN3
fraction[3] => fraction[3].IN3
fraction[4] => fraction[4].IN3
fraction[5] => fraction[5].IN3
fraction[6] => fraction[6].IN3
fraction[7] => fraction[7].IN3
rgb_in[0] => rgb_in[0].IN1
rgb_in[1] => rgb_in[1].IN1
rgb_in[2] => rgb_in[2].IN1
rgb_in[3] => rgb_in[3].IN1
rgb_in[4] => rgb_in[4].IN1
rgb_in[5] => rgb_in[5].IN1
rgb_in[6] => rgb_in[6].IN1
rgb_in[7] => rgb_in[7].IN1
rgb_in[8] => rgb_in[8].IN1
rgb_in[9] => rgb_in[9].IN1
rgb_in[10] => rgb_in[10].IN1
rgb_in[11] => rgb_in[11].IN1
rgb_in[12] => rgb_in[12].IN1
rgb_in[13] => rgb_in[13].IN1
rgb_in[14] => rgb_in[14].IN1
rgb_in[15] => rgb_in[15].IN1
rgb_in_prev[0] => rgb_in_prev[0].IN1
rgb_in_prev[1] => rgb_in_prev[1].IN1
rgb_in_prev[2] => rgb_in_prev[2].IN1
rgb_in_prev[3] => rgb_in_prev[3].IN1
rgb_in_prev[4] => rgb_in_prev[4].IN1
rgb_in_prev[5] => rgb_in_prev[5].IN1
rgb_in_prev[6] => rgb_in_prev[6].IN1
rgb_in_prev[7] => rgb_in_prev[7].IN1
rgb_in_prev[8] => rgb_in_prev[8].IN1
rgb_in_prev[9] => rgb_in_prev[9].IN1
rgb_in_prev[10] => rgb_in_prev[10].IN1
rgb_in_prev[11] => rgb_in_prev[11].IN1
rgb_in_prev[12] => rgb_in_prev[12].IN1
rgb_in_prev[13] => rgb_in_prev[13].IN1
rgb_in_prev[14] => rgb_in_prev[14].IN1
rgb_in_prev[15] => rgb_in_prev[15].IN1
rgb_out[0] <= pixel_interp:interp_blue.out
rgb_out[1] <= pixel_interp:interp_blue.out
rgb_out[2] <= pixel_interp:interp_blue.out
rgb_out[3] <= pixel_interp:interp_blue.out
rgb_out[4] <= pixel_interp:interp_blue.out
rgb_out[5] <= pixel_interp:interp_green.out
rgb_out[6] <= pixel_interp:interp_green.out
rgb_out[7] <= pixel_interp:interp_green.out
rgb_out[8] <= pixel_interp:interp_green.out
rgb_out[9] <= pixel_interp:interp_green.out
rgb_out[10] <= pixel_interp:interp_green.out
rgb_out[11] <= pixel_interp:interp_red.out
rgb_out[12] <= pixel_interp:interp_red.out
rgb_out[13] <= pixel_interp:interp_red.out
rgb_out[14] <= pixel_interp:interp_red.out
rgb_out[15] <= pixel_interp:interp_red.out


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h1|pixel_interp:interp_red
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN4
in[1] => Mult0.IN3
in[2] => Mult0.IN2
in[3] => Mult0.IN1
in[4] => Mult0.IN0
in_prev[0] => Mult1.IN4
in_prev[1] => Mult1.IN3
in_prev[2] => Mult1.IN2
in_prev[3] => Mult1.IN1
in_prev[4] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h1|pixel_interp:interp_green
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_prev_scaled[14].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => in_scaled[14].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN5
in[1] => Mult0.IN4
in[2] => Mult0.IN3
in[3] => Mult0.IN2
in[4] => Mult0.IN1
in[5] => Mult0.IN0
in_prev[0] => Mult1.IN5
in_prev[1] => Mult1.IN4
in_prev[2] => Mult1.IN3
in_prev[3] => Mult1.IN2
in_prev[4] => Mult1.IN1
in_prev[5] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h1|pixel_interp:interp_blue
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN4
in[1] => Mult0.IN3
in[2] => Mult0.IN2
in[3] => Mult0.IN1
in[4] => Mult0.IN0
in_prev[0] => Mult1.IN4
in_prev[1] => Mult1.IN3
in_prev[2] => Mult1.IN2
in_prev[3] => Mult1.IN1
in_prev[4] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h2
clk_sys => clk_sys.IN3
blank => blank.IN3
fraction[0] => fraction[0].IN3
fraction[1] => fraction[1].IN3
fraction[2] => fraction[2].IN3
fraction[3] => fraction[3].IN3
fraction[4] => fraction[4].IN3
fraction[5] => fraction[5].IN3
fraction[6] => fraction[6].IN3
fraction[7] => fraction[7].IN3
rgb_in[0] => rgb_in[0].IN1
rgb_in[1] => rgb_in[1].IN1
rgb_in[2] => rgb_in[2].IN1
rgb_in[3] => rgb_in[3].IN1
rgb_in[4] => rgb_in[4].IN1
rgb_in[5] => rgb_in[5].IN1
rgb_in[6] => rgb_in[6].IN1
rgb_in[7] => rgb_in[7].IN1
rgb_in[8] => rgb_in[8].IN1
rgb_in[9] => rgb_in[9].IN1
rgb_in[10] => rgb_in[10].IN1
rgb_in[11] => rgb_in[11].IN1
rgb_in[12] => rgb_in[12].IN1
rgb_in[13] => rgb_in[13].IN1
rgb_in[14] => rgb_in[14].IN1
rgb_in[15] => rgb_in[15].IN1
rgb_in_prev[0] => rgb_in_prev[0].IN1
rgb_in_prev[1] => rgb_in_prev[1].IN1
rgb_in_prev[2] => rgb_in_prev[2].IN1
rgb_in_prev[3] => rgb_in_prev[3].IN1
rgb_in_prev[4] => rgb_in_prev[4].IN1
rgb_in_prev[5] => rgb_in_prev[5].IN1
rgb_in_prev[6] => rgb_in_prev[6].IN1
rgb_in_prev[7] => rgb_in_prev[7].IN1
rgb_in_prev[8] => rgb_in_prev[8].IN1
rgb_in_prev[9] => rgb_in_prev[9].IN1
rgb_in_prev[10] => rgb_in_prev[10].IN1
rgb_in_prev[11] => rgb_in_prev[11].IN1
rgb_in_prev[12] => rgb_in_prev[12].IN1
rgb_in_prev[13] => rgb_in_prev[13].IN1
rgb_in_prev[14] => rgb_in_prev[14].IN1
rgb_in_prev[15] => rgb_in_prev[15].IN1
rgb_out[0] <= pixel_interp:interp_blue.out
rgb_out[1] <= pixel_interp:interp_blue.out
rgb_out[2] <= pixel_interp:interp_blue.out
rgb_out[3] <= pixel_interp:interp_blue.out
rgb_out[4] <= pixel_interp:interp_blue.out
rgb_out[5] <= pixel_interp:interp_green.out
rgb_out[6] <= pixel_interp:interp_green.out
rgb_out[7] <= pixel_interp:interp_green.out
rgb_out[8] <= pixel_interp:interp_green.out
rgb_out[9] <= pixel_interp:interp_green.out
rgb_out[10] <= pixel_interp:interp_green.out
rgb_out[11] <= pixel_interp:interp_red.out
rgb_out[12] <= pixel_interp:interp_red.out
rgb_out[13] <= pixel_interp:interp_red.out
rgb_out[14] <= pixel_interp:interp_red.out
rgb_out[15] <= pixel_interp:interp_red.out


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h2|pixel_interp:interp_red
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN4
in[1] => Mult0.IN3
in[2] => Mult0.IN2
in[3] => Mult0.IN1
in[4] => Mult0.IN0
in_prev[0] => Mult1.IN4
in_prev[1] => Mult1.IN3
in_prev[2] => Mult1.IN2
in_prev[3] => Mult1.IN1
in_prev[4] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h2|pixel_interp:interp_green
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_prev_scaled[14].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => in_scaled[14].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN5
in[1] => Mult0.IN4
in[2] => Mult0.IN3
in[3] => Mult0.IN2
in[4] => Mult0.IN1
in[5] => Mult0.IN0
in_prev[0] => Mult1.IN5
in_prev[1] => Mult1.IN4
in_prev[2] => Mult1.IN3
in_prev[3] => Mult1.IN2
in_prev[4] => Mult1.IN1
in_prev[5] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_h2|pixel_interp:interp_blue
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN4
in[1] => Mult0.IN3
in[2] => Mult0.IN2
in[3] => Mult0.IN1
in[4] => Mult0.IN0
in_prev[0] => Mult1.IN4
in_prev[1] => Mult1.IN3
in_prev[2] => Mult1.IN2
in_prev[3] => Mult1.IN1
in_prev[4] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_v
clk_sys => clk_sys.IN3
blank => blank.IN3
fraction[0] => fraction[0].IN3
fraction[1] => fraction[1].IN3
fraction[2] => fraction[2].IN3
fraction[3] => fraction[3].IN3
fraction[4] => fraction[4].IN3
fraction[5] => fraction[5].IN3
fraction[6] => fraction[6].IN3
fraction[7] => fraction[7].IN3
rgb_in[0] => rgb_in[0].IN1
rgb_in[1] => rgb_in[1].IN1
rgb_in[2] => rgb_in[2].IN1
rgb_in[3] => rgb_in[3].IN1
rgb_in[4] => rgb_in[4].IN1
rgb_in[5] => rgb_in[5].IN1
rgb_in[6] => rgb_in[6].IN1
rgb_in[7] => rgb_in[7].IN1
rgb_in[8] => rgb_in[8].IN1
rgb_in[9] => rgb_in[9].IN1
rgb_in[10] => rgb_in[10].IN1
rgb_in[11] => rgb_in[11].IN1
rgb_in[12] => rgb_in[12].IN1
rgb_in[13] => rgb_in[13].IN1
rgb_in[14] => rgb_in[14].IN1
rgb_in[15] => rgb_in[15].IN1
rgb_in_prev[0] => rgb_in_prev[0].IN1
rgb_in_prev[1] => rgb_in_prev[1].IN1
rgb_in_prev[2] => rgb_in_prev[2].IN1
rgb_in_prev[3] => rgb_in_prev[3].IN1
rgb_in_prev[4] => rgb_in_prev[4].IN1
rgb_in_prev[5] => rgb_in_prev[5].IN1
rgb_in_prev[6] => rgb_in_prev[6].IN1
rgb_in_prev[7] => rgb_in_prev[7].IN1
rgb_in_prev[8] => rgb_in_prev[8].IN1
rgb_in_prev[9] => rgb_in_prev[9].IN1
rgb_in_prev[10] => rgb_in_prev[10].IN1
rgb_in_prev[11] => rgb_in_prev[11].IN1
rgb_in_prev[12] => rgb_in_prev[12].IN1
rgb_in_prev[13] => rgb_in_prev[13].IN1
rgb_in_prev[14] => rgb_in_prev[14].IN1
rgb_in_prev[15] => rgb_in_prev[15].IN1
rgb_out[0] <= pixel_interp:interp_blue.out
rgb_out[1] <= pixel_interp:interp_blue.out
rgb_out[2] <= pixel_interp:interp_blue.out
rgb_out[3] <= pixel_interp:interp_blue.out
rgb_out[4] <= pixel_interp:interp_blue.out
rgb_out[5] <= pixel_interp:interp_green.out
rgb_out[6] <= pixel_interp:interp_green.out
rgb_out[7] <= pixel_interp:interp_green.out
rgb_out[8] <= pixel_interp:interp_green.out
rgb_out[9] <= pixel_interp:interp_green.out
rgb_out[10] <= pixel_interp:interp_green.out
rgb_out[11] <= pixel_interp:interp_red.out
rgb_out[12] <= pixel_interp:interp_red.out
rgb_out[13] <= pixel_interp:interp_red.out
rgb_out[14] <= pixel_interp:interp_red.out
rgb_out[15] <= pixel_interp:interp_red.out


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_v|pixel_interp:interp_red
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN4
in[1] => Mult0.IN3
in[2] => Mult0.IN2
in[3] => Mult0.IN1
in[4] => Mult0.IN0
in_prev[0] => Mult1.IN4
in_prev[1] => Mult1.IN3
in_prev[2] => Mult1.IN2
in_prev[3] => Mult1.IN1
in_prev[4] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_v|pixel_interp:interp_green
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_prev_scaled[14].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => in_scaled[14].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN5
in[1] => Mult0.IN4
in[2] => Mult0.IN3
in[3] => Mult0.IN2
in[4] => Mult0.IN1
in[5] => Mult0.IN0
in_prev[0] => Mult1.IN5
in_prev[1] => Mult1.IN4
in_prev[2] => Mult1.IN3
in_prev[3] => Mult1.IN2
in_prev[4] => Mult1.IN1
in_prev[5] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_rgb_interp:rgbinterp_v|pixel_interp:interp_blue
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => in_prev_scaled[0].CLK
clk => in_prev_scaled[1].CLK
clk => in_prev_scaled[2].CLK
clk => in_prev_scaled[3].CLK
clk => in_prev_scaled[4].CLK
clk => in_prev_scaled[5].CLK
clk => in_prev_scaled[6].CLK
clk => in_prev_scaled[7].CLK
clk => in_prev_scaled[8].CLK
clk => in_prev_scaled[9].CLK
clk => in_prev_scaled[10].CLK
clk => in_prev_scaled[11].CLK
clk => in_prev_scaled[12].CLK
clk => in_prev_scaled[13].CLK
clk => in_scaled[0].CLK
clk => in_scaled[1].CLK
clk => in_scaled[2].CLK
clk => in_scaled[3].CLK
clk => in_scaled[4].CLK
clk => in_scaled[5].CLK
clk => in_scaled[6].CLK
clk => in_scaled[7].CLK
clk => in_scaled[8].CLK
clk => in_scaled[9].CLK
clk => in_scaled[10].CLK
clk => in_scaled[11].CLK
clk => in_scaled[12].CLK
clk => in_scaled[13].CLK
clk => frac_d[0].CLK
clk => frac_d[1].CLK
clk => frac_d[2].CLK
clk => frac_d[3].CLK
clk => frac_d[4].CLK
clk => frac_d[5].CLK
clk => frac_d[6].CLK
clk => frac_d[7].CLK
clk => frac_d[8].CLK
clk => invfrac[0].CLK
clk => invfrac[1].CLK
clk => invfrac[2].CLK
clk => invfrac[3].CLK
clk => invfrac[4].CLK
clk => invfrac[5].CLK
clk => invfrac[6].CLK
clk => invfrac[7].CLK
clk => invfrac[8].CLK
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
blank => out.OUTPUTSELECT
frac[0] => frac_d[0].DATAIN
frac[0] => Add0.IN0
frac[1] => frac_d[1].DATAIN
frac[1] => Add0.IN8
frac[2] => frac_d[2].DATAIN
frac[2] => Add0.IN7
frac[3] => frac_d[3].DATAIN
frac[3] => Add0.IN6
frac[4] => frac_d[4].DATAIN
frac[4] => Add0.IN5
frac[5] => frac_d[5].DATAIN
frac[5] => Add0.IN4
frac[6] => frac_d[6].DATAIN
frac[6] => Add0.IN3
frac[7] => frac_d[7].DATAIN
frac[7] => Add0.IN2
in[0] => Mult0.IN4
in[1] => Mult0.IN3
in[2] => Mult0.IN2
in[3] => Mult0.IN1
in[4] => Mult0.IN0
in_prev[0] => Mult1.IN4
in_prev[1] => Mult1.IN3
in_prev[2] => Mult1.IN2
in_prev[3] => Mult1.IN1
in_prev[4] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_scaledepth:scaleout_r
d[0] => q[1].DATAIN
d[1] => q[2].DATAIN
d[2] => q[3].DATAIN
d[3] => q[4].DATAIN
d[4] => q[0].DATAIN
d[4] => q[5].DATAIN
q[0] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[4].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_scaledepth:scaleout_g
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_rotate:rotate|scandoubler_scaledepth:scaleout_b
d[0] => q[1].DATAIN
d[1] => q[2].DATAIN
d[2] => q[3].DATAIN
d[3] => q[4].DATAIN
d[4] => q[0].DATAIN
d[4] => q[5].DATAIN
q[0] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[4].DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|scandoubler:scandoubler|scandoubler_framing:framing
clk_sys => x4_limit[0].CLK
clk_sys => x4_limit[1].CLK
clk_sys => x4_limit[2].CLK
clk_sys => x4_limit[3].CLK
clk_sys => hs_sd.CLK
clk_sys => hsD~reg1.CLK
clk_sys => sd_synccnt[0].CLK
clk_sys => sd_synccnt[1].CLK
clk_sys => sd_synccnt[2].CLK
clk_sys => sd_synccnt[3].CLK
clk_sys => sd_synccnt[4].CLK
clk_sys => sd_synccnt[5].CLK
clk_sys => sd_synccnt[6].CLK
clk_sys => sd_synccnt[7].CLK
clk_sys => sd_synccnt[8].CLK
clk_sys => sd_synccnt[9].CLK
clk_sys => sd_synccnt[10].CLK
clk_sys => sd_synccnt[11].CLK
clk_sys => sd_synccnt[12].CLK
clk_sys => sd_i_div[0].CLK
clk_sys => sd_i_div[1].CLK
clk_sys => sd_i_div[2].CLK
clk_sys => sd_i_div[3].CLK
clk_sys => hb_sd.CLK
clk_sys => vs_sd.CLK
clk_sys => vb_sd.CLK
clk_sys => sd_hcnt[0].CLK
clk_sys => sd_hcnt[1].CLK
clk_sys => sd_hcnt[2].CLK
clk_sys => sd_hcnt[3].CLK
clk_sys => sd_hcnt[4].CLK
clk_sys => sd_hcnt[5].CLK
clk_sys => sd_hcnt[6].CLK
clk_sys => sd_hcnt[7].CLK
clk_sys => sd_hcnt[8].CLK
clk_sys => sd_hcnt[9].CLK
clk_sys => sd_hcnt[10].CLK
clk_sys => line_toggle.CLK
clk_sys => hs_rise[0].CLK
clk_sys => hs_rise[1].CLK
clk_sys => hs_rise[2].CLK
clk_sys => hs_rise[3].CLK
clk_sys => hs_rise[4].CLK
clk_sys => hs_rise[5].CLK
clk_sys => hs_rise[6].CLK
clk_sys => hs_rise[7].CLK
clk_sys => hs_rise[8].CLK
clk_sys => hs_rise[9].CLK
clk_sys => hs_rise[10].CLK
clk_sys => hs_rise[11].CLK
clk_sys => hs_rise[12].CLK
clk_sys => hs_max[0].CLK
clk_sys => hs_max[1].CLK
clk_sys => hs_max[2].CLK
clk_sys => hs_max[3].CLK
clk_sys => hs_max[4].CLK
clk_sys => hs_max[5].CLK
clk_sys => hs_max[6].CLK
clk_sys => hs_max[7].CLK
clk_sys => hs_max[8].CLK
clk_sys => hs_max[9].CLK
clk_sys => hs_max[10].CLK
clk_sys => hs_max[11].CLK
clk_sys => hs_max[12].CLK
clk_sys => ce_divider_in[0].CLK
clk_sys => ce_divider_in[1].CLK
clk_sys => ce_divider_in[2].CLK
clk_sys => ce_divider_in[3].CLK
clk_sys => ce_divider_out[0].CLK
clk_sys => ce_divider_out[1].CLK
clk_sys => ce_divider_out[2].CLK
clk_sys => ce_divider_out[3].CLK
clk_sys => hsD.CLK
clk_sys => synccnt[0].CLK
clk_sys => synccnt[1].CLK
clk_sys => synccnt[2].CLK
clk_sys => synccnt[3].CLK
clk_sys => synccnt[4].CLK
clk_sys => synccnt[5].CLK
clk_sys => synccnt[6].CLK
clk_sys => synccnt[7].CLK
clk_sys => synccnt[8].CLK
clk_sys => synccnt[9].CLK
clk_sys => synccnt[10].CLK
clk_sys => synccnt[11].CLK
clk_sys => synccnt[12].CLK
clk_sys => i_div[0].CLK
clk_sys => i_div[1].CLK
clk_sys => i_div[2].CLK
clk_sys => i_div[3].CLK
clk_sys => hb_fall[1][0].CLK
clk_sys => hb_fall[1][1].CLK
clk_sys => hb_fall[1][2].CLK
clk_sys => hb_fall[1][3].CLK
clk_sys => hb_fall[1][4].CLK
clk_sys => hb_fall[1][5].CLK
clk_sys => hb_fall[1][6].CLK
clk_sys => hb_fall[1][7].CLK
clk_sys => hb_fall[1][8].CLK
clk_sys => hb_fall[1][9].CLK
clk_sys => hb_fall[1][10].CLK
clk_sys => hb_fall[1][11].CLK
clk_sys => hb_fall[0][0].CLK
clk_sys => hb_fall[0][1].CLK
clk_sys => hb_fall[0][2].CLK
clk_sys => hb_fall[0][3].CLK
clk_sys => hb_fall[0][4].CLK
clk_sys => hb_fall[0][5].CLK
clk_sys => hb_fall[0][6].CLK
clk_sys => hb_fall[0][7].CLK
clk_sys => hb_fall[0][8].CLK
clk_sys => hb_fall[0][9].CLK
clk_sys => hb_fall[0][10].CLK
clk_sys => hb_fall[0][11].CLK
clk_sys => hb_rise[1][0].CLK
clk_sys => hb_rise[1][1].CLK
clk_sys => hb_rise[1][2].CLK
clk_sys => hb_rise[1][3].CLK
clk_sys => hb_rise[1][4].CLK
clk_sys => hb_rise[1][5].CLK
clk_sys => hb_rise[1][6].CLK
clk_sys => hb_rise[1][7].CLK
clk_sys => hb_rise[1][8].CLK
clk_sys => hb_rise[1][9].CLK
clk_sys => hb_rise[1][10].CLK
clk_sys => hb_rise[1][11].CLK
clk_sys => hb_rise[0][0].CLK
clk_sys => hb_rise[0][1].CLK
clk_sys => hb_rise[0][2].CLK
clk_sys => hb_rise[0][3].CLK
clk_sys => hb_rise[0][4].CLK
clk_sys => hb_rise[0][5].CLK
clk_sys => hb_rise[0][6].CLK
clk_sys => hb_rise[0][7].CLK
clk_sys => hb_rise[0][8].CLK
clk_sys => hb_rise[0][9].CLK
clk_sys => hb_rise[0][10].CLK
clk_sys => hb_rise[0][11].CLK
clk_sys => hbD.CLK
clk_sys => vs_event[1][0].CLK
clk_sys => vs_event[1][1].CLK
clk_sys => vs_event[1][2].CLK
clk_sys => vs_event[1][3].CLK
clk_sys => vs_event[1][4].CLK
clk_sys => vs_event[1][5].CLK
clk_sys => vs_event[1][6].CLK
clk_sys => vs_event[1][7].CLK
clk_sys => vs_event[1][8].CLK
clk_sys => vs_event[1][9].CLK
clk_sys => vs_event[1][10].CLK
clk_sys => vs_event[1][11].CLK
clk_sys => vs_event[1][12].CLK
clk_sys => vs_event[0][0].CLK
clk_sys => vs_event[0][1].CLK
clk_sys => vs_event[0][2].CLK
clk_sys => vs_event[0][3].CLK
clk_sys => vs_event[0][4].CLK
clk_sys => vs_event[0][5].CLK
clk_sys => vs_event[0][6].CLK
clk_sys => vs_event[0][7].CLK
clk_sys => vs_event[0][8].CLK
clk_sys => vs_event[0][9].CLK
clk_sys => vs_event[0][10].CLK
clk_sys => vs_event[0][11].CLK
clk_sys => vs_event[0][12].CLK
clk_sys => vb_event[1][0].CLK
clk_sys => vb_event[1][1].CLK
clk_sys => vb_event[1][2].CLK
clk_sys => vb_event[1][3].CLK
clk_sys => vb_event[1][4].CLK
clk_sys => vb_event[1][5].CLK
clk_sys => vb_event[1][6].CLK
clk_sys => vb_event[1][7].CLK
clk_sys => vb_event[1][8].CLK
clk_sys => vb_event[1][9].CLK
clk_sys => vb_event[1][10].CLK
clk_sys => vb_event[1][11].CLK
clk_sys => vb_event[1][12].CLK
clk_sys => vb_event[0][0].CLK
clk_sys => vb_event[0][1].CLK
clk_sys => vb_event[0][2].CLK
clk_sys => vb_event[0][3].CLK
clk_sys => vb_event[0][4].CLK
clk_sys => vb_event[0][5].CLK
clk_sys => vb_event[0][6].CLK
clk_sys => vb_event[0][7].CLK
clk_sys => vb_event[0][8].CLK
clk_sys => vb_event[0][9].CLK
clk_sys => vb_event[0][10].CLK
clk_sys => vb_event[0][11].CLK
clk_sys => vb_event[0][12].CLK
clk_sys => vbD.CLK
clk_sys => vsD.CLK
clk_sys => hcnt[0].CLK
clk_sys => hcnt[1].CLK
clk_sys => hcnt[2].CLK
clk_sys => hcnt[3].CLK
clk_sys => hcnt[4].CLK
clk_sys => hcnt[5].CLK
clk_sys => hcnt[6].CLK
clk_sys => hcnt[7].CLK
clk_sys => hcnt[8].CLK
clk_sys => hcnt[9].CLK
clk_sys => hcnt[10].CLK
ce_divider[0] => WideOr0.IN0
ce_divider[0] => ce_divider_adj[0].DATAB
ce_divider[1] => WideOr0.IN1
ce_divider[1] => ce_divider_adj[1].DATAB
ce_divider[2] => WideOr0.IN2
ce_divider[2] => ce_divider_adj[2].DATAB
ce_divider[3] => WideOr0.IN3
ce_divider[3] => ce_divider_adj[3].DATAB
hb_in => always0.IN1
hb_in => always0.IN1
hb_in => hbD.DATAIN
vb_in => always0.IN1
vb_in => vb_event.DATAB
vb_in => vb_event.DATAB
vb_in => vbD.DATAIN
hs_in => always0.IN1
hs_in => hsD~reg1.DATAIN
hs_in => hsD.DATAIN
hs_in => always0.IN1
hs_in => always1.IN1
vs_in => always0.IN1
vs_in => vs_event.DATAB
vs_in => vs_event.DATAB
vs_in => vsD.DATAIN
pe_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
hcnt_in[10] <= hcnt[10].DB_MAX_OUTPUT_PORT_TYPE
hb_out <= hb_sd.DB_MAX_OUTPUT_PORT_TYPE
vb_out <= vb_sd.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_sd.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_sd.DB_MAX_OUTPUT_PORT_TYPE
pe_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
ppe_out <= ppe_out.DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[0] <= sd_hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[1] <= sd_hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[2] <= sd_hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[3] <= sd_hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[4] <= sd_hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[5] <= sd_hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[6] <= sd_hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[7] <= sd_hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[8] <= sd_hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[9] <= sd_hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
hcnt_out[10] <= sd_hcnt[10].DB_MAX_OUTPUT_PORT_TYPE
line_out <= line_toggle.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => v_osd_end[0].CLK
clk_sys => v_osd_end[1].CLK
clk_sys => v_osd_end[2].CLK
clk_sys => v_osd_end[3].CLK
clk_sys => v_osd_end[4].CLK
clk_sys => v_osd_end[5].CLK
clk_sys => v_osd_end[6].CLK
clk_sys => v_osd_end[7].CLK
clk_sys => v_osd_end[8].CLK
clk_sys => v_osd_end[9].CLK
clk_sys => v_osd_end[10].CLK
clk_sys => v_osd_start[0].CLK
clk_sys => v_osd_start[1].CLK
clk_sys => v_osd_start[2].CLK
clk_sys => v_osd_start[3].CLK
clk_sys => v_osd_start[4].CLK
clk_sys => v_osd_start[5].CLK
clk_sys => v_osd_start[6].CLK
clk_sys => v_osd_start[7].CLK
clk_sys => v_osd_start[8].CLK
clk_sys => v_osd_start[9].CLK
clk_sys => v_osd_start[10].CLK
clk_sys => h_osd_end[0].CLK
clk_sys => h_osd_end[1].CLK
clk_sys => h_osd_end[2].CLK
clk_sys => h_osd_end[3].CLK
clk_sys => h_osd_end[4].CLK
clk_sys => h_osd_end[5].CLK
clk_sys => h_osd_end[6].CLK
clk_sys => h_osd_end[7].CLK
clk_sys => h_osd_end[8].CLK
clk_sys => h_osd_end[9].CLK
clk_sys => h_osd_end[10].CLK
clk_sys => h_osd_start[0].CLK
clk_sys => h_osd_start[1].CLK
clk_sys => h_osd_start[2].CLK
clk_sys => h_osd_start[3].CLK
clk_sys => h_osd_start[4].CLK
clk_sys => h_osd_start[5].CLK
clk_sys => h_osd_start[6].CLK
clk_sys => h_osd_start[7].CLK
clk_sys => h_osd_start[8].CLK
clk_sys => h_osd_start[9].CLK
clk_sys => h_osd_start[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_low[10].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vs_high[10].CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => v_cnt[10].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_low[10].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => hs_high[10].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => h_cnt[10].CLK
clk_sys => hsD.CLK
clk_sys => cedetect.pixsz[0].CLK
clk_sys => cedetect.pixsz[1].CLK
clk_sys => cedetect.pixsz[2].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => cedetect.pixcnt[0].CLK
clk_sys => cedetect.pixcnt[1].CLK
clk_sys => cedetect.pixcnt[2].CLK
clk_sys => cedetect.hs.CLK
clk_sys => cedetect.cnt[0].CLK
clk_sys => cedetect.cnt[1].CLK
clk_sys => cedetect.cnt[2].CLK
clk_sys => cedetect.cnt[3].CLK
clk_sys => cedetect.cnt[4].CLK
clk_sys => cedetect.cnt[5].CLK
clk_sys => cedetect.cnt[6].CLK
clk_sys => cedetect.cnt[7].CLK
clk_sys => cedetect.cnt[8].CLK
clk_sys => cedetect.cnt[9].CLK
clk_sys => cedetect.cnt[10].CLK
clk_sys => cedetect.cnt[11].CLK
clk_sys => cedetect.cnt[12].CLK
clk_sys => cedetect.cnt[13].CLK
clk_sys => cedetect.cnt[14].CLK
clk_sys => cedetect.cnt[15].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => bcnt[11].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => bcnt[11].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HBlank => ~NO_FANOUT~
VBlank => ~NO_FANOUT~
HSync => always2.IN1
HSync => osd_de.IN1
HSync => cedetect.hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|cofi:cofi
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => green_out[4]~reg0.CLK
clk => green_out[5]~reg0.CLK
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => blue_out[4]~reg0.CLK
clk => blue_out[5]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
clk => red_out[4]~reg0.CLK
clk => red_out[5]~reg0.CLK
clk => green_last[1].CLK
clk => green_last[2].CLK
clk => green_last[3].CLK
clk => green_last[4].CLK
clk => green_last[5].CLK
clk => blue_last[1].CLK
clk => blue_last[2].CLK
clk => blue_last[3].CLK
clk => blue_last[4].CLK
clk => blue_last[5].CLK
clk => red_last[1].CLK
clk => red_last[2].CLK
clk => red_last[3].CLK
clk => red_last[4].CLK
clk => red_last[5].CLK
clk => hs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => vblank_out~reg0.CLK
clk => hblank_out~reg0.CLK
clk => pix_ce_out~reg0.CLK
pix_ce => ce.DATAB
pix_ce => pix_ce_out.DATAB
enable => ce.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
hblank => hblank_out~reg0.DATAIN
vblank => vblank_out~reg0.DATAIN
hs => hs_out~reg0.DATAIN
vs => vs_out~reg0.DATAIN
red[0] => color_blend.DATAB
red[0] => red_out.DATAA
red[1] => Add0.IN5
red[1] => color_blend.DATAB
red[1] => red_out.DATAA
red[1] => red_last[1].DATAIN
red[2] => Add0.IN4
red[2] => color_blend.DATAB
red[2] => red_out.DATAA
red[2] => red_last[2].DATAIN
red[3] => Add0.IN3
red[3] => color_blend.DATAB
red[3] => red_out.DATAA
red[3] => red_last[3].DATAIN
red[4] => Add0.IN2
red[4] => color_blend.DATAB
red[4] => red_out.DATAA
red[4] => red_last[4].DATAIN
red[5] => Add0.IN1
red[5] => color_blend.DATAB
red[5] => red_out.DATAA
red[5] => red_last[5].DATAIN
green[0] => color_blend.DATAB
green[0] => green_out.DATAA
green[1] => Add2.IN5
green[1] => color_blend.DATAB
green[1] => green_out.DATAA
green[1] => green_last[1].DATAIN
green[2] => Add2.IN4
green[2] => color_blend.DATAB
green[2] => green_out.DATAA
green[2] => green_last[2].DATAIN
green[3] => Add2.IN3
green[3] => color_blend.DATAB
green[3] => green_out.DATAA
green[3] => green_last[3].DATAIN
green[4] => Add2.IN2
green[4] => color_blend.DATAB
green[4] => green_out.DATAA
green[4] => green_last[4].DATAIN
green[5] => Add2.IN1
green[5] => color_blend.DATAB
green[5] => green_out.DATAA
green[5] => green_last[5].DATAIN
blue[0] => color_blend.DATAB
blue[0] => blue_out.DATAA
blue[1] => Add1.IN5
blue[1] => color_blend.DATAB
blue[1] => blue_out.DATAA
blue[1] => blue_last[1].DATAIN
blue[2] => Add1.IN4
blue[2] => color_blend.DATAB
blue[2] => blue_out.DATAA
blue[2] => blue_last[2].DATAIN
blue[3] => Add1.IN3
blue[3] => color_blend.DATAB
blue[3] => blue_out.DATAA
blue[3] => blue_last[3].DATAIN
blue[4] => Add1.IN2
blue[4] => color_blend.DATAB
blue[4] => blue_out.DATAA
blue[4] => blue_last[4].DATAIN
blue[5] => Add1.IN1
blue[5] => color_blend.DATAB
blue[5] => blue_out.DATAA
blue[5] => blue_last[5].DATAIN
hblank_out <= hblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_out <= vblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_ce_out <= pix_ce_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|video_cleaner:video_cleaner
clk_vid => clk_vid.IN2
ce_pix => HBlank_out.OUTPUTSELECT
ce_pix => VGA_HS.OUTPUTSELECT
ce_pix => VGA_VS.OUTPUTSELECT
ce_pix => VGA_R.OUTPUTSELECT
ce_pix => VGA_R.OUTPUTSELECT
ce_pix => VGA_R.OUTPUTSELECT
ce_pix => VGA_R.OUTPUTSELECT
ce_pix => VGA_R.OUTPUTSELECT
ce_pix => VGA_R.OUTPUTSELECT
ce_pix => VGA_G.OUTPUTSELECT
ce_pix => VGA_G.OUTPUTSELECT
ce_pix => VGA_G.OUTPUTSELECT
ce_pix => VGA_G.OUTPUTSELECT
ce_pix => VGA_G.OUTPUTSELECT
ce_pix => VGA_G.OUTPUTSELECT
ce_pix => VGA_B.OUTPUTSELECT
ce_pix => VGA_B.OUTPUTSELECT
ce_pix => VGA_B.OUTPUTSELECT
ce_pix => VGA_B.OUTPUTSELECT
ce_pix => VGA_B.OUTPUTSELECT
ce_pix => VGA_B.OUTPUTSELECT
ce_pix => VBlank_out.OUTPUTSELECT
enable => HBlank_out.OUTPUTSELECT
enable => VBlank_out.OUTPUTSELECT
enable => VGA_HS.OUTPUTSELECT
enable => VGA_VS.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_R.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_G.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
enable => VGA_B.OUTPUTSELECT
R[0] => VGA_R.DATAB
R[0] => VGA_R.DATAB
R[1] => VGA_R.DATAB
R[1] => VGA_R.DATAB
R[2] => VGA_R.DATAB
R[2] => VGA_R.DATAB
R[3] => VGA_R.DATAB
R[3] => VGA_R.DATAB
R[4] => VGA_R.DATAB
R[4] => VGA_R.DATAB
R[5] => VGA_R.DATAB
R[5] => VGA_R.DATAB
G[0] => VGA_G.DATAB
G[0] => VGA_G.DATAB
G[1] => VGA_G.DATAB
G[1] => VGA_G.DATAB
G[2] => VGA_G.DATAB
G[2] => VGA_G.DATAB
G[3] => VGA_G.DATAB
G[3] => VGA_G.DATAB
G[4] => VGA_G.DATAB
G[4] => VGA_G.DATAB
G[5] => VGA_G.DATAB
G[5] => VGA_G.DATAB
B[0] => VGA_B.DATAB
B[0] => VGA_B.DATAB
B[1] => VGA_B.DATAB
B[1] => VGA_B.DATAB
B[2] => VGA_B.DATAB
B[2] => VGA_B.DATAB
B[3] => VGA_B.DATAB
B[3] => VGA_B.DATAB
B[4] => VGA_B.DATAB
B[4] => VGA_B.DATAB
B[5] => VGA_B.DATAB
B[5] => VGA_B.DATAB
HSync => HSync.IN1
VSync => VSync.IN1
HBlank => hbl.IN1
HBlank => HBlank_out.DATAB
VBlank => vbl.IN1
VBlank => VBlank_out.DATAB
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
HBlank_out <= HBlank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
VBlank_out <= VBlank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|video_cleaner:video_cleaner|s_fix:sync_v
clk => pol.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => pos[0].CLK
clk => pos[1].CLK
clk => pos[2].CLK
clk => pos[3].CLK
clk => pos[4].CLK
clk => pos[5].CLK
clk => pos[6].CLK
clk => pos[7].CLK
clk => pos[8].CLK
clk => pos[9].CLK
clk => pos[10].CLK
clk => pos[11].CLK
clk => pos[12].CLK
clk => pos[13].CLK
clk => pos[14].CLK
clk => pos[15].CLK
clk => pos[16].CLK
clk => pos[17].CLK
clk => pos[18].CLK
clk => pos[19].CLK
clk => pos[20].CLK
clk => pos[21].CLK
clk => pos[22].CLK
clk => pos[23].CLK
clk => pos[24].CLK
clk => pos[25].CLK
clk => pos[26].CLK
clk => pos[27].CLK
clk => pos[28].CLK
clk => pos[29].CLK
clk => pos[30].CLK
clk => pos[31].CLK
clk => neg[0].CLK
clk => neg[1].CLK
clk => neg[2].CLK
clk => neg[3].CLK
clk => neg[4].CLK
clk => neg[5].CLK
clk => neg[6].CLK
clk => neg[7].CLK
clk => neg[8].CLK
clk => neg[9].CLK
clk => neg[10].CLK
clk => neg[11].CLK
clk => neg[12].CLK
clk => neg[13].CLK
clk => neg[14].CLK
clk => neg[15].CLK
clk => neg[16].CLK
clk => neg[17].CLK
clk => neg[18].CLK
clk => neg[19].CLK
clk => neg[20].CLK
clk => neg[21].CLK
clk => neg[22].CLK
clk => neg[23].CLK
clk => neg[24].CLK
clk => neg[25].CLK
clk => neg[26].CLK
clk => neg[27].CLK
clk => neg[28].CLK
clk => neg[29].CLK
clk => neg[30].CLK
clk => neg[31].CLK
clk => s2.CLK
clk => s1.CLK
sync_in => sync_out.IN1
sync_in => s1.DATAIN
sync_out <= sync_out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|video_cleaner:video_cleaner|s_fix:sync_h
clk => pol.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => pos[0].CLK
clk => pos[1].CLK
clk => pos[2].CLK
clk => pos[3].CLK
clk => pos[4].CLK
clk => pos[5].CLK
clk => pos[6].CLK
clk => pos[7].CLK
clk => pos[8].CLK
clk => pos[9].CLK
clk => pos[10].CLK
clk => pos[11].CLK
clk => pos[12].CLK
clk => pos[13].CLK
clk => pos[14].CLK
clk => pos[15].CLK
clk => pos[16].CLK
clk => pos[17].CLK
clk => pos[18].CLK
clk => pos[19].CLK
clk => pos[20].CLK
clk => pos[21].CLK
clk => pos[22].CLK
clk => pos[23].CLK
clk => pos[24].CLK
clk => pos[25].CLK
clk => pos[26].CLK
clk => pos[27].CLK
clk => pos[28].CLK
clk => pos[29].CLK
clk => pos[30].CLK
clk => pos[31].CLK
clk => neg[0].CLK
clk => neg[1].CLK
clk => neg[2].CLK
clk => neg[3].CLK
clk => neg[4].CLK
clk => neg[5].CLK
clk => neg[6].CLK
clk => neg[7].CLK
clk => neg[8].CLK
clk => neg[9].CLK
clk => neg[10].CLK
clk => neg[11].CLK
clk => neg[12].CLK
clk => neg[13].CLK
clk => neg[14].CLK
clk => neg[15].CLK
clk => neg[16].CLK
clk => neg[17].CLK
clk => neg[18].CLK
clk => neg[19].CLK
clk => neg[20].CLK
clk => neg[21].CLK
clk => neg[22].CLK
clk => neg[23].CLK
clk => neg[24].CLK
clk => neg[25].CLK
clk => neg[26].CLK
clk => neg[27].CLK
clk => neg[28].CLK
clk => neg[29].CLK
clk => neg[30].CLK
clk => neg[31].CLK
clk => s2.CLK
clk => s1.CLK
sync_in => sync_out.IN1
sync_in => s1.DATAIN
sync_out <= sync_out.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => y[8].CLK
clk => y[9].CLK
clk => y[10].CLK
clk => y[11].CLK
clk => y[12].CLK
clk => y[13].CLK
clk => vb_out~reg0.CLK
clk => hb_out~reg0.CLK
clk => pixel_out~reg0.CLK
clk => cs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => hs_out~reg0.CLK
clk => b_r[0].CLK
clk => b_r[1].CLK
clk => b_r[2].CLK
clk => b_r[3].CLK
clk => b_r[4].CLK
clk => b_r[5].CLK
clk => b_r[6].CLK
clk => b_r[7].CLK
clk => b_r[8].CLK
clk => b_r[9].CLK
clk => b_r[10].CLK
clk => b_r[11].CLK
clk => b_r[12].CLK
clk => b_r[13].CLK
clk => g_r[0].CLK
clk => g_r[1].CLK
clk => g_r[2].CLK
clk => g_r[3].CLK
clk => g_r[4].CLK
clk => g_r[5].CLK
clk => g_r[6].CLK
clk => g_r[7].CLK
clk => g_r[8].CLK
clk => g_r[9].CLK
clk => g_r[10].CLK
clk => g_r[11].CLK
clk => g_r[12].CLK
clk => g_r[13].CLK
clk => r_r[0].CLK
clk => r_r[1].CLK
clk => r_r[2].CLK
clk => r_r[3].CLK
clk => r_r[4].CLK
clk => r_r[5].CLK
clk => r_r[6].CLK
clk => r_r[7].CLK
clk => r_r[8].CLK
clk => r_r[9].CLK
clk => r_r[10].CLK
clk => r_r[11].CLK
clk => r_r[12].CLK
clk => r_r[13].CLK
clk => b_b[0].CLK
clk => b_b[1].CLK
clk => b_b[2].CLK
clk => b_b[3].CLK
clk => b_b[4].CLK
clk => b_b[5].CLK
clk => b_b[6].CLK
clk => b_b[7].CLK
clk => b_b[8].CLK
clk => b_b[9].CLK
clk => b_b[10].CLK
clk => b_b[11].CLK
clk => b_b[12].CLK
clk => b_b[13].CLK
clk => g_b[0].CLK
clk => g_b[1].CLK
clk => g_b[2].CLK
clk => g_b[3].CLK
clk => g_b[4].CLK
clk => g_b[5].CLK
clk => g_b[6].CLK
clk => g_b[7].CLK
clk => g_b[8].CLK
clk => g_b[9].CLK
clk => g_b[10].CLK
clk => g_b[11].CLK
clk => g_b[12].CLK
clk => g_b[13].CLK
clk => r_b[0].CLK
clk => r_b[1].CLK
clk => r_b[2].CLK
clk => r_b[3].CLK
clk => r_b[4].CLK
clk => r_b[5].CLK
clk => r_b[6].CLK
clk => r_b[7].CLK
clk => r_b[8].CLK
clk => r_b[9].CLK
clk => r_b[10].CLK
clk => r_b[11].CLK
clk => r_b[12].CLK
clk => r_b[13].CLK
clk => b_y[0].CLK
clk => b_y[1].CLK
clk => b_y[2].CLK
clk => b_y[3].CLK
clk => b_y[4].CLK
clk => b_y[5].CLK
clk => b_y[6].CLK
clk => b_y[7].CLK
clk => b_y[8].CLK
clk => b_y[9].CLK
clk => b_y[10].CLK
clk => b_y[11].CLK
clk => b_y[12].CLK
clk => b_y[13].CLK
clk => g_y[0].CLK
clk => g_y[1].CLK
clk => g_y[2].CLK
clk => g_y[3].CLK
clk => g_y[4].CLK
clk => g_y[5].CLK
clk => g_y[6].CLK
clk => g_y[7].CLK
clk => g_y[8].CLK
clk => g_y[9].CLK
clk => g_y[10].CLK
clk => g_y[11].CLK
clk => g_y[12].CLK
clk => g_y[13].CLK
clk => r_y[0].CLK
clk => r_y[1].CLK
clk => r_y[2].CLK
clk => r_y[3].CLK
clk => r_y[4].CLK
clk => r_y[5].CLK
clk => r_y[6].CLK
clk => r_y[7].CLK
clk => r_y[8].CLK
clk => r_y[9].CLK
clk => r_y[10].CLK
clk => r_y[11].CLK
clk => r_y[12].CLK
clk => r_y[13].CLK
clk => vb_d.CLK
clk => hb_d.CLK
clk => pixel_d.CLK
clk => cs_d.CLK
clk => vs_d.CLK
clk => hs_d.CLK
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => b_r[12].ENA
ena => b_r[11].ENA
ena => b_r[10].ENA
ena => b_r[9].ENA
ena => b_r[8].ENA
ena => b_r[7].ENA
ena => b_r[6].ENA
ena => b_r[0].ENA
ena => b_r[5].ENA
ena => b_r[4].ENA
ena => b_r[3].ENA
ena => b_r[2].ENA
ena => b_r[1].ENA
ena => b_r[13].ENA
ena => g_r[0].ENA
ena => g_r[1].ENA
ena => g_r[2].ENA
ena => g_r[3].ENA
ena => g_r[4].ENA
ena => g_r[5].ENA
ena => g_r[6].ENA
ena => g_r[7].ENA
ena => g_r[8].ENA
ena => g_r[9].ENA
ena => g_r[10].ENA
ena => g_r[11].ENA
ena => g_r[12].ENA
ena => g_r[13].ENA
ena => r_r[0].ENA
ena => r_r[1].ENA
ena => r_r[2].ENA
ena => r_r[3].ENA
ena => r_r[4].ENA
ena => r_r[5].ENA
ena => r_r[6].ENA
ena => r_r[7].ENA
ena => b_b[0].ENA
ena => b_b[1].ENA
ena => b_b[2].ENA
ena => b_b[3].ENA
ena => b_b[4].ENA
ena => b_b[5].ENA
ena => b_b[6].ENA
ena => b_b[7].ENA
ena => g_b[0].ENA
ena => g_b[1].ENA
ena => g_b[2].ENA
ena => g_b[3].ENA
ena => g_b[4].ENA
ena => g_b[5].ENA
ena => g_b[6].ENA
ena => g_b[7].ENA
ena => g_b[8].ENA
ena => g_b[9].ENA
ena => g_b[10].ENA
ena => g_b[11].ENA
ena => g_b[12].ENA
ena => g_b[13].ENA
ena => r_b[0].ENA
ena => r_b[1].ENA
ena => r_b[2].ENA
ena => r_b[3].ENA
ena => r_b[4].ENA
ena => r_b[5].ENA
ena => r_b[6].ENA
ena => r_b[7].ENA
ena => r_b[8].ENA
ena => r_b[9].ENA
ena => r_b[10].ENA
ena => r_b[11].ENA
ena => r_b[12].ENA
ena => r_b[13].ENA
ena => b_y[0].ENA
ena => b_y[1].ENA
ena => b_y[2].ENA
ena => b_y[3].ENA
ena => b_y[4].ENA
ena => b_y[5].ENA
ena => b_y[6].ENA
ena => b_y[7].ENA
ena => b_y[8].ENA
ena => b_y[9].ENA
ena => b_y[10].ENA
ena => b_y[11].ENA
ena => b_y[12].ENA
ena => b_y[13].ENA
ena => g_y[0].ENA
ena => g_y[1].ENA
ena => g_y[2].ENA
ena => g_y[3].ENA
ena => g_y[4].ENA
ena => g_y[5].ENA
ena => g_y[6].ENA
ena => g_y[7].ENA
ena => r_y[0].ENA
ena => r_y[1].ENA
ena => r_y[2].ENA
ena => r_y[3].ENA
ena => r_y[4].ENA
ena => r_y[5].ENA
ena => r_y[6].ENA
ena => r_y[7].ENA
ena => r_y[8].ENA
ena => r_y[9].ENA
ena => r_y[10].ENA
ena => r_y[11].ENA
ena => r_y[12].ENA
ena => r_y[13].ENA
red_in[0] => Mult0.IN12
red_in[0] => Mult3.IN11
red_in[0] => r_r.DATAA
red_in[0] => r_r[7].DATAIN
red_in[1] => Mult0.IN11
red_in[1] => Mult3.IN10
red_in[1] => r_r.DATAA
red_in[1] => r_r.DATAB
red_in[2] => Mult0.IN10
red_in[2] => Mult3.IN9
red_in[2] => r_r.DATAA
red_in[2] => r_r.DATAB
red_in[3] => Mult0.IN9
red_in[3] => Mult3.IN8
red_in[3] => r_r.DATAA
red_in[3] => r_r.DATAB
red_in[4] => Mult0.IN8
red_in[4] => Mult3.IN7
red_in[4] => r_r.DATAA
red_in[4] => r_r.DATAB
red_in[5] => Mult0.IN7
red_in[5] => Mult3.IN6
red_in[5] => r_r.DATAA
red_in[5] => r_r.DATAB
green_in[0] => Mult1.IN13
green_in[0] => Mult4.IN12
green_in[0] => Mult5.IN12
green_in[0] => g_y.DATAA
green_in[1] => Mult1.IN12
green_in[1] => Mult4.IN11
green_in[1] => Mult5.IN11
green_in[1] => g_y.DATAA
green_in[2] => Mult1.IN11
green_in[2] => Mult4.IN10
green_in[2] => Mult5.IN10
green_in[2] => g_y.DATAA
green_in[3] => Mult1.IN10
green_in[3] => Mult4.IN9
green_in[3] => Mult5.IN9
green_in[3] => g_y.DATAA
green_in[4] => Mult1.IN9
green_in[4] => Mult4.IN8
green_in[4] => Mult5.IN8
green_in[4] => g_y.DATAA
green_in[5] => Mult1.IN8
green_in[5] => Mult4.IN7
green_in[5] => Mult5.IN7
green_in[5] => g_y.DATAA
blue_in[0] => Mult2.IN10
blue_in[0] => Add0.IN12
blue_in[0] => b_b.DATAA
blue_in[0] => b_r[2].DATAIN
blue_in[0] => b_b[7].DATAIN
blue_in[1] => Mult2.IN9
blue_in[1] => Add0.IN11
blue_in[1] => b_b.DATAA
blue_in[1] => b_b.DATAB
blue_in[1] => b_r[3].DATAIN
blue_in[2] => Mult2.IN8
blue_in[2] => Add0.IN9
blue_in[2] => Add0.IN10
blue_in[2] => b_b.DATAA
blue_in[2] => b_b.DATAB
blue_in[3] => Mult2.IN7
blue_in[3] => Add0.IN7
blue_in[3] => Add0.IN8
blue_in[3] => b_b.DATAA
blue_in[3] => b_b.DATAB
blue_in[4] => Mult2.IN6
blue_in[4] => Add0.IN5
blue_in[4] => Add0.IN6
blue_in[4] => b_b.DATAA
blue_in[4] => b_b.DATAB
blue_in[5] => Mult2.IN5
blue_in[5] => Add0.IN3
blue_in[5] => Add0.IN4
blue_in[5] => b_b.DATAA
blue_in[5] => b_b.DATAB
hs_in => hs_d.DATAIN
vs_in => vs_d.DATAIN
hb_in => hb_d.DATAIN
vb_in => vb_d.DATAIN
cs_in => cs_d.DATAIN
pixel_in => pixel_d.DATAIN
red_out[0] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= y[9].DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= y[10].DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= y[11].DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= y[12].DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= y[13].DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hb_out <= hb_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vb_out <= vb_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_out <= cs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out <= pixel_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cassette:CASReader
clk => clk.IN1
play => state.OUTPUTSELECT
play => state.OUTPUTSELECT
play => state.OUTPUTSELECT
play => state.OUTPUTSELECT
play => state.OUTPUTSELECT
play => state.OUTPUTSELECT
play => state.OUTPUTSELECT
play => state.OUTPUTSELECT
play => sdram_rd.OUTPUTSELECT
play => svi_cnt.OUTPUTSELECT
play => svi_cnt.OUTPUTSELECT
play => svi_cnt.OUTPUTSELECT
play => svi_cnt.OUTPUTSELECT
play => svi_cnt.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => ibyte.OUTPUTSELECT
play => sq_start.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => sdram_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => blk_addr.OUTPUTSELECT
play => always0.IN1
play => always0.IN1
play => ffplay.DATAIN
rewind => always0.IN1
rewind => ffrewind.DATAIN
reset => sq_start.OUTPUTSELECT
reset => ibyte[0].OUTPUTSELECT
reset => ibyte[1].OUTPUTSELECT
reset => ibyte[2].OUTPUTSELECT
reset => ibyte[3].OUTPUTSELECT
reset => ibyte[4].OUTPUTSELECT
reset => ibyte[5].OUTPUTSELECT
reset => ibyte[6].OUTPUTSELECT
reset => ibyte[7].OUTPUTSELECT
reset => sdram_addr[0]~reg0.ACLR
reset => sdram_addr[1]~reg0.ACLR
reset => sdram_addr[2]~reg0.ACLR
reset => sdram_addr[3]~reg0.ACLR
reset => sdram_addr[4]~reg0.ACLR
reset => sdram_addr[5]~reg0.ACLR
reset => sdram_addr[6]~reg0.ACLR
reset => sdram_addr[7]~reg0.ACLR
reset => sdram_addr[8]~reg0.ACLR
reset => sdram_addr[9]~reg0.ACLR
reset => sdram_addr[10]~reg0.ACLR
reset => sdram_addr[11]~reg0.ACLR
reset => sdram_addr[12]~reg0.ACLR
reset => sdram_addr[13]~reg0.ACLR
reset => sdram_addr[14]~reg0.ACLR
reset => sdram_addr[15]~reg0.ACLR
reset => sdram_addr[16]~reg0.ACLR
reset => sdram_addr[17]~reg0.ACLR
reset => sdram_addr[18]~reg0.ACLR
reset => sdram_addr[19]~reg0.ACLR
reset => sdram_addr[20]~reg0.ACLR
reset => blk_addr[0].ACLR
reset => blk_addr[1].ACLR
reset => blk_addr[2].ACLR
reset => blk_addr[3].ACLR
reset => blk_addr[4].ACLR
reset => blk_addr[5].ACLR
reset => blk_addr[6].ACLR
reset => blk_addr[7].ACLR
reset => blk_addr[8].ACLR
reset => blk_addr[9].ACLR
reset => blk_addr[10].ACLR
reset => blk_addr[11].ACLR
reset => blk_addr[12].ACLR
reset => blk_addr[13].ACLR
reset => blk_addr[14].ACLR
reset => blk_addr[15].ACLR
reset => blk_addr[16].ACLR
reset => blk_addr[17].ACLR
reset => blk_addr[18].ACLR
reset => blk_addr[19].ACLR
reset => blk_addr[20].ACLR
reset => state~4.DATAIN
reset => ffplay.ENA
reset => ffrewind.ENA
reset => ffsdram_available.ENA
reset => ffsdram_ready.ENA
reset => sdram_rd~reg0.ENA
reset => svi_cnt[4].ENA
reset => svi_cnt[3].ENA
reset => svi_cnt[2].ENA
reset => svi_cnt[1].ENA
reset => svi_cnt[0].ENA
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= sdram_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= sdram_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= sdram_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= sdram_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= sdram_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= sdram_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= sdram_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= sdram_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[0] => ibyte.DATAB
sdram_data[1] => ibyte.DATAB
sdram_data[2] => ibyte.DATAB
sdram_data[3] => ibyte.DATAB
sdram_data[4] => ibyte.DATAB
sdram_data[5] => ibyte.DATAB
sdram_data[6] => ibyte.DATAB
sdram_data[7] => ibyte.DATAB
sdram_rd <= sdram_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_available => always0.IN1
sdram_available => ffsdram_available.DATAIN
sdram_ready => always0.IN1
sdram_ready => ffsdram_ready.DATAIN
data <= square_gen:sq.dout
status[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SVI328|cassette:CASReader|square_gen:sq
clk => pulse.CLK
clk => div[0].CLK
clk => div[1].CLK
clk => div[2].CLK
clk => div[3].CLK
clk => div[4].CLK
clk => div[5].CLK
clk => div[6].CLK
clk => div[7].CLK
clk => div[8].CLK
clk => div[9].CLK
clk => div[10].CLK
clk => div[11].CLK
clk => div[12].CLK
clk => div[13].CLK
clk => div[14].CLK
clk => div[15].CLK
clk => div[16].CLK
clk => div[17].CLK
clk => div[18].CLK
clk => div[19].CLK
clk => div[20].CLK
clk => div[21].CLK
clk => div[22].CLK
clk => div[23].CLK
start => data[0].ALOAD
start => data[1].ALOAD
start => data[2].ALOAD
start => data[3].ALOAD
start => data[4].ALOAD
start => data[5].ALOAD
start => data[6].ALOAD
start => data[7].ALOAD
start => data[8].ALOAD
start => nbit[0].ACLR
start => nbit[1].ACLR
start => nbit[2].ACLR
start => nbit[3].ACLR
start => done~reg0.ACLR
start => en.PRESET
start => div[0].ACLR
start => div[1].ACLR
start => div[2].ACLR
start => div[3].ACLR
start => div[4].ACLR
start => div[5].ACLR
start => div[6].ACLR
start => div[7].ACLR
start => div[8].ACLR
start => div[9].ACLR
start => div[10].ACLR
start => div[11].ACLR
start => div[12].ACLR
start => div[13].ACLR
start => div[14].ACLR
start => div[15].ACLR
start => div[16].ACLR
start => div[17].ACLR
start => div[18].ACLR
start => div[19].ACLR
start => div[20].ACLR
start => div[21].ACLR
start => div[22].ACLR
start => div[23].ACLR
start => cnt[0].ENA
start => pulse.ENA
start => cnt[1].ENA
din[0] => data.DATAA
din[0] => data.DATAB
din[1] => data.DATAA
din[1] => data.DATAB
din[2] => data.DATAA
din[2] => data.DATAB
din[3] => data.DATAA
din[3] => data.DATAB
din[4] => data.DATAA
din[4] => data.DATAB
din[5] => data.DATAA
din[5] => data.DATAB
din[6] => data.DATAA
din[6] => data.DATAB
din[7] => data.DATAA
din[7] => data.DATAB
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => data.OUTPUTSELECT
extend => Add3.IN0
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


