

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'
================================================================
* Date:           Fri Jun  7 17:45:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      400|      400|  4.000 us|  4.000 us|  400|  400|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1_VITIS_LOOP_65_2  |      398|      398|         4|          1|          1|   396|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       46|      213|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_6ns_6ns_9_4_1_U23  |mac_muladd_4ns_6ns_6ns_9_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_190_p2     |         +|   0|  0|  16|           9|           4|
    |add_ln63_2_fu_132_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln63_fu_184_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln65_fu_159_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln70_fu_226_p2       |         +|   0|  0|  16|           9|           1|
    |icmp_ln63_fu_126_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln65_fu_141_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln63_1_fu_147_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln63_2_fu_203_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln63_3_fu_214_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln63_fu_196_p3    |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 123|          55|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten23_load  |   9|          2|    9|         18|
    |i_fu_52                                 |   9|          2|    4|          8|
    |idx_1_fu_60                             |   9|          2|    9|         18|
    |idx_fu_56                               |   9|          2|    9|         18|
    |indvar_flatten23_fu_68                  |   9|          2|    9|         18|
    |k_fu_64                                 |   9|          2|    6|         12|
    |y_WEN_A                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |i_fu_52                           |  4|   0|    4|          0|
    |icmp_ln65_reg_304                 |  1|   0|    1|          0|
    |icmp_ln65_reg_304_pp0_iter1_reg   |  1|   0|    1|          0|
    |idx_1_fu_60                       |  9|   0|    9|          0|
    |idx_fu_56                         |  9|   0|    9|          0|
    |indvar_flatten23_fu_68            |  9|   0|    9|          0|
    |k_fu_64                           |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 46|   0|   46|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|y_Addr_A         |  out|   32|        bram|                                                                   y|         array|
|y_EN_A           |  out|    1|        bram|                                                                   y|         array|
|y_WEN_A          |  out|    2|        bram|                                                                   y|         array|
|y_Din_A          |  out|   16|        bram|                                                                   y|         array|
|y_Dout_A         |   in|   16|        bram|                                                                   y|         array|
|tmpy_V_address0  |  out|    9|   ap_memory|                                                              tmpy_V|         array|
|tmpy_V_ce0       |  out|    1|   ap_memory|                                                              tmpy_V|         array|
|tmpy_V_q0        |   in|   11|   ap_memory|                                                              tmpy_V|         array|
+-----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx_1 = alloca i32 1"   --->   Operation 9 'alloca' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten23"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %idx_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %idx"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i9 %indvar_flatten23" [../../src/tomatrix.cpp:63]   --->   Operation 19 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%icmp_ln63 = icmp_eq  i9 %indvar_flatten23_load, i9 396" [../../src/tomatrix.cpp:63]   --->   Operation 21 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.90ns)   --->   "%add_ln63_2 = add i9 %indvar_flatten23_load, i9 1" [../../src/tomatrix.cpp:63]   --->   Operation 22 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split3, void %_Z9tomatrixIP6ap_intILi16EEPA1_A44_S0_.exit.exitStub" [../../src/tomatrix.cpp:63]   --->   Operation 23 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../../src/tomatrix.cpp:65]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%icmp_ln65 = icmp_eq  i4 %i_load, i4 9" [../../src/tomatrix.cpp:65]   --->   Operation 25 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.18ns)   --->   "%select_ln63_1 = select i1 %icmp_ln65, i4 0, i4 %i_load" [../../src/tomatrix.cpp:63]   --->   Operation 26 'select' 'select_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %select_ln63_1" [../../src/tomatrix.cpp:69]   --->   Operation 27 'zext' 'zext_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln69)   --->   "%mul_ln69 = mul i9 %zext_ln69, i9 44" [../../src/tomatrix.cpp:69]   --->   Operation 28 'mul' 'mul_ln69' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%add_ln65 = add i4 %select_ln63_1, i4 1" [../../src/tomatrix.cpp:65]   --->   Operation 29 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln63 = store i9 %add_ln63_2, i9 %indvar_flatten23" [../../src/tomatrix.cpp:63]   --->   Operation 30 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln65 = store i4 %add_ln65, i4 %i" [../../src/tomatrix.cpp:65]   --->   Operation 31 'store' 'store_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 32 [2/3] (1.08ns) (grouped into DSP with root node add_ln69)   --->   "%mul_ln69 = mul i9 %zext_ln69, i9 44" [../../src/tomatrix.cpp:69]   --->   Operation 32 'mul' 'mul_ln69' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.65>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%idx_load = load i9 %idx" [../../src/tomatrix.cpp:63]   --->   Operation 33 'load' 'idx_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%idx_1_load = load i9 %idx_1" [../../src/tomatrix.cpp:63]   --->   Operation 34 'load' 'idx_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [../../src/tomatrix.cpp:63]   --->   Operation 35 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln63 = add i6 %k_load, i6 1" [../../src/tomatrix.cpp:63]   --->   Operation 36 'add' 'add_ln63' <Predicate = (icmp_ln65)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.90ns)   --->   "%add_ln63_1 = add i9 %idx_1_load, i9 9" [../../src/tomatrix.cpp:63]   --->   Operation 37 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%select_ln63 = select i1 %icmp_ln65, i9 %add_ln63_1, i9 %idx_load" [../../src/tomatrix.cpp:63]   --->   Operation 38 'select' 'select_ln63' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.36ns)   --->   "%select_ln63_2 = select i1 %icmp_ln65, i6 %add_ln63, i6 %k_load" [../../src/tomatrix.cpp:63]   --->   Operation 39 'select' 'select_ln63_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%select_ln63_2_cast = zext i6 %select_ln63_2" [../../src/tomatrix.cpp:63]   --->   Operation 40 'zext' 'select_ln63_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%select_ln63_3 = select i1 %icmp_ln65, i9 %add_ln63_1, i9 %idx_1_load" [../../src/tomatrix.cpp:63]   --->   Operation 41 'select' 'select_ln63_3' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/3] (0.00ns) (grouped into DSP with root node add_ln69)   --->   "%mul_ln69 = mul i9 %zext_ln69, i9 44" [../../src/tomatrix.cpp:69]   --->   Operation 42 'mul' 'mul_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln69 = add i9 %mul_ln69, i9 %select_ln63_2_cast" [../../src/tomatrix.cpp:69]   --->   Operation 43 'add' 'add_ln69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%idx_5_cast = zext i9 %select_ln63" [../../src/tomatrix.cpp:63]   --->   Operation 44 'zext' 'idx_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmpy_V_addr = getelementptr i11 %tmpy_V, i64 0, i64 %idx_5_cast" [../../src/tomatrix.cpp:69]   --->   Operation 45 'getelementptr' 'tmpy_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.29ns)   --->   "%tmpy_V_load = load i9 %tmpy_V_addr" [../../src/tomatrix.cpp:69]   --->   Operation 46 'load' 'tmpy_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 396> <RAM>
ST_3 : Operation 47 [1/1] (0.90ns)   --->   "%add_ln70 = add i9 %select_ln63, i9 1" [../../src/tomatrix.cpp:70]   --->   Operation 47 'add' 'add_ln70' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln63 = store i6 %select_ln63_2, i6 %k" [../../src/tomatrix.cpp:63]   --->   Operation 48 'store' 'store_ln63' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln63 = store i9 %select_ln63_3, i9 %idx_1" [../../src/tomatrix.cpp:63]   --->   Operation 49 'store' 'store_ln63' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln70 = store i9 %add_ln70, i9 %idx" [../../src/tomatrix.cpp:70]   --->   Operation 50 'store' 'store_ln70' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_1_VITIS_LOOP_65_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 396, i64 396, i64 396"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln69 = add i9 %mul_ln69, i9 %select_ln63_2_cast" [../../src/tomatrix.cpp:69]   --->   Operation 54 'add' 'add_ln69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i9 %add_ln69" [../../src/tomatrix.cpp:69]   --->   Operation 55 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i64 0, i64 %zext_ln69_1" [../../src/tomatrix.cpp:69]   --->   Operation 56 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../src/tomatrix.cpp:62]   --->   Operation 57 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (1.29ns)   --->   "%tmpy_V_load = load i9 %tmpy_V_addr" [../../src/tomatrix.cpp:69]   --->   Operation 58 'load' 'tmpy_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 396> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i11 %tmpy_V_load" [../../src/tomatrix.cpp:69]   --->   Operation 59 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln69 = store i16 %sext_ln69, i9 %y_addr" [../../src/tomatrix.cpp:69]   --->   Operation 60 'store' 'store_ln69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 396> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ tmpy_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000]
idx                   (alloca           ) [ 01110]
idx_1                 (alloca           ) [ 01110]
k                     (alloca           ) [ 01110]
indvar_flatten23      (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten23_load (load             ) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
icmp_ln63             (icmp             ) [ 01110]
add_ln63_2            (add              ) [ 00000]
br_ln63               (br               ) [ 00000]
i_load                (load             ) [ 00000]
icmp_ln65             (icmp             ) [ 01110]
select_ln63_1         (select           ) [ 00000]
zext_ln69             (zext             ) [ 01110]
add_ln65              (add              ) [ 00000]
store_ln63            (store            ) [ 00000]
store_ln65            (store            ) [ 00000]
idx_load              (load             ) [ 00000]
idx_1_load            (load             ) [ 00000]
k_load                (load             ) [ 00000]
add_ln63              (add              ) [ 00000]
add_ln63_1            (add              ) [ 00000]
select_ln63           (select           ) [ 00000]
select_ln63_2         (select           ) [ 00000]
select_ln63_2_cast    (zext             ) [ 01001]
select_ln63_3         (select           ) [ 00000]
mul_ln69              (mul              ) [ 01001]
idx_5_cast            (zext             ) [ 00000]
tmpy_V_addr           (getelementptr    ) [ 01001]
add_ln70              (add              ) [ 00000]
store_ln63            (store            ) [ 00000]
store_ln63            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
empty                 (speclooptripcount) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
add_ln69              (add              ) [ 00000]
zext_ln69_1           (zext             ) [ 00000]
y_addr                (getelementptr    ) [ 00000]
specloopname_ln62     (specloopname     ) [ 00000]
tmpy_V_load           (load             ) [ 00000]
sext_ln69             (sext             ) [ 00000]
store_ln69            (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmpy_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpy_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_63_1_VITIS_LOOP_65_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="idx_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="idx_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="k_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten23_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten23/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmpy_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="9" slack="0"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpy_V_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpy_V_load/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="y_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln69_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="6" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="9" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvar_flatten23_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten23_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln63_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln63_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln65_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="select_ln63_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln69_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln65_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln63_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="9" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln65_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="idx_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="2"/>
<pin id="177" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="idx_1_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="2"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1_load/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="k_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="2"/>
<pin id="183" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln63_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln63_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln63_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln63_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="2"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln63_2_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln63_2_cast/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln63_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="0" index="1" bw="9" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_3/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="idx_5_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_5_cast/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln70_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln63_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="2"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln63_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="2"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln70_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="9" slack="2"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln69_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln69_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/4 "/>
</bind>
</comp>

<comp id="256" class="1007" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln69/1 add_ln69/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="272" class="1005" name="idx_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="279" class="1005" name="idx_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="k_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="293" class="1005" name="indvar_flatten23_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten23 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln63_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln65_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln69_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln69 "/>
</bind>
</comp>

<comp id="316" class="1005" name="select_ln63_2_cast_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="1"/>
<pin id="318" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63_2_cast "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmpy_V_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="1"/>
<pin id="323" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmpy_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="138" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="132" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="159" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="175" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="184" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="181" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="190" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="178" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="196" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="230"><net_src comp="196" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="203" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="214" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="226" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="254"><net_src comp="79" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="261"><net_src comp="155" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="210" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="268"><net_src comp="52" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="275"><net_src comp="56" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="282"><net_src comp="60" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="289"><net_src comp="64" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="296"><net_src comp="68" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="303"><net_src comp="126" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="141" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="314"><net_src comp="155" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="319"><net_src comp="210" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="324"><net_src comp="72" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {4 }
 - Input state : 
	Port: flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2 : y | {}
	Port: flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2 : tmpy_V | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten23_load : 1
		icmp_ln63 : 2
		add_ln63_2 : 2
		br_ln63 : 3
		i_load : 1
		icmp_ln65 : 2
		select_ln63_1 : 3
		zext_ln69 : 4
		mul_ln69 : 5
		add_ln65 : 4
		store_ln63 : 3
		store_ln65 : 5
	State 2
	State 3
		add_ln63 : 1
		add_ln63_1 : 1
		select_ln63 : 2
		select_ln63_2 : 2
		select_ln63_2_cast : 3
		select_ln63_3 : 2
		add_ln69 : 4
		idx_5_cast : 3
		tmpy_V_addr : 4
		tmpy_V_load : 5
		add_ln70 : 3
		store_ln63 : 3
		store_ln63 : 3
		store_ln70 : 4
	State 4
		zext_ln69_1 : 1
		y_addr : 2
		sext_ln69 : 1
		store_ln69 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln63_2_fu_132     |    0    |    0    |    16   |
|          |      add_ln65_fu_159      |    0    |    0    |    12   |
|    add   |      add_ln63_fu_184      |    0    |    0    |    13   |
|          |     add_ln63_1_fu_190     |    0    |    0    |    16   |
|          |      add_ln70_fu_226      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln63_1_fu_147   |    0    |    0    |    4    |
|  select  |     select_ln63_fu_196    |    0    |    0    |    9    |
|          |    select_ln63_2_fu_203   |    0    |    0    |    6    |
|          |    select_ln63_3_fu_214   |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln63_fu_126     |    0    |    0    |    11   |
|          |      icmp_ln65_fu_141     |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_256        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln69_fu_155     |    0    |    0    |    0    |
|   zext   | select_ln63_2_cast_fu_210 |    0    |    0    |    0    |
|          |     idx_5_cast_fu_221     |    0    |    0    |    0    |
|          |     zext_ln69_1_fu_247    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln69_fu_251     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   121   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_265        |    4   |
|     icmp_ln63_reg_300    |    1   |
|     icmp_ln65_reg_304    |    1   |
|       idx_1_reg_279      |    9   |
|        idx_reg_272       |    9   |
| indvar_flatten23_reg_293 |    9   |
|         k_reg_286        |    6   |
|select_ln63_2_cast_reg_316|    9   |
|    tmpy_V_addr_reg_321   |    9   |
|     zext_ln69_reg_311    |    9   |
+--------------------------+--------+
|           Total          |   66   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_256    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_256    |  p1  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   121  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   66   |   148  |
+-----------+--------+--------+--------+--------+
