

================================================================
== Vitis HLS Report for 'decision_function_112'
================================================================
* Date:           Tue Mar 11 16:22:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read1011 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read910 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read89 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read78 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read67 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read56 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read45 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read34 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read23 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read12 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read, i18 879" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1810 = icmp_slt  i18 %p_read, i18 260803" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1810' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1811 = icmp_slt  i18 %p_read12, i18 260983" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1811' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1812 = icmp_slt  i18 %p_read1011, i18 313" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1812' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1813 = icmp_slt  i18 %p_read12, i18 1684" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1813' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1814 = icmp_slt  i18 %p_read1011, i18 304" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1814' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1815 = icmp_slt  i18 %p_read1011, i18 336" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1815' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1816 = icmp_slt  i18 %p_read34, i18 261748" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1816' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1817 = icmp_slt  i18 %p_read45, i18 168" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1817' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1818 = icmp_slt  i18 %p_read23, i18 261063" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1818' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1819 = icmp_slt  i18 %p_read45, i18 261274" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1819' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1820 = icmp_slt  i18 %p_read, i18 2815" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1820' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1821 = icmp_slt  i18 %p_read12, i18 260975" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1821' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1822 = icmp_slt  i18 %p_read45, i18 262116" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1822' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1823 = icmp_slt  i18 %p_read45, i18 564" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1823' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1824 = icmp_slt  i18 %p_read12, i18 1451" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1824' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1825 = icmp_slt  i18 %p_read12, i18 1896" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1825' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1826 = icmp_slt  i18 %p_read23, i18 259004" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1826' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1827 = icmp_slt  i18 %p_read56, i18 20" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1827' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1828 = icmp_slt  i18 %p_read45, i18 261418" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1828' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1829 = icmp_slt  i18 %p_read12, i18 933" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1829' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1830 = icmp_slt  i18 %p_read89, i18 260003" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1830' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1831 = icmp_slt  i18 %p_read23, i18 259636" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1831' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1832 = icmp_slt  i18 %p_read12, i18 260383" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1832' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1833 = icmp_slt  i18 %p_read78, i18 61" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1833' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1834 = icmp_slt  i18 %p_read1011, i18 2374" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1834' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1835 = icmp_slt  i18 %p_read67, i18 831" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1835' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1836 = icmp_slt  i18 %p_read1011, i18 287" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1836' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1837 = icmp_slt  i18 %p_read910, i18 261759" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1837' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1838 = icmp_slt  i18 %p_read89, i18 261671" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1838' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1839 = icmp_slt  i18 %p_read1011, i18 950" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1839' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_2019 = and i1 %icmp_ln86_1812, i1 %icmp_ln86_1810" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_2019' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_859 = xor i1 %icmp_ln86_1810, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_859" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_332)   --->   "%xor_ln104_861 = xor i1 %icmp_ln86_1812, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_861' <Predicate = (icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_332 = and i1 %icmp_ln86_1810, i1 %xor_ln104_861" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_332' <Predicate = (icmp_ln86_1810)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_2020 = and i1 %icmp_ln86_1813, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_2020' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_2023 = and i1 %icmp_ln86_1816, i1 %and_ln102_2019" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_2023' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_865 = xor i1 %icmp_ln86_1816, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_865' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_2024 = and i1 %icmp_ln86_1817, i1 %and_ln104_332" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_2024' <Predicate = (icmp_ln86_1810)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%and_ln102_2031 = and i1 %icmp_ln86_1824, i1 %and_ln102_2023" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_2031' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2032 = and i1 %icmp_ln86_1825, i1 %xor_ln104_865" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_2032' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2033 = and i1 %and_ln102_2032, i1 %and_ln102_2019" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_2033' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%xor_ln117 = xor i1 %and_ln102_2031, i1 1" [firmware/BDT.h:117]   --->   Operation 64 'xor' 'xor_ln117' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 65 'zext' 'zext_ln117' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_2023, i1 %and_ln102_2033" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%select_ln117 = select i1 %and_ln102_2023, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%select_ln117_1759 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 68 'select' 'select_ln117_1759' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%zext_ln117_187 = zext i2 %select_ln117_1759" [firmware/BDT.h:117]   --->   Operation 69 'zext' 'zext_ln117_187' <Predicate = (and_ln102_2019 & icmp_ln86_1810)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1760 = select i1 %and_ln102_2019, i3 %zext_ln117_187, i3 4" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117_1760' <Predicate = (icmp_ln86_1810)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln117_1600 = or i1 %and_ln102_2019, i1 %and_ln102_2024" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1600' <Predicate = (icmp_ln86_1810)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1811, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_331)   --->   "%xor_ln104_860 = xor i1 %icmp_ln86_1811, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_331 = and i1 %xor_ln104_860, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104_331' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_333)   --->   "%xor_ln104_862 = xor i1 %icmp_ln86_1813, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_333 = and i1 %and_ln104, i1 %xor_ln104_862" [firmware/BDT.h:104]   --->   Operation 77 'and' 'and_ln104_333' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln102_2022 = and i1 %icmp_ln86_1815, i1 %and_ln104_331" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_2022' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_335)   --->   "%xor_ln104_864 = xor i1 %icmp_ln86_1815, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_335 = and i1 %and_ln104_331, i1 %xor_ln104_864" [firmware/BDT.h:104]   --->   Operation 80 'and' 'and_ln104_335' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%xor_ln104_866 = xor i1 %icmp_ln86_1817, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104_866' <Predicate = (icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_2025 = and i1 %icmp_ln86_1818, i1 %and_ln102_2020" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2025' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%and_ln102_2026 = and i1 %icmp_ln86_1819, i1 %and_ln104_333" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_2026' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1762)   --->   "%and_ln102_2034 = and i1 %icmp_ln86_1826, i1 %and_ln102_2024" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_2034' <Predicate = (icmp_ln86_1810 & or_ln117_1600)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%and_ln102_2035 = and i1 %icmp_ln86_1827, i1 %xor_ln104_866" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_2035' <Predicate = (icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%and_ln102_2036 = and i1 %and_ln102_2035, i1 %and_ln104_332" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_2036' <Predicate = (icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1766)   --->   "%and_ln102_2037 = and i1 %icmp_ln86_1828, i1 %and_ln102_2025" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1762)   --->   "%or_ln117_1599 = or i1 %and_ln102_2019, i1 %and_ln102_2034" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1599' <Predicate = (icmp_ln86_1810 & or_ln117_1600)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1762)   --->   "%select_ln117_1761 = select i1 %or_ln117_1599, i3 %select_ln117_1760, i3 5" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1761' <Predicate = (icmp_ln86_1810 & or_ln117_1600)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%or_ln117_1601 = or i1 %or_ln117_1600, i1 %and_ln102_2036" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1601' <Predicate = (icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1762 = select i1 %or_ln117_1600, i3 %select_ln117_1761, i3 6" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1762' <Predicate = (icmp_ln86_1810)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%select_ln117_1763 = select i1 %or_ln117_1601, i3 %select_ln117_1762, i3 7" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1763' <Predicate = (icmp_ln86_1810)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%zext_ln117_188 = zext i3 %select_ln117_1763" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_188' <Predicate = (icmp_ln86_1810)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1766)   --->   "%or_ln117_1602 = or i1 %icmp_ln86_1810, i1 %and_ln102_2037" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1764 = select i1 %icmp_ln86_1810, i4 %zext_ln117_188, i4 8" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1764' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1603 = or i1 %icmp_ln86_1810, i1 %and_ln102_2025" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1603' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1766)   --->   "%select_ln117_1765 = select i1 %or_ln117_1602, i4 %select_ln117_1764, i4 9" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1766 = select i1 %or_ln117_1603, i4 %select_ln117_1765, i4 10" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1766' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_1605 = or i1 %icmp_ln86_1810, i1 %and_ln102_2020" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1605' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_1609 = or i1 %icmp_ln86_1810, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1609' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_2021 = and i1 %icmp_ln86_1814, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_2021' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_334)   --->   "%xor_ln104_863 = xor i1 %icmp_ln86_1814, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_334 = and i1 %and_ln102, i1 %xor_ln104_863" [firmware/BDT.h:104]   --->   Operation 103 'and' 'and_ln104_334' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%xor_ln104_867 = xor i1 %icmp_ln86_1818, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_867' <Predicate = (or_ln117_1605 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%xor_ln104_868 = xor i1 %icmp_ln86_1819, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_868' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln102_2027 = and i1 %icmp_ln86_1820, i1 %and_ln102_2021" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_2027' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%and_ln102_2038 = and i1 %icmp_ln86_1829, i1 %xor_ln104_867" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_2038' <Predicate = (or_ln117_1605 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%and_ln102_2039 = and i1 %and_ln102_2038, i1 %and_ln102_2020" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_2039' <Predicate = (or_ln117_1605 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1770)   --->   "%and_ln102_2040 = and i1 %icmp_ln86_1830, i1 %and_ln102_2026" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_2040' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%and_ln102_2041 = and i1 %icmp_ln86_1831, i1 %xor_ln104_868" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_2041' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%and_ln102_2042 = and i1 %and_ln102_2041, i1 %and_ln104_333" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_2042' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%or_ln117_1604 = or i1 %or_ln117_1603, i1 %and_ln102_2039" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1604' <Predicate = (or_ln117_1605 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%select_ln117_1767 = select i1 %or_ln117_1604, i4 %select_ln117_1766, i4 11" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1767' <Predicate = (or_ln117_1605 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1770)   --->   "%or_ln117_1606 = or i1 %or_ln117_1605, i1 %and_ln102_2040" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_1606' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1768 = select i1 %or_ln117_1605, i4 %select_ln117_1767, i4 12" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1768' <Predicate = (or_ln117_1609)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_1607 = or i1 %or_ln117_1605, i1 %and_ln102_2026" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1607' <Predicate = (or_ln117_1609)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1770)   --->   "%select_ln117_1769 = select i1 %or_ln117_1606, i4 %select_ln117_1768, i4 13" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1769' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%or_ln117_1608 = or i1 %or_ln117_1607, i1 %and_ln102_2042" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1608' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1770 = select i1 %or_ln117_1607, i4 %select_ln117_1769, i4 14" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1770' <Predicate = (or_ln117_1609)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%select_ln117_1771 = select i1 %or_ln117_1608, i4 %select_ln117_1770, i4 15" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1771' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%zext_ln117_189 = zext i4 %select_ln117_1771" [firmware/BDT.h:117]   --->   Operation 121 'zext' 'zext_ln117_189' <Predicate = (or_ln117_1609)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1772 = select i1 %or_ln117_1609, i5 %zext_ln117_189, i5 16" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1772' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_1611 = or i1 %or_ln117_1609, i1 %and_ln102_2027" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1611' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%xor_ln104_869 = xor i1 %icmp_ln86_1820, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln102_2028 = and i1 %icmp_ln86_1821, i1 %and_ln104_334" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_2028' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%and_ln102_2029 = and i1 %icmp_ln86_1822, i1 %and_ln102_2022" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_2029' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1774)   --->   "%and_ln102_2043 = and i1 %icmp_ln86_1832, i1 %and_ln102_2027" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_2043' <Predicate = (or_ln117_1611)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%and_ln102_2044 = and i1 %icmp_ln86_1833, i1 %xor_ln104_869" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%and_ln102_2045 = and i1 %and_ln102_2044, i1 %and_ln102_2021" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1778)   --->   "%and_ln102_2046 = and i1 %icmp_ln86_1834, i1 %and_ln102_2028" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1774)   --->   "%or_ln117_1610 = or i1 %or_ln117_1609, i1 %and_ln102_2043" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1610' <Predicate = (or_ln117_1611)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1774)   --->   "%select_ln117_1773 = select i1 %or_ln117_1610, i5 %select_ln117_1772, i5 17" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1773' <Predicate = (or_ln117_1611)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%or_ln117_1612 = or i1 %or_ln117_1611, i1 %and_ln102_2045" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1774 = select i1 %or_ln117_1611, i5 %select_ln117_1773, i5 18" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1774' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_1613 = or i1 %or_ln117_1609, i1 %and_ln102_2021" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1613' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%select_ln117_1775 = select i1 %or_ln117_1612, i5 %select_ln117_1774, i5 19" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1778)   --->   "%or_ln117_1614 = or i1 %or_ln117_1613, i1 %and_ln102_2046" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1776 = select i1 %or_ln117_1613, i5 %select_ln117_1775, i5 20" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1776' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_1615 = or i1 %or_ln117_1613, i1 %and_ln102_2028" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1615' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1778)   --->   "%select_ln117_1777 = select i1 %or_ln117_1614, i5 %select_ln117_1776, i5 21" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1778 = select i1 %or_ln117_1615, i5 %select_ln117_1777, i5 22" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_1778' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_1617 = or i1 %or_ln117_1609, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%xor_ln104_870 = xor i1 %icmp_ln86_1821, i1 1" [firmware/BDT.h:104]   --->   Operation 143 'xor' 'xor_ln104_870' <Predicate = (or_ln117_1617)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%xor_ln104_871 = xor i1 %icmp_ln86_1822, i1 1" [firmware/BDT.h:104]   --->   Operation 144 'xor' 'xor_ln104_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%and_ln102_2047 = and i1 %icmp_ln86_1835, i1 %xor_ln104_870" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_2047' <Predicate = (or_ln117_1617)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%and_ln102_2048 = and i1 %and_ln102_2047, i1 %and_ln104_334" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_2048' <Predicate = (or_ln117_1617)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1782)   --->   "%and_ln102_2049 = and i1 %icmp_ln86_1836, i1 %and_ln102_2029" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%and_ln102_2050 = and i1 %icmp_ln86_1837, i1 %xor_ln104_871" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_2050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%and_ln102_2051 = and i1 %and_ln102_2050, i1 %and_ln102_2022" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%or_ln117_1616 = or i1 %or_ln117_1615, i1 %and_ln102_2048" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1616' <Predicate = (or_ln117_1617)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%select_ln117_1779 = select i1 %or_ln117_1616, i5 %select_ln117_1778, i5 23" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1779' <Predicate = (or_ln117_1617)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1782)   --->   "%or_ln117_1618 = or i1 %or_ln117_1617, i1 %and_ln102_2049" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1780 = select i1 %or_ln117_1617, i5 %select_ln117_1779, i5 24" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1780' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_1619 = or i1 %or_ln117_1617, i1 %and_ln102_2029" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1619' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1782)   --->   "%select_ln117_1781 = select i1 %or_ln117_1618, i5 %select_ln117_1780, i5 25" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%or_ln117_1620 = or i1 %or_ln117_1619, i1 %and_ln102_2051" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1782 = select i1 %or_ln117_1619, i5 %select_ln117_1781, i5 26" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1782' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln117_1621 = or i1 %or_ln117_1617, i1 %and_ln102_2022" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1621' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%select_ln117_1783 = select i1 %or_ln117_1620, i5 %select_ln117_1782, i5 27" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1784 = select i1 %or_ln117_1621, i5 %select_ln117_1783, i5 28" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1784' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%and_ln102_2030 = and i1 %icmp_ln86_1823, i1 %and_ln104_335" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_2030' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1786)   --->   "%and_ln102_2052 = and i1 %icmp_ln86_1838, i1 %and_ln102_2030" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1786)   --->   "%or_ln117_1622 = or i1 %or_ln117_1621, i1 %and_ln102_2052" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.97ns)   --->   "%or_ln117_1623 = or i1 %or_ln117_1621, i1 %and_ln102_2030" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1623' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1786)   --->   "%select_ln117_1785 = select i1 %or_ln117_1622, i5 %select_ln117_1784, i5 29" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1786 = select i1 %or_ln117_1623, i5 %select_ln117_1785, i5 30" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1786' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_872 = xor i1 %icmp_ln86_1823, i1 1" [firmware/BDT.h:104]   --->   Operation 167 'xor' 'xor_ln104_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2053 = and i1 %icmp_ln86_1839, i1 %xor_ln104_872" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2054 = and i1 %and_ln102_2053, i1 %and_ln104_335" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1624 = or i1 %or_ln117_1623, i1 %and_ln102_2054" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1787 = select i1 %or_ln117_1624, i5 %select_ln117_1786, i5 31" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 125, i5 1, i12 21, i5 2, i12 4059, i5 3, i12 3798, i5 4, i12 4030, i5 5, i12 481, i5 6, i12 3654, i5 7, i12 52, i5 8, i12 24, i5 9, i12 144, i5 10, i12 2, i5 11, i12 4048, i5 12, i12 62, i5 13, i12 3923, i5 14, i12 28, i5 15, i12 4021, i5 16, i12 200, i5 17, i12 10, i5 18, i12 4082, i5 19, i12 3595, i5 20, i12 3931, i5 21, i12 152, i5 22, i12 179, i5 23, i12 1644, i5 24, i12 4038, i5 25, i12 3782, i5 26, i12 99, i5 27, i12 3655, i5 28, i12 573, i5 29, i12 96, i5 30, i12 3606, i5 31, i12 4040, i12 0, i5 %select_ln117_1787" [firmware/BDT.h:118]   --->   Operation 172 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 173 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1625 = or i1 %or_ln117_1609, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1625, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 175 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read', firmware/BDT.h:86) on port 'p_read11' (firmware/BDT.h:86) [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1810', firmware/BDT.h:86) [25]  (2.136 ns)
	'and' operation 1 bit ('and_ln102_2019', firmware/BDT.h:102) [61]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2023', firmware/BDT.h:102) [73]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [115]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_1759', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1760', firmware/BDT.h:117) [120]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2034', firmware/BDT.h:102) [92]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1599', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1761', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1762', firmware/BDT.h:117) [124]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1763', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1764', firmware/BDT.h:117) [128]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1765', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1766', firmware/BDT.h:117) [132]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_867', firmware/BDT.h:104) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2038', firmware/BDT.h:102) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2039', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1604', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1767', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1768', firmware/BDT.h:117) [136]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1769', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1770', firmware/BDT.h:117) [140]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1771', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1772', firmware/BDT.h:117) [145]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2043', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1610', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1773', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1774', firmware/BDT.h:117) [149]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1775', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1776', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1777', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1778', firmware/BDT.h:117) [157]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_870', firmware/BDT.h:104) [84]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2047', firmware/BDT.h:102) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2048', firmware/BDT.h:102) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1616', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1779', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1780', firmware/BDT.h:117) [161]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1781', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1782', firmware/BDT.h:117) [165]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1783', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1784', firmware/BDT.h:117) [169]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2030', firmware/BDT.h:102) [87]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_1623', firmware/BDT.h:117) [170]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1786', firmware/BDT.h:117) [173]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_872', firmware/BDT.h:104) [88]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2053', firmware/BDT.h:102) [111]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2054', firmware/BDT.h:102) [112]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1624', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1787', firmware/BDT.h:117) [175]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [176]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1625', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [177]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
