Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 10:03:10 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   25          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (9)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: A/present_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/present_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/present_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/state_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/state_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/state_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B/present_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B/present_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B/present_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B/state_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B/state_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B/state_out_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.237        0.000                      0                  190        0.262        0.000                      0                  190        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.237        0.000                      0                  190        0.262        0.000                      0                  190        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 A/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/EL_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.616ns (31.898%)  route 3.450ns (68.102%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  A/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  A/timer_reg[2]/Q
                         net (fo=3, routed)           0.948     6.714    A/timer_reg[2]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  A/timer0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.838    A/timer0_carry_i_7__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.371 r  A/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.371    A/timer0_carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.488 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.488    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.605    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     9.401    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.152     9.553 r  A/NL_LED[0]_i_1/O
                         net (fo=2, routed)           0.824    10.376    A/NL_LED[0]_i_1_n_0
    SLICE_X0Y116         FDSE                                         r  A/EL_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582    15.004    A/clk_IBUF_BUFG
    SLICE_X0Y116         FDSE                                         r  A/EL_LED_reg[1]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDSE (Setup_fdse_C_S)       -0.631    14.613    A/EL_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 A/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/NL_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.616ns (31.898%)  route 3.450ns (68.102%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  A/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  A/timer_reg[2]/Q
                         net (fo=3, routed)           0.948     6.714    A/timer_reg[2]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  A/timer0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.838    A/timer0_carry_i_7__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.371 r  A/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.371    A/timer0_carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.488 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.488    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.605    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     9.401    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.152     9.553 r  A/NL_LED[0]_i_1/O
                         net (fo=2, routed)           0.824    10.376    A/NL_LED[0]_i_1_n_0
    SLICE_X0Y116         FDSE                                         r  A/NL_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582    15.004    A/clk_IBUF_BUFG
    SLICE_X0Y116         FDSE                                         r  A/NL_LED_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDSE (Setup_fdse_C_S)       -0.631    14.613    A/NL_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 A/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/S_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.588ns (33.489%)  route 3.154ns (66.511%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  A/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  A/timer_reg[2]/Q
                         net (fo=3, routed)           0.948     6.714    A/timer_reg[2]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  A/timer0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.838    A/timer0_carry_i_7__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.371 r  A/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.371    A/timer0_carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.488 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.488    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.605    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     9.401    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  A/S_LED[0]_i_1/O
                         net (fo=2, routed)           0.528    10.052    A/S_LED[0]_i_1_n_0
    SLICE_X1Y116         FDSE                                         r  A/S_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582    15.004    A/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  A/S_LED_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y116         FDSE (Setup_fdse_C_S)       -0.429    14.815    A/S_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 A/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/W_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.588ns (33.489%)  route 3.154ns (66.511%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  A/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  A/timer_reg[2]/Q
                         net (fo=3, routed)           0.948     6.714    A/timer_reg[2]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  A/timer0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.838    A/timer0_carry_i_7__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.371 r  A/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.371    A/timer0_carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.488 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.488    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.605    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     9.401    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  A/S_LED[0]_i_1/O
                         net (fo=2, routed)           0.528    10.052    A/S_LED[0]_i_1_n_0
    SLICE_X1Y116         FDSE                                         r  A/W_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582    15.004    A/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  A/W_LED_reg[1]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y116         FDSE (Setup_fdse_C_S)       -0.429    14.815    A/W_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 B/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/SL_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.622ns (36.702%)  route 2.797ns (63.298%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    B/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  B/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  B/timer_reg[2]/Q
                         net (fo=3, routed)           0.969     6.735    B/timer_reg[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  B/timer0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.859    B/timer0_carry_i_7_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.409 r  B/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.409    B/timer0_carry_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.637    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     9.043    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.150     9.193 r  B/SL_LED[0]_i_1/O
                         net (fo=2, routed)           0.537     9.730    B/SL_LED[0]_i_1_n_0
    SLICE_X1Y117         FDSE                                         r  B/SL_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581    15.003    B/clk_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  B/SL_LED_reg[0]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y117         FDSE (Setup_fdse_C_S)       -0.637    14.606    B/SL_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 B/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/WL_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.622ns (36.702%)  route 2.797ns (63.298%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    B/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  B/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  B/timer_reg[2]/Q
                         net (fo=3, routed)           0.969     6.735    B/timer_reg[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  B/timer0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.859    B/timer0_carry_i_7_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.409 r  B/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.409    B/timer0_carry_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.637    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     9.043    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.150     9.193 r  B/SL_LED[0]_i_1/O
                         net (fo=2, routed)           0.537     9.730    B/SL_LED[0]_i_1_n_0
    SLICE_X1Y117         FDSE                                         r  B/WL_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581    15.003    B/clk_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  B/WL_LED_reg[1]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y117         FDSE (Setup_fdse_C_S)       -0.637    14.606    B/WL_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 B/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/state_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.624ns (35.130%)  route 2.999ns (64.870%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    B/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  B/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  B/timer_reg[2]/Q
                         net (fo=3, routed)           0.969     6.735    B/timer_reg[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  B/timer0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.859    B/timer0_carry_i_7_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.409 r  B/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.409    B/timer0_carry_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.637    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.514     9.265    B/timer0_carry__2_n_0
    SLICE_X1Y116         LUT3 (Prop_lut3_I1_O)        0.152     9.417 r  B/state_out[2]_i_1/O
                         net (fo=1, routed)           0.516     9.933    B/state_out[2]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582    15.004    B/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[2]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)       -0.221    15.023    B/state_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 B/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.626ns (35.524%)  route 2.951ns (64.476%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    B/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  B/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  B/timer_reg[2]/Q
                         net (fo=3, routed)           0.969     6.735    B/timer_reg[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  B/timer0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.859    B/timer0_carry_i_7_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.409 r  B/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.409    B/timer0_carry_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.637    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.515     9.266    B/timer0_carry__2_n_0
    SLICE_X1Y116         LUT3 (Prop_lut3_I1_O)        0.154     9.420 r  B/state_out[0]_i_1/O
                         net (fo=1, routed)           0.467     9.887    B/state_out[0]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582    15.004    B/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)       -0.231    15.013    B/state_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 B/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/E_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.596ns (36.804%)  route 2.741ns (63.196%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    B/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  B/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  B/timer_reg[2]/Q
                         net (fo=3, routed)           0.969     6.735    B/timer_reg[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  B/timer0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.859    B/timer0_carry_i_7_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.409 r  B/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.409    B/timer0_carry_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.637    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     9.043    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     9.167 r  B/N_LED[0]_i_1/O
                         net (fo=2, routed)           0.480     9.647    B/N_LED[0]_i_1_n_0
    SLICE_X0Y117         FDSE                                         r  B/E_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581    15.003    B/clk_IBUF_BUFG
    SLICE_X0Y117         FDSE                                         r  B/E_LED_reg[1]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDSE (Setup_fdse_C_S)       -0.429    14.814    B/E_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 B/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/N_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.596ns (36.804%)  route 2.741ns (63.196%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    B/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  B/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  B/timer_reg[2]/Q
                         net (fo=3, routed)           0.969     6.735    B/timer_reg[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  B/timer0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.859    B/timer0_carry_i_7_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.409 r  B/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.409    B/timer0_carry_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.637    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     9.043    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     9.167 r  B/N_LED[0]_i_1/O
                         net (fo=2, routed)           0.480     9.647    B/N_LED[0]_i_1_n_0
    SLICE_X0Y117         FDSE                                         r  B/N_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581    15.003    B/clk_IBUF_BUFG
    SLICE_X0Y117         FDSE                                         r  B/N_LED_reg[0]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDSE (Setup_fdse_C_S)       -0.429    14.814    B/N_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 A/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    A/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  A/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  A/timer_reg[27]/Q
                         net (fo=3, routed)           0.118     1.773    A/timer_reg[27]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  A/timer_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.881    A/timer_reg[24]_i_1__0_n_4
    SLICE_X1Y114         FDRE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    A/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  A/timer_reg[27]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.618    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 B/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    B/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  B/timer_reg[23]/Q
                         net (fo=3, routed)           0.118     1.773    B/timer_reg[23]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  B/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    B/timer_reg[20]_i_1_n_4
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    B/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[23]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.105     1.618    B/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    A/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  A/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  A/timer_reg[31]/Q
                         net (fo=3, routed)           0.120     1.775    A/timer_reg[31]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  A/timer_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.883    A/timer_reg[28]_i_1__0_n_4
    SLICE_X1Y115         FDRE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.865     2.030    A/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  A/timer_reg[31]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  A/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  A/timer_reg[7]/Q
                         net (fo=3, routed)           0.120     1.778    A/timer_reg[7]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  A/timer_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    A/timer_reg[4]_i_1__0_n_4
    SLICE_X1Y109         FDRE                                         r  A/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  A/timer_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    A/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    B/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  B/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  B/timer_reg[31]/Q
                         net (fo=3, routed)           0.120     1.775    B/timer_reg[31]
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  B/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    B/timer_reg[28]_i_1_n_4
    SLICE_X3Y115         FDRE                                         r  B/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.865     2.030    B/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  B/timer_reg[31]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    B/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.597     1.516    B/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  B/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  B/timer_reg[7]/Q
                         net (fo=3, routed)           0.120     1.778    B/timer_reg[7]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  B/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    B/timer_reg[4]_i_1_n_4
    SLICE_X3Y109         FDRE                                         r  B/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.870     2.035    B/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  B/timer_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    B/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  A/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  A/timer_reg[11]/Q
                         net (fo=3, routed)           0.120     1.777    A/timer_reg[11]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  A/timer_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    A/timer_reg[8]_i_1__0_n_4
    SLICE_X1Y110         FDRE                                         r  A/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  A/timer_reg[11]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    A/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  A/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  A/timer_reg[15]/Q
                         net (fo=3, routed)           0.120     1.777    A/timer_reg[15]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  A/timer_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    A/timer_reg[12]_i_1__0_n_4
    SLICE_X1Y111         FDRE                                         r  A/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  A/timer_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    A/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.596     1.515    B/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  B/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  B/timer_reg[11]/Q
                         net (fo=3, routed)           0.120     1.777    B/timer_reg[11]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  B/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    B/timer_reg[8]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  B/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.869     2.034    B/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  B/timer_reg[11]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    B/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.596     1.515    B/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  B/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  B/timer_reg[15]/Q
                         net (fo=3, routed)           0.120     1.777    B/timer_reg[15]
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  B/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    B/timer_reg[12]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  B/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.869     2.034    B/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  B/timer_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    B/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    A/EL_LED_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116    A/EL_LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    A/EL_LED_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116    A/NL_LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    A/NL_LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    A/NL_LED_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    A/S_LED_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    A/S_LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    A/S_LED_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/EL_LED_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/EL_LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/NL_LED_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/NL_LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/NL_LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/NL_LED_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/EL_LED_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/EL_LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/EL_LED_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/NL_LED_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    A/NL_LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/NL_LED_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    A/NL_LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switchB[1]
                            (input port)
  Destination:            B/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.645ns  (logic 1.956ns (42.105%)  route 2.689ns (57.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switchB[1] (IN)
                         net (fo=0)                   0.000     0.000    switchB[1]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switchB_IBUF[1]_inst/O
                         net (fo=1, routed)           1.783     3.261    B/switchB_IBUF[1]
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.152     3.413 r  B/next_state_reg[0]_i_2__0/O
                         net (fo=1, routed)           0.441     3.853    B/next_state_reg[0]_i_2__0_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I5_O)        0.326     4.179 r  B/next_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.465     4.645    B/next_state__0[0]
    SLICE_X2Y113         LDCE                                         r  B/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switchA[1]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.527ns  (logic 1.741ns (38.451%)  route 2.786ns (61.549%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switchA[1] (IN)
                         net (fo=0)                   0.000     0.000    switchA[1]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switchA_IBUF[1]_inst/O
                         net (fo=1, routed)           2.091     3.584    A/switchA_IBUF[1]
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.124     3.708 r  A/next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.158     3.866    A/next_state_reg[0]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.537     4.527    A/next_state__0[0]
    SLICE_X0Y114         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switchA[0]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.310ns  (logic 1.630ns (37.809%)  route 2.680ns (62.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switchA[0] (IN)
                         net (fo=0)                   0.000     0.000    switchA[0]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switchA_IBUF[0]_inst/O
                         net (fo=2, routed)           2.063     3.543    A/switchA_IBUF[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.150     3.693 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.617     4.310    A/next_state__0[2]
    SLICE_X2Y111         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switchB[0]
                            (input port)
  Destination:            B/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.310ns (28.129%)  route 0.792ns (71.871%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switchB[0] (IN)
                         net (fo=0)                   0.000     0.000    switchB[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switchB_IBUF[0]_inst/O
                         net (fo=1, routed)           0.635     0.900    B/switchB_IBUF[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I2_O)        0.045     0.945 r  B/next_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.157     1.102    B/next_state__0[0]
    SLICE_X2Y113         LDCE                                         r  B/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switchA[0]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.195ns  (logic 0.292ns (24.470%)  route 0.903ns (75.530%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switchA[0] (IN)
                         net (fo=0)                   0.000     0.000    switchA[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switchA_IBUF[0]_inst/O
                         net (fo=2, routed)           0.702     0.949    A/switchA_IBUF[0]
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.045     0.994 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.201     1.195    A/next_state__0[0]
    SLICE_X0Y114         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switchA[0]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.326ns  (logic 0.291ns (21.979%)  route 1.034ns (78.021%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switchA[0] (IN)
                         net (fo=0)                   0.000     0.000    switchA[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switchA_IBUF[0]_inst/O
                         net (fo=2, routed)           0.805     1.052    A/switchA_IBUF[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.044     1.096 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.229     1.326    A/next_state__0[2]
    SLICE_X2Y111         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B/SL_LED_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 3.999ns (45.416%)  route 4.807ns (54.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.700     5.302    B/clk_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  B/SL_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 r  B/SL_LED_reg[0]/Q
                         net (fo=1, routed)           4.807    10.565    SL_LED_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.543    14.109 r  SL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.109    SL_LED[0]
    E7                                                                r  SL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/S_LED_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 3.971ns (46.575%)  route 4.556ns (53.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.701     5.303    A/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  A/S_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.456     5.759 r  A/S_LED_reg[0]/Q
                         net (fo=1, routed)           4.556    10.315    S_LED_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.830 r  S_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.830    S_LED[0]
    K1                                                                r  S_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/SL_LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.026ns (48.038%)  route 4.355ns (51.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.701     5.303    B/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  B/SL_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.821 r  B/SL_LED_reg[1]/Q
                         net (fo=1, routed)           4.355    10.177    SL_LED_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.685 r  SL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.685    SL_LED[1]
    J3                                                                r  SL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/WL_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 4.171ns (49.985%)  route 4.174ns (50.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.701     5.303    B/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  B/WL_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478     5.781 r  B/WL_LED_reg[2]/Q
                         net (fo=1, routed)           4.174     9.955    WL_LED_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.693    13.649 r  WL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.649    WL_LED[2]
    G2                                                                r  WL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/WL_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 3.991ns (48.567%)  route 4.226ns (51.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.700     5.302    B/clk_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  B/WL_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 r  B/WL_LED_reg[1]/Q
                         net (fo=1, routed)           4.226     9.985    WL_LED_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.519 r  WL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.519    WL_LED[1]
    G4                                                                r  WL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/S_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 4.047ns (49.364%)  route 4.151ns (50.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.707     5.309    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDSE                                         r  A/S_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDSE (Prop_fdse_C_Q)         0.518     5.827 r  A/S_LED_reg[1]/Q
                         net (fo=1, routed)           4.151     9.979    S_LED_OBUF[1]
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.508 r  S_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.508    S_LED[1]
    F6                                                                r  S_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.033ns (49.311%)  route 4.146ns (50.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  A/W_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  A/W_LED_reg[0]/Q
                         net (fo=1, routed)           4.146     9.975    W_LED_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.490 r  W_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.490    W_LED[0]
    H4                                                                r  W_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.154ns  (logic 3.985ns (48.866%)  route 4.170ns (51.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.701     5.303    A/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  A/W_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  A/W_LED_reg[2]/Q
                         net (fo=1, routed)           4.170     9.929    W_LED_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.529    13.458 r  W_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.458    W_LED[2]
    G1                                                                r  W_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 3.986ns (49.029%)  route 4.144ns (50.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.701     5.303    A/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  A/W_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.456     5.759 r  A/W_LED_reg[1]/Q
                         net (fo=1, routed)           4.144     9.904    W_LED_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.530    13.434 r  W_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.434    W_LED[1]
    H1                                                                r  W_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/S_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 4.109ns (52.937%)  route 3.653ns (47.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  A/S_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  A/S_LED_reg[2]/Q
                         net (fo=1, routed)           3.653     9.382    S_LED_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.690    13.072 r  S_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.072    S_LED[2]
    J2                                                                r  S_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.189ns (36.415%)  route 0.330ns (63.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    B/clk_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  B/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  B/present_state_reg[1]/Q
                         net (fo=16, routed)          0.211     1.865    B/present_state[1]
    SLICE_X5Y115         LUT3 (Prop_lut3_I1_O)        0.048     1.913 r  B/next_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.119     2.032    B/next_state__0[2]
    SLICE_X2Y115         LDCE                                         r  B/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.495%)  route 0.386ns (67.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    B/clk_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  B/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  B/present_state_reg[2]/Q
                         net (fo=14, routed)          0.229     1.884    B/present_state[2]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.929 r  B/next_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.157     2.086    B/next_state__0[0]
    SLICE_X2Y113         LDCE                                         r  B/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.189ns (29.458%)  route 0.453ns (70.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    B/clk_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  B/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  B/present_state_reg[1]/Q
                         net (fo=16, routed)          0.226     1.880    B/present_state[1]
    SLICE_X4Y115         LUT2 (Prop_lut2_I0_O)        0.048     1.928 r  B/next_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.227     2.155    B/next_state__0[1]
    SLICE_X2Y115         LDCE                                         r  B/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.207ns (27.115%)  route 0.556ns (72.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.595     1.514    A/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  A/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  A/present_state_reg[2]/Q
                         net (fo=14, routed)          0.327     2.005    A/present_state[2]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.043     2.048 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.229     2.278    A/next_state__0[2]
    SLICE_X2Y111         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.184ns (23.784%)  route 0.590ns (76.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    A/clk_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  A/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  A/present_state_reg[1]/Q
                         net (fo=16, routed)          0.366     2.021    A/present_state[1]
    SLICE_X2Y116         LUT2 (Prop_lut2_I0_O)        0.043     2.064 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.223     2.287    A/next_state__0[1]
    SLICE_X0Y114         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.186ns (22.859%)  route 0.628ns (77.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.513    A/clk_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  A/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  A/present_state_reg[1]/Q
                         net (fo=16, routed)          0.427     2.081    A/present_state[1]
    SLICE_X0Y107         LUT6 (Prop_lut6_I1_O)        0.045     2.126 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.201     2.327    A/next_state__0[0]
    SLICE_X0Y114         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_LED_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.378ns (80.831%)  route 0.327ns (19.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.593     1.512    A/clk_IBUF_BUFG
    SLICE_X0Y116         FDSE                                         r  A/NL_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDSE (Prop_fdse_C_Q)         0.141     1.653 r  A/NL_LED_reg[0]/Q
                         net (fo=1, routed)           0.327     1.980    NL_LED_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.217 r  NL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.217    NL_LED[0]
    D17                                                               r  NL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/E_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.364ns (79.314%)  route 0.356ns (20.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.511    B/clk_IBUF_BUFG
    SLICE_X0Y117         FDSE                                         r  B/E_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  B/E_LED_reg[1]/Q
                         net (fo=1, routed)           0.356     2.008    E_LED_OBUF[1]
    F16                  OBUF (Prop_obuf_I_O)         1.223     3.231 r  E_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.231    E_LED[1]
    F16                                                               r  E_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.380ns (79.937%)  route 0.346ns (20.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  A/NL_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  A/NL_LED_reg[2]/Q
                         net (fo=1, routed)           0.346     2.004    NL_LED_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.242 r  NL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.242    NL_LED[2]
    F18                                                               r  NL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/E_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.357ns (75.778%)  route 0.434ns (24.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.593     1.512    B/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  B/E_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  B/E_LED_reg[2]/Q
                         net (fo=1, routed)           0.434     2.087    E_LED_OBUF[2]
    G16                  OBUF (Prop_obuf_I_O)         1.216     3.303 r  E_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.303    E_LED[2]
    G16                                                               r  E_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            A/EL_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.511ns (30.529%)  route 3.438ns (69.471%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         LDCE                         0.000     0.000 r  A/timeout_reg[28]/G
    SLICE_X2Y111         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  A/timeout_reg[28]/Q
                         net (fo=20, routed)          0.936     1.561    A/timeout[28]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.124     1.685 r  A/timer0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.685    A/timer0_carry__0_i_5__0_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.061 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.178 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.178    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.295 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     3.974    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.152     4.126 r  A/NL_LED[0]_i_1/O
                         net (fo=2, routed)           0.824     4.949    A/NL_LED[0]_i_1_n_0
    SLICE_X0Y116         FDSE                                         r  A/EL_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582     5.004    A/clk_IBUF_BUFG
    SLICE_X0Y116         FDSE                                         r  A/EL_LED_reg[1]/C

Slack:                    inf
  Source:                 A/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            A/NL_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.511ns (30.529%)  route 3.438ns (69.471%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         LDCE                         0.000     0.000 r  A/timeout_reg[28]/G
    SLICE_X2Y111         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  A/timeout_reg[28]/Q
                         net (fo=20, routed)          0.936     1.561    A/timeout[28]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.124     1.685 r  A/timer0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.685    A/timer0_carry__0_i_5__0_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.061 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.178 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.178    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.295 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     3.974    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.152     4.126 r  A/NL_LED[0]_i_1/O
                         net (fo=2, routed)           0.824     4.949    A/NL_LED[0]_i_1_n_0
    SLICE_X0Y116         FDSE                                         r  A/NL_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582     5.004    A/clk_IBUF_BUFG
    SLICE_X0Y116         FDSE                                         r  A/NL_LED_reg[0]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/state_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 1.530ns (31.616%)  route 3.309ns (68.384%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B/timeout_reg[28]/Q
                         net (fo=20, routed)          1.279     1.904    B/timeout[28]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     2.028 r  B/timer0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.028    B/timer0_carry__0_i_5_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.429 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.429    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.543    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.514     4.171    B/timer0_carry__2_n_0
    SLICE_X1Y116         LUT3 (Prop_lut3_I1_O)        0.152     4.323 r  B/state_out[2]_i_1/O
                         net (fo=1, routed)           0.516     4.839    B/state_out[2]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582     5.004    B/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[2]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.532ns (31.960%)  route 3.262ns (68.040%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B/timeout_reg[28]/Q
                         net (fo=20, routed)          1.279     1.904    B/timeout[28]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     2.028 r  B/timer0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.028    B/timer0_carry__0_i_5_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.429 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.429    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.543    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.515     4.172    B/timer0_carry__2_n_0
    SLICE_X1Y116         LUT3 (Prop_lut3_I1_O)        0.154     4.326 r  B/state_out[0]_i_1/O
                         net (fo=1, routed)           0.467     4.794    B/state_out[0]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582     5.004    B/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  B/state_out_reg[0]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/SL_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.528ns (32.960%)  route 3.108ns (67.040%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B/timeout_reg[28]/Q
                         net (fo=20, routed)          1.279     1.904    B/timeout[28]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     2.028 r  B/timer0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.028    B/timer0_carry__0_i_5_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.429 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.429    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.543    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     3.949    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.150     4.099 r  B/SL_LED[0]_i_1/O
                         net (fo=2, routed)           0.537     4.636    B/SL_LED[0]_i_1_n_0
    SLICE_X1Y117         FDSE                                         r  B/SL_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581     5.003    B/clk_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  B/SL_LED_reg[0]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/WL_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.528ns (32.960%)  route 3.108ns (67.040%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B/timeout_reg[28]/Q
                         net (fo=20, routed)          1.279     1.904    B/timeout[28]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     2.028 r  B/timer0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.028    B/timer0_carry__0_i_5_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.429 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.429    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.543    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     3.949    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.150     4.099 r  B/SL_LED[0]_i_1/O
                         net (fo=2, routed)           0.537     4.636    B/SL_LED[0]_i_1_n_0
    SLICE_X1Y117         FDSE                                         r  B/WL_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581     5.003    B/clk_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  B/WL_LED_reg[1]/C

Slack:                    inf
  Source:                 A/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            A/S_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.483ns (32.064%)  route 3.142ns (67.936%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         LDCE                         0.000     0.000 r  A/timeout_reg[28]/G
    SLICE_X2Y111         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  A/timeout_reg[28]/Q
                         net (fo=20, routed)          0.936     1.561    A/timeout[28]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.124     1.685 r  A/timer0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.685    A/timer0_carry__0_i_5__0_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.061 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.178 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.178    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.295 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     3.974    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  A/S_LED[0]_i_1/O
                         net (fo=2, routed)           0.528     4.625    A/S_LED[0]_i_1_n_0
    SLICE_X1Y116         FDSE                                         r  A/S_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582     5.004    A/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  A/S_LED_reg[0]/C

Slack:                    inf
  Source:                 A/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            A/W_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.483ns (32.064%)  route 3.142ns (67.936%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         LDCE                         0.000     0.000 r  A/timeout_reg[28]/G
    SLICE_X2Y111         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  A/timeout_reg[28]/Q
                         net (fo=20, routed)          0.936     1.561    A/timeout[28]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.124     1.685 r  A/timer0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.685    A/timer0_carry__0_i_5__0_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.061 r  A/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    A/timer0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.178 r  A/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.178    A/timer0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.295 r  A/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.678     3.974    A/clear
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  A/S_LED[0]_i_1/O
                         net (fo=2, routed)           0.528     4.625    A/S_LED[0]_i_1_n_0
    SLICE_X1Y116         FDSE                                         r  A/W_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.582     5.004    A/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  A/W_LED_reg[1]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/E_LED_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.502ns (32.990%)  route 3.051ns (67.010%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B/timeout_reg[28]/Q
                         net (fo=20, routed)          1.279     1.904    B/timeout[28]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     2.028 r  B/timer0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.028    B/timer0_carry__0_i_5_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.429 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.429    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.543    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     3.949    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     4.073 r  B/N_LED[0]_i_1/O
                         net (fo=2, routed)           0.480     4.553    B/N_LED[0]_i_1_n_0
    SLICE_X0Y117         FDSE                                         r  B/E_LED_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581     5.003    B/clk_IBUF_BUFG
    SLICE_X0Y117         FDSE                                         r  B/E_LED_reg[1]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/N_LED_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.502ns (32.990%)  route 3.051ns (67.010%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B/timeout_reg[28]/Q
                         net (fo=20, routed)          1.279     1.904    B/timeout[28]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     2.028 r  B/timer0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.028    B/timer0_carry__0_i_5_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.429 r  B/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.429    B/timer0_carry__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  B/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.543    B/timer0_carry__1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          1.292     3.949    B/timer0_carry__2_n_0
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.124     4.073 r  B/N_LED[0]_i_1/O
                         net (fo=2, routed)           0.480     4.553    B/N_LED[0]_i_1_n_0
    SLICE_X0Y117         FDSE                                         r  B/N_LED_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.581     5.003    B/clk_IBUF_BUFG
    SLICE_X0Y117         FDSE                                         r  B/N_LED_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X0Y114         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    A/next_state[1]
    SLICE_X0Y113         FDCE                                         r  A/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    A/clk_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  A/present_state_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X0Y114         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[0]/Q
                         net (fo=1, routed)           0.119     0.277    A/next_state[0]
    SLICE_X0Y113         FDCE                                         r  A/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    A/clk_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  A/present_state_reg[0]/C

Slack:                    inf
  Source:                 B/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            B/present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.178ns (62.486%)  route 0.107ns (37.514%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  B/next_state_reg[1]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  B/next_state_reg[1]/Q
                         net (fo=1, routed)           0.107     0.285    B/next_state[1]
    SLICE_X0Y115         FDCE                                         r  B/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.865     2.030    B/clk_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  B/present_state_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X2Y111         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     0.290    A/next_state[2]
    SLICE_X2Y112         FDCE                                         r  A/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.867     2.032    A/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  A/present_state_reg[2]/C

Slack:                    inf
  Source:                 B/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            B/present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.085%)  route 0.145ns (44.915%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/next_state_reg[0]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  B/next_state_reg[0]/Q
                         net (fo=1, routed)           0.145     0.323    B/next_state[0]
    SLICE_X2Y112         FDCE                                         r  B/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.867     2.032    B/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  B/present_state_reg[0]/C

Slack:                    inf
  Source:                 B/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            B/present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.178ns (53.754%)  route 0.153ns (46.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  B/next_state_reg[2]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  B/next_state_reg[2]/Q
                         net (fo=1, routed)           0.153     0.331    B/next_state[2]
    SLICE_X0Y115         FDCE                                         r  B/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.865     2.030    B/clk_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  B/present_state_reg[2]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.342ns (38.516%)  route 0.546ns (61.484%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  B/timeout_reg[28]/Q
                         net (fo=20, routed)          0.273     0.451    B/timeout[28]
    SLICE_X4Y113         LUT3 (Prop_lut3_I1_O)        0.045     0.496 r  B/timer0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     0.496    B/timer0_carry__2_i_3_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.615 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          0.273     0.888    B/timer0_carry__2_n_0
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    B/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[20]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.342ns (38.516%)  route 0.546ns (61.484%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  B/timeout_reg[28]/Q
                         net (fo=20, routed)          0.273     0.451    B/timeout[28]
    SLICE_X4Y113         LUT3 (Prop_lut3_I1_O)        0.045     0.496 r  B/timer0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     0.496    B/timer0_carry__2_i_3_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.615 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          0.273     0.888    B/timer0_carry__2_n_0
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    B/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[21]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.342ns (38.516%)  route 0.546ns (61.484%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  B/timeout_reg[28]/Q
                         net (fo=20, routed)          0.273     0.451    B/timeout[28]
    SLICE_X4Y113         LUT3 (Prop_lut3_I1_O)        0.045     0.496 r  B/timer0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     0.496    B/timer0_carry__2_i_3_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.615 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          0.273     0.888    B/timer0_carry__2_n_0
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    B/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[22]/C

Slack:                    inf
  Source:                 B/timeout_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            B/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.342ns (38.516%)  route 0.546ns (61.484%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  B/timeout_reg[28]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  B/timeout_reg[28]/Q
                         net (fo=20, routed)          0.273     0.451    B/timeout[28]
    SLICE_X4Y113         LUT3 (Prop_lut3_I1_O)        0.045     0.496 r  B/timer0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     0.496    B/timer0_carry__2_i_3_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.615 r  B/timer0_carry__2/CO[3]
                         net (fo=49, routed)          0.273     0.888    B/timer0_carry__2_n_0
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.031    B/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  B/timer_reg[23]/C





