var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[7.0326, 1.80842, 5.00901, 2.35162, 0.0347222], "total":[31332, 185957, 273, 2, 109], "name":"Kernel System", "max_resources":[1853108, 3712450, 11609, 5760, 92655], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[935, 3912, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 5 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 5 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"nw_kernel1", "compute_units":1, "type":"function", "total_percent":[5.68184, 1.04921, 4.36219, 1.21457, 0.0347222], "total_kernel_resources":[17263, 161944, 141, 1.5, 109], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"nw_kernel1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[57, 583, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[57, 583, 1, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[391, 759, 0, 0, 37], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[63, 0, 0, 0, 0]}]}, {"name":"nw.cl:30", "type":"resource", "data":[31, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":30}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:36", "type":"resource", "data":[2691, 70382, 25, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":36}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[2660, 70382, 25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}, {"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"nw.cl:39", "type":"resource", "data":[183, 2, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":39}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:40", "type":"resource", "data":[31, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":40}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"nw_kernel1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[659, 6851, 30, 0, 47], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[659, 6851, 30, 0, 47]}]}, {"name":"Cluster logic", "type":"resource", "data":[814, 1536, 27, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[513, 512, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"nw.cl:39", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":39}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:40", "type":"resource", "data":[623, 2096, 13, 1.5, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":40}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"nw.cl:41", "type":"resource", "data":[504, 2050, 13, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":41}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"nw.cl:45", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":45}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:48 > nw.cl:7", "type":"resource", "data":[560, 16, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":48}, {"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":7}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:48 > nw.cl:12", "type":"resource", "data":[1066, 496, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":48}, {"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":12}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:49", "type":"resource", "data":[3364, 69300, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":49}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[2852, 69300, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"nw.cl:50", "type":"resource", "data":[512, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":50}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:51", "type":"resource", "data":[512, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":51}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw.cl:55", "type":"resource", "data":[3129, 5894, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":55}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[3129, 5894, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[1853108,3712450,11609,5760,92655],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[935,3912,18,0,0],"details":[{"text":"Global interconnect for 5 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 5 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"nw_kernel1","total_kernel_resources":[17263,161944,141,1.5,109],"type":"function","total_percent":[5.68184,1.04921,4.36219,1.21457,0.0347222],"children":[{"name":"Data control overhead","type":"resource","data":[1205,2295,27,0,56],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[716,7434,31,0,47]},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","data":[63,0,0,0,0],"type":"resource"},{"count":1,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,0,0,0,0]},{"count":16,"name":"32-bit Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[512,512,0,0,0]}],"type":"resource","data":[1292,7946,31,0,47]},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":30}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:30","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":30}]],"type":"resource","data":[31,0,0,0,0]}],"data":[31,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":36}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:36","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":36}]],"type":"resource","data":[31,0,0,0,0]},{"count":2,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":36}]],"type":"resource","data":[2660,70382,25,0,0]}],"data":[2691,70382,25,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":39}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:39","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":39}]],"type":"resource","data":[96,0,0,0,0]},{"count":2,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":39}]],"type":"resource","data":[70,2,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":39}]],"type":"resource","data":[16,0,0,0,0]},{"count":2,"name":"33-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":39}]],"type":"resource","data":[66,0,0,0,0]}],"data":[248,2,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":40}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:40","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":40}]],"type":"resource","data":[63,0,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":40}]],"name":"32-bit Integer Multiply","data":[55,46,0,1.5,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":40}]],"name":"32-bit Integer Subtract","data":[32,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":40}]],"name":"Load","data":[504,2050,13,0,0],"type":"resource"}],"data":[654,2096,13,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":41}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:41","children":[{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":41}]],"type":"resource","data":[504,2050,13,0,0]}],"data":[504,2050,13,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":45}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:45","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":45}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":48}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:48","children":[{"debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":48},{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":7}]],"name":"nw.cl:48 > nw.cl:7","replace_name":true,"children":[{"count":16,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":48}]],"type":"resource","data":[560,16,0,0,0]}],"data":[560,16,0,0,0],"type":"resource"},{"replace_name":true,"name":"nw.cl:48 > nw.cl:12","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":48},{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":12}]],"type":"resource","data":[1066,496,0,0,0],"children":[{"count":16,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":48}]],"type":"resource","data":[560,16,0,0,0]},{"count":16,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":48}]],"type":"resource","data":[506,480,0,0,0]}]}],"data":[1626,512,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":49}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:49","children":[{"count":16,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":49}]],"type":"resource","data":[512,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":49}]],"type":"resource","data":[2852,69300,16,0,0]}],"data":[3364,69300,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":50}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:50","children":[{"count":16,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":50}]],"type":"resource","data":[512,0,0,0,0]}],"data":[512,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":51}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:51","children":[{"count":16,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":51}]],"type":"resource","data":[512,0,0,0,0]}],"data":[512,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":55}]],"name":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl:55","children":[{"count":1,"name":"Store","debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl","line":55}]],"type":"resource","data":[3129,5894,16,0,0]}],"data":[3129,5894,16,0,0],"type":"resource"}],"data":[17263,161944,141,1.5,109],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[18200,165927,161,1.5,109],"total_percent":[7.0326,1.80842,5.00901,2.35162,0.0347222],"total":[31332,185957,273,2,109],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"nw_kernel1", "children":[{"type":"bb", "id":3, "name":"nw_kernel1.B0", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":36}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"13", "Latency":"251", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":36}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"190", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":13, "name":"end", "details":[{"type":"table", "Start Cycle":"271", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"271"}]}, {"type":"bb", "id":4, "name":"nw_kernel1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"nw_kernel1.B2", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":40}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"190", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":41}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"190", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":49}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"21", "Latency":"251", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":55}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"359", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"loop", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":39}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"15"}]}, {"type":"inst", "id":15, "name":"loop end", "details":[{"type":"table", "Start Cycle":"361", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"361", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":16, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":6, "to":13}, {"from":7, "to":13}, {"from":15, "to":4}, {"from":15, "to":14}, {"from":13, "to":14}, {"from":8, "to":15}, {"from":9, "to":15}, {"from":10, "to":15}, {"from":11, "to":15}, {"from":12, "to":6}, {"from":12, "to":7}, {"from":14, "to":8}, {"from":14, "to":9}, {"from":14, "to":10}, {"from":8, "to":11}, {"from":9, "to":11}, {"from":10, "to":11}, {"from":16, "to":10}, {"from":11, "to":16}, {"from":16, "to":8}, {"from":16, "to":6}, {"from":16, "to":7}, {"from":16, "to":9}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: nw_kernel1", "data":["", "", ""], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":19}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":35}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"nw_kernel1.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":39}]], "details":[{"type":"brief", "text":"Thread capacity = 362"}, {"type":"text", "text":"Thread capacity = 362"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":44}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"nw_kernel1", "data":["NDRange", "No", "n/a", 1, "Off"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}, {"type":"text", "text":"Stall latency disabled due to loop orchestration compiler optimization is disabled in loop nw_kernel1.B2."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":19}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"nw_kernel1", "data":[17263, 161944, 141, 1.5, 109], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":19}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[935, 3912, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[31332, 185957, 273, 1, 109], "data_percent":[1.69078, 5.00901, 2.35162, 0.0347222, 6.93355]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1853108, 3712450, 11609, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":49}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "line":55}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["nw"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, s10_ref:s10gx"]},{"name":"AOC Version","data":["18.1.0 Build 222"]},{"name":"Quartus Version","data":["18.1.0 Build 222 Pro"]},{"name":"Command","data":["aoc nw.cl"]},{"name":"Reports Generated At","data":["Fri Feb  8 00:26:11 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[387.5]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"nw_kernel1","data":[20798.3 ,51432 ,186 ,2 ,97]  }]}}';
var fileJSON=[{"path":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "name":"nw.cl", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_GX/kernels_altera/nw.cl", "content":"#define BLOCK_SIZE (16)\012\012\012int maximum(int a, int b, int c)\012{\012  int k;\012  if( a <= b )\012    k = b;\012  else\012    k = a;\012\012  if( k <=c )\012    return(c);\012  else\012    return(k);\012}\012\012__kernel void \012nw_kernel1(__global int * restrict reference, \012           __global int volatile * restrict input_itemsets,\012           __global int * restrict output_itemsets,           \012           uint max_cols,\012           uint penalty,\012           uint iterations, uint offset) {\012  int max_rows = max_cols;\012  int bx =get_global_id(0);// init_block +  get_gloabal_id(0);\012//  for (int bx= init_block; bx<init_block+iterations; bx++)\012{\012\012    int base = offset + BLOCK_SIZE * bx + 1+offset;\012\012    int sr[BLOCK_SIZE];\012    \012    #pragma unroll\012    for (int i = 0; i < BLOCK_SIZE; ++i) {\012      sr[i] = input_itemsets[base + i];\012    }\012\012    for (int j = 1; j < max_rows - 1; ++j) {\012      int diag = input_itemsets[base + max_cols * j - 1 - max_cols];\012      int left = input_itemsets[base + max_cols * j - 1];\012\012    #pragma unroll\012      for (int i = 0; i < BLOCK_SIZE; ++i) {\012        int index = base + i + max_cols * j;\012        int above = sr[i];\012        int v = \012            maximum(\012                diag + reference[index], \012                left - penalty,\012                above - penalty);\012        diag = above;\012        left = v;\012        sr[i] = v;\012        output_itemsets[index] = v;\012      }\012    }\012  }\012}\012"}];
