$date
	Mon Nov  4 11:36:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ALU $end
$var wire 32 ! result_tb [31:0] $end
$var reg 4 " control_tb [3:0] $end
$var reg 32 # d1_tb [31:0] $end
$var reg 32 $ d2_tb [31:0] $end
$scope module dut $end
$var wire 4 % control [3:0] $end
$var wire 32 & d1 [31:0] $end
$var wire 32 ' d2 [31:0] $end
$var wire 32 ( result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0xxx00xxxx00xxxxxxxxxxxxxxxx (
b10100010000101000110011100111100 '
b11110011000101000111010010100001 &
bx %
b10100010000101000110011100111100 $
b11110011000101000111010010100001 #
bx "
bx0xxx00xxxx00xxxxxxxxxxxxxxxx !
$end
#10
b10010101001010001101101111011101 !
b10010101001010001101101111011101 (
b0 "
b0 %
#20
b10000000000000000000000000000 !
b10000000000000000000000000000 (
b1 "
b1 %
#30
b0 !
b0 (
b10 "
b10 %
#40
b11 "
b11 %
#50
b1010001000000000001001110011101 !
b1010001000000000001001110011101 (
b100 "
b100 %
#60
b1111 !
b1111 (
b101 "
b101 %
#70
b11110011000101000111011110111101 !
b11110011000101000111011110111101 (
b110 "
b110 %
#80
b10100010000101000110010000100000 !
b10100010000101000110010000100000 (
b111 "
b111 %
#90
b1010001000000000000110101100101 !
b1010001000000000000110101100101 (
b1000 "
b1000 %
#100
b0 !
b0 (
b1001 "
b1001 %
#110
b1010 "
b1010 %
#120
b1011 "
b1011 %
#130
b1100 "
b1100 %
#140
b1111 !
b1111 (
b1101 "
b1101 %
#150
b0 !
b0 (
b1110 "
b1110 %
#160
b1111 "
b1111 %
#170
