// Seed: 4188580610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  id_8(
      1'b0
  );
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wor id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input logic id_9,
    input wire id_10,
    input wire id_11
);
  assign id_1 = id_9;
  always id_1 <= id_4 === 1'b0 ? 1 + -1 : 1;
  uwire id_13, id_14 = -1'd0;
  wire  id_15;
  assign id_6 = id_7;
  reg id_16;
  assign id_1 = -1;
  wire id_17;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_14,
      id_15,
      id_14
  );
  bit id_18 = -1, id_19;
  id_20 :
  assert property (@(posedge -1) -1) id_16 <= id_18;
  wire id_21;
  if (id_13) tri1 id_22 = 1;
  wire id_23, id_24;
endmodule
