#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001496cd3eb10 .scope module, "Vga_Test" "Vga_Test" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "B_color";
    .port_info 3 /OUTPUT 3 "RGB";
    .port_info 4 /OUTPUT 1 "h_sync";
    .port_info 5 /OUTPUT 1 "v_sync";
o000001496cd44b18 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001496cd9bb70_0 .net "B_color", 2 0, o000001496cd44b18;  0 drivers
v000001496cd9bc10_0 .net "RGB", 2 0, L_000001496cde6880;  1 drivers
L_000001496cd9d158 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001496cd9bcb0_0 .net/2u *"_ivl_0", 2 0, L_000001496cd9d158;  1 drivers
o000001496cd44608 .functor BUFZ 1, C4<z>; HiZ drive
v000001496cd9bdf0_0 .net "clk", 0 0, o000001496cd44608;  0 drivers
v000001496cd9c390_0 .net "h_sync", 0 0, L_000001496cd42930;  1 drivers
o000001496cd44818 .functor BUFZ 1, C4<z>; HiZ drive
v000001496cd9bf30_0 .net "reset", 0 0, o000001496cd44818;  0 drivers
v000001496cd9c9d0_0 .var "rgb_reg", 2 0;
v000001496cd9c430_0 .net "v_sync", 0 0, L_000001496cd42bd0;  1 drivers
v000001496cd9c610_0 .net "video_on", 0 0, L_000001496cd428c0;  1 drivers
L_000001496cde6880 .functor MUXZ 3, L_000001496cd9d158, v000001496cd9c9d0_0, L_000001496cd428c0, C4<>;
S_000001496cd3eca0 .scope module, "INS" "Vga_Sync" 2 14, 3 1 0, S_000001496cd3eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "pixel_x";
    .port_info 3 /OUTPUT 10 "pixel_y";
    .port_info 4 /OUTPUT 1 "h_sync";
    .port_info 5 /OUTPUT 1 "v_sync";
    .port_info 6 /OUTPUT 1 "P_tick";
    .port_info 7 /OUTPUT 1 "video_on";
P_000001496cce6480 .param/l "HB" 1 3 10, +C4<00000000000000000000000000010000>;
P_000001496cce64b8 .param/l "HD" 1 3 8, +C4<00000000000000000000001010000000>;
P_000001496cce64f0 .param/l "HF" 1 3 9, +C4<00000000000000000000000000110000>;
P_000001496cce6528 .param/l "HR" 1 3 11, +C4<00000000000000000000000001100000>;
P_000001496cce6560 .param/l "VB" 1 3 14, +C4<00000000000000000000000000100001>;
P_000001496cce6598 .param/l "VD" 1 3 12, +C4<00000000000000000000000111100000>;
P_000001496cce65d0 .param/l "VF" 1 3 13, +C4<00000000000000000000000000001010>;
P_000001496cce6608 .param/l "VR" 1 3 15, +C4<00000000000000000000000000000010>;
L_000001496cd427e0 .functor NOT 1, v000001496cd2f100_0, C4<0>, C4<0>, C4<0>;
L_000001496cd42e70 .functor BUFZ 1, v000001496cd2f100_0, C4<0>, C4<0>, C4<0>;
L_000001496cd42af0 .functor AND 1, L_000001496cde7960, L_000001496cde6240, C4<1>, C4<1>;
L_000001496cd42850 .functor AND 1, L_000001496cde6740, L_000001496cde7140, C4<1>, C4<1>;
L_000001496cd428c0 .functor AND 1, L_000001496cde6600, L_000001496cde67e0, C4<1>, C4<1>;
L_000001496cd42930 .functor BUFZ 1, v000001496cd9b490_0, C4<0>, C4<0>, C4<0>;
L_000001496cd42bd0 .functor BUFZ 1, v000001496cd9ba30_0, C4<0>, C4<0>, C4<0>;
L_000001496cd42380 .functor BUFZ 10, v000001496cd9b7b0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001496cd42690 .functor BUFZ 1, L_000001496cd42e70, C4<0>, C4<0>, C4<0>;
v000001496cd2fec0_0 .net "Mod2_next", 0 0, L_000001496cd427e0;  1 drivers
v000001496cd2f100_0 .var "Mod2_reg", 0 0;
o000001496cd44038 .functor BUFZ 1, C4<z>; HiZ drive
v000001496cd2fe20_0 .net "P_tick", 0 0, o000001496cd44038;  0 drivers
v000001496cd2f740_0 .net *"_ivl_12", 31 0, L_000001496cd9c890;  1 drivers
L_000001496cd9cd68 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd2f380_0 .net *"_ivl_15", 21 0, L_000001496cd9cd68;  1 drivers
L_000001496cd9cdb0 .functor BUFT 1, C4<00000000000000000000001000001100>, C4<0>, C4<0>, C4<0>;
v000001496cd2f240_0 .net/2u *"_ivl_16", 31 0, L_000001496cd9cdb0;  1 drivers
v000001496cd2fd80_0 .net *"_ivl_20", 31 0, L_000001496cd9ca70;  1 drivers
L_000001496cd9cdf8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd2fb00_0 .net *"_ivl_23", 21 0, L_000001496cd9cdf8;  1 drivers
L_000001496cd9ce40 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v000001496cd2f420_0 .net/2u *"_ivl_24", 31 0, L_000001496cd9ce40;  1 drivers
v000001496cd2f4c0_0 .net *"_ivl_26", 0 0, L_000001496cde7960;  1 drivers
v000001496cd2efc0_0 .net *"_ivl_28", 31 0, L_000001496cde62e0;  1 drivers
L_000001496cd9ce88 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd2f060_0 .net *"_ivl_31", 21 0, L_000001496cd9ce88;  1 drivers
L_000001496cd9ced0 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v000001496cd2f6a0_0 .net/2u *"_ivl_32", 31 0, L_000001496cd9ced0;  1 drivers
v000001496cd2fc40_0 .net *"_ivl_34", 0 0, L_000001496cde6240;  1 drivers
v000001496cd2f600_0 .net *"_ivl_38", 31 0, L_000001496cde75a0;  1 drivers
v000001496cd2f9c0_0 .net *"_ivl_4", 31 0, L_000001496cd9c6b0;  1 drivers
L_000001496cd9cf18 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd9b030_0 .net *"_ivl_41", 21 0, L_000001496cd9cf18;  1 drivers
L_000001496cd9cf60 .functor BUFT 1, C4<00000000000000000000001000000001>, C4<0>, C4<0>, C4<0>;
v000001496cd9be90_0 .net/2u *"_ivl_42", 31 0, L_000001496cd9cf60;  1 drivers
v000001496cd9b170_0 .net *"_ivl_44", 0 0, L_000001496cde6740;  1 drivers
v000001496cd9c110_0 .net *"_ivl_46", 31 0, L_000001496cde66a0;  1 drivers
L_000001496cd9cfa8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd9ae50_0 .net *"_ivl_49", 21 0, L_000001496cd9cfa8;  1 drivers
L_000001496cd9cff0 .functor BUFT 1, C4<00000000000000000000001000000010>, C4<0>, C4<0>, C4<0>;
v000001496cd9cb10_0 .net/2u *"_ivl_50", 31 0, L_000001496cd9cff0;  1 drivers
v000001496cd9ad10_0 .net *"_ivl_52", 0 0, L_000001496cde7140;  1 drivers
v000001496cd9c4d0_0 .net *"_ivl_56", 31 0, L_000001496cde6380;  1 drivers
L_000001496cd9d038 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd9c750_0 .net *"_ivl_59", 21 0, L_000001496cd9d038;  1 drivers
L_000001496cd9d080 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v000001496cd9bd50_0 .net/2u *"_ivl_60", 31 0, L_000001496cd9d080;  1 drivers
v000001496cd9b670_0 .net *"_ivl_62", 0 0, L_000001496cde6600;  1 drivers
v000001496cd9b210_0 .net *"_ivl_64", 31 0, L_000001496cde7aa0;  1 drivers
L_000001496cd9d0c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd9cbb0_0 .net *"_ivl_67", 21 0, L_000001496cd9d0c8;  1 drivers
L_000001496cd9d110 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v000001496cd9b710_0 .net/2u *"_ivl_68", 31 0, L_000001496cd9d110;  1 drivers
L_000001496cd9ccd8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001496cd9b2b0_0 .net *"_ivl_7", 21 0, L_000001496cd9ccd8;  1 drivers
v000001496cd9bfd0_0 .net *"_ivl_70", 0 0, L_000001496cde67e0;  1 drivers
L_000001496cd9cd20 .functor BUFT 1, C4<00000000000000000000001100011111>, C4<0>, C4<0>, C4<0>;
v000001496cd9b350_0 .net/2u *"_ivl_8", 31 0, L_000001496cd9cd20;  1 drivers
v000001496cd9b3f0_0 .net "clk", 0 0, o000001496cd44608;  alias, 0 drivers
v000001496cd9c570_0 .var "h_count_next", 9 0;
v000001496cd9b7b0_0 .var "h_count_reg", 9 0;
v000001496cd9b990_0 .net "h_end", 0 0, L_000001496cd9c7f0;  1 drivers
v000001496cd9adb0_0 .net "h_sync", 0 0, L_000001496cd42930;  alias, 1 drivers
v000001496cd9c1b0_0 .net "h_sync_next", 0 0, L_000001496cd42af0;  1 drivers
v000001496cd9b490_0 .var "h_sync_reg", 0 0;
v000001496cd9b530_0 .net "p_tick", 0 0, L_000001496cd42690;  1 drivers
v000001496cd9b5d0_0 .net "pixel_tick", 0 0, L_000001496cd42e70;  1 drivers
v000001496cd9c070_0 .net "pixel_x", 9 0, L_000001496cd42380;  1 drivers
o000001496cd447e8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001496cd9aef0_0 .net "pixel_y", 9 0, o000001496cd447e8;  0 drivers
v000001496cd9af90_0 .net "reset", 0 0, o000001496cd44818;  alias, 0 drivers
v000001496cd9c250_0 .var "v_count_next", 9 0;
v000001496cd9c2f0_0 .var "v_count_reg", 9 0;
v000001496cd9b850_0 .net "v_end", 0 0, L_000001496cd9c930;  1 drivers
v000001496cd9b8f0_0 .net "v_sync", 0 0, L_000001496cd42bd0;  alias, 1 drivers
v000001496cd9b0d0_0 .net "v_sync_next", 0 0, L_000001496cd42850;  1 drivers
v000001496cd9ba30_0 .var "v_sync_reg", 0 0;
v000001496cd9bad0_0 .net "video_on", 0 0, L_000001496cd428c0;  alias, 1 drivers
E_000001496cd31ac0 .event anyedge, v000001496cd9b5d0_0, v000001496cd9b990_0, v000001496cd9b850_0, v000001496cd9c2f0_0;
E_000001496cd32700 .event anyedge, v000001496cd9b5d0_0, v000001496cd9b990_0, v000001496cd9b7b0_0;
E_000001496cd32240 .event posedge, v000001496cd9af90_0, v000001496cd9b3f0_0;
L_000001496cd9c6b0 .concat [ 10 22 0 0], v000001496cd9b7b0_0, L_000001496cd9ccd8;
L_000001496cd9c7f0 .cmp/eq 32, L_000001496cd9c6b0, L_000001496cd9cd20;
L_000001496cd9c890 .concat [ 10 22 0 0], v000001496cd9c2f0_0, L_000001496cd9cd68;
L_000001496cd9c930 .cmp/eq 32, L_000001496cd9c890, L_000001496cd9cdb0;
L_000001496cd9ca70 .concat [ 10 22 0 0], v000001496cd9b7b0_0, L_000001496cd9cdf8;
L_000001496cde7960 .cmp/ge 32, L_000001496cd9ca70, L_000001496cd9ce40;
L_000001496cde62e0 .concat [ 10 22 0 0], v000001496cd9b7b0_0, L_000001496cd9ce88;
L_000001496cde6240 .cmp/ge 32, L_000001496cd9ced0, L_000001496cde62e0;
L_000001496cde75a0 .concat [ 10 22 0 0], v000001496cd9c2f0_0, L_000001496cd9cf18;
L_000001496cde6740 .cmp/ge 32, L_000001496cde75a0, L_000001496cd9cf60;
L_000001496cde66a0 .concat [ 10 22 0 0], v000001496cd9c2f0_0, L_000001496cd9cfa8;
L_000001496cde7140 .cmp/ge 32, L_000001496cd9cff0, L_000001496cde66a0;
L_000001496cde6380 .concat [ 10 22 0 0], v000001496cd9b7b0_0, L_000001496cd9d038;
L_000001496cde6600 .cmp/ge 32, L_000001496cde6380, L_000001496cd9d080;
L_000001496cde7aa0 .concat [ 10 22 0 0], v000001496cd9c2f0_0, L_000001496cd9d0c8;
L_000001496cde67e0 .cmp/ge 32, L_000001496cde7aa0, L_000001496cd9d110;
    .scope S_000001496cd3eca0;
T_0 ;
    %wait E_000001496cd32240;
    %load/vec4 v000001496cd9af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001496cd2f100_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001496cd9b7b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001496cd9c2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001496cd9ba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001496cd9b490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001496cd2fec0_0;
    %assign/vec4 v000001496cd2f100_0, 0;
    %load/vec4 v000001496cd9c570_0;
    %assign/vec4 v000001496cd9b7b0_0, 0;
    %load/vec4 v000001496cd9c250_0;
    %assign/vec4 v000001496cd9c2f0_0, 0;
    %load/vec4 v000001496cd9b0d0_0;
    %assign/vec4 v000001496cd9ba30_0, 0;
    %load/vec4 v000001496cd9c1b0_0;
    %assign/vec4 v000001496cd9b490_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001496cd3eca0;
T_1 ;
    %wait E_000001496cd32700;
    %load/vec4 v000001496cd9b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001496cd9b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001496cd9c570_0, 0, 10;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001496cd9b7b0_0;
    %addi 1, 0, 10;
    %store/vec4 v000001496cd9c570_0, 0, 10;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001496cd9b7b0_0;
    %store/vec4 v000001496cd9c570_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001496cd3eca0;
T_2 ;
    %wait E_000001496cd31ac0;
    %load/vec4 v000001496cd9b5d0_0;
    %load/vec4 v000001496cd9b990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001496cd9b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001496cd9c250_0, 0, 10;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001496cd9c2f0_0;
    %addi 1, 0, 10;
    %store/vec4 v000001496cd9c250_0, 0, 10;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001496cd9c2f0_0;
    %store/vec4 v000001496cd9c250_0, 0, 10;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001496cd3eb10;
T_3 ;
    %wait E_000001496cd32240;
    %load/vec4 v000001496cd9bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001496cd9c9d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001496cd9bb70_0;
    %assign/vec4 v000001496cd9c9d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Vga_Test.v";
    "Vga_Sync.v";
