{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:39:09 2019 " "Info: Processing started: Sat Dec 21 09:39:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off myCPU -c myCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off myCPU -c myCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "myCPU EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"myCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[7] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[6] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[5] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[4] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[3] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[2] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[1] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { LED[0] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { clk } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[6\] " "Info: Pin IN_Addr\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[6] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[7\] " "Info: Pin IN_Addr\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[7] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[2\] " "Info: Pin IN_Addr\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[2] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[3\] " "Info: Pin IN_Addr\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[3] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[5\] " "Info: Pin IN_Addr\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[5] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[4\] " "Info: Pin IN_Addr\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[4] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[0\] " "Info: Pin IN_Addr\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[0] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_Addr\[1\] " "Info: Pin IN_Addr\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { IN_Addr[1] } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLogic:inst16\|WE~6 Global clock " "Info: Automatically promoted some destinations of signal \"CLogic:inst16\|WE~6\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "General_REG:inst8\|regB\[7\]~0 " "Info: Destination \"General_REG:inst8\|regB\[7\]~0\" may be non-global or may not use global clock" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "General_REG:inst8\|regC\[7\]~0 " "Info: Destination \"General_REG:inst8\|regC\[7\]~0\" may be non-global or may not use global clock" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "General_REG:inst8\|regA\[7\]~3 " "Info: Destination \"General_REG:inst8\|regA\[7\]~3\" may be non-global or may not use global clock" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "ALU:inst9\|tmp\[1\]~3 Global clock " "Info: Automatically promoted signal \"ALU:inst9\|tmp\[1\]~3\" to use Global clock" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 17 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register General_REG:inst8\|oB\[4\] register ProgramCounter:inst\|Finder\[3\] -16.918 ns " "Info: Slack time is -16.918 ns between source register \"General_REG:inst8\|oB\[4\]\" and destination register \"ProgramCounter:inst\|Finder\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-10.978 ns + Largest register register " "Info: + Largest register to register requirement is -10.978 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 197 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns ProgramCounter:inst\|Finder\[3\] 2 REG Unassigned 4 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'ProgramCounter:inst\|Finder\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk ProgramCounter:inst|Finder[3] } "NODE_NAME" } } { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 197 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns ProgramCounter:inst\|Finder\[3\] 2 REG Unassigned 4 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'ProgramCounter:inst\|Finder\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk ProgramCounter:inst|Finder[3] } "NODE_NAME" } } { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.154 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 9.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 197 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns SM:inst12\|pre 2 REG Unassigned 19 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'SM:inst12\|pre'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk SM:inst12|pre } "NODE_NAME" } } { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.590 ns) 3.946 ns CLogic:inst16\|WE~6 3 COMB Unassigned 19 " "Info: 3: + IC(0.379 ns) + CELL(0.590 ns) = 3.946 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { SM:inst12|pre CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.094 ns) + CELL(0.114 ns) 9.154 ns General_REG:inst8\|oB\[4\] 4 REG Unassigned 6 " "Info: 4: + IC(5.094 ns) + CELL(0.114 ns) = 9.154 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.208 ns" { CLogic:inst16|WE~6 General_REG:inst8|oB[4] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.108 ns ( 33.95 % ) " "Info: Total cell delay = 3.108 ns ( 33.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.046 ns ( 66.05 % ) " "Info: Total interconnect delay = 6.046 ns ( 66.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.194 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 14.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 197 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 197; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns IReg:inst7\|tmp\[2\] 2 REG Unassigned 15 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'IReg:inst7\|tmp\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk IReg:inst7|tmp[2] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.590 ns) 4.330 ns General_REG:inst8\|Equal2~0 3 COMB Unassigned 3 " "Info: 3: + IC(0.763 ns) + CELL(0.590 ns) = 4.330 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'General_REG:inst8\|Equal2~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { IReg:inst7|tmp[2] General_REG:inst8|Equal2~0 } "NODE_NAME" } } { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 4.984 ns IDecoder:inst15\|OUT0~2 4 COMB Unassigned 3 " "Info: 4: + IC(0.362 ns) + CELL(0.292 ns) = 4.984 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'IDecoder:inst15\|OUT0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.292 ns) 6.331 ns CLogic:inst16\|WE~7 5 COMB Unassigned 1 " "Info: 5: + IC(1.055 ns) + CELL(0.292 ns) = 6.331 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.442 ns) 7.678 ns CLogic:inst16\|WE~8 6 COMB Unassigned 1 " "Info: 6: + IC(0.905 ns) + CELL(0.442 ns) = 7.678 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { CLogic:inst16|WE~7 CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 8.332 ns CLogic:inst16\|WE~9 7 COMB Unassigned 1 " "Info: 7: + IC(0.064 ns) + CELL(0.590 ns) = 8.332 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.986 ns CLogic:inst16\|WE~6 8 COMB Unassigned 19 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 8.986 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.094 ns) + CELL(0.114 ns) 14.194 ns General_REG:inst8\|oB\[4\] 9 REG Unassigned 6 " "Info: 9: + IC(5.094 ns) + CELL(0.114 ns) = 14.194 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.208 ns" { CLogic:inst16|WE~6 General_REG:inst8|oB[4] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.166 ns ( 36.40 % ) " "Info: Total cell delay = 5.166 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.028 ns ( 63.60 % ) " "Info: Total interconnect delay = 9.028 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns - Longest register register " "Info: - Longest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[4\] 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[4] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.292 ns) 1.364 ns ALU:inst9\|Result\[4\]~86 2 COMB Unassigned 1 " "Info: 2: + IC(1.072 ns) + CELL(0.292 ns) = 1.364 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[4\]~86'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { General_REG:inst8|oB[4] ALU:inst9|Result[4]~86 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 2.018 ns ALU:inst9\|Result\[4\]~87 3 COMB Unassigned 3 " "Info: 3: + IC(0.362 ns) + CELL(0.292 ns) = 2.018 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[4\]~87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst9|Result[4]~86 ALU:inst9|Result[4]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.114 ns) 3.298 ns Bus\[3\]~12 4 COMB Unassigned 2 " "Info: 4: + IC(1.166 ns) + CELL(0.114 ns) = 3.298 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Bus\[3\]~12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { ALU:inst9|Result[4]~87 Bus[3]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 4.191 ns Bus\[3\]~13 5 COMB Unassigned 5 " "Info: 5: + IC(0.303 ns) + CELL(0.590 ns) = 4.191 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Bus[3]~12 Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.115 ns) 5.940 ns ProgramCounter:inst\|Finder\[3\] 6 REG Unassigned 4 " "Info: 6: + IC(1.634 ns) + CELL(0.115 ns) = 5.940 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'ProgramCounter:inst\|Finder\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { Bus[3]~13 ProgramCounter:inst|Finder[3] } "NODE_NAME" } } { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.403 ns ( 23.62 % ) " "Info: Total cell delay = 1.403 ns ( 23.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 76.38 % ) " "Info: Total interconnect delay = 4.537 ns ( 76.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { General_REG:inst8|oB[4] ALU:inst9|Result[4]~86 ALU:inst9|Result[4]~87 Bus[3]~12 Bus[3]~13 ProgramCounter:inst|Finder[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { General_REG:inst8|oB[4] ALU:inst9|Result[4]~86 ALU:inst9|Result[4]~87 Bus[3]~12 Bus[3]~13 ProgramCounter:inst|Finder[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.940 ns register register " "Info: Estimated most critical path is register to register delay of 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[4\] 1 REG LAB_X21_Y4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y4; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[4] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.292 ns) 1.364 ns ALU:inst9\|Result\[4\]~86 2 COMB LAB_X21_Y6 1 " "Info: 2: + IC(1.072 ns) + CELL(0.292 ns) = 1.364 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[4\]~86'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { General_REG:inst8|oB[4] ALU:inst9|Result[4]~86 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 2.018 ns ALU:inst9\|Result\[4\]~87 3 COMB LAB_X21_Y6 3 " "Info: 3: + IC(0.362 ns) + CELL(0.292 ns) = 2.018 ns; Loc. = LAB_X21_Y6; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[4\]~87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst9|Result[4]~86 ALU:inst9|Result[4]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.114 ns) 3.298 ns Bus\[3\]~12 4 COMB LAB_X17_Y6 2 " "Info: 4: + IC(1.166 ns) + CELL(0.114 ns) = 3.298 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'Bus\[3\]~12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { ALU:inst9|Result[4]~87 Bus[3]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 4.191 ns Bus\[3\]~13 5 COMB LAB_X18_Y6 5 " "Info: 5: + IC(0.303 ns) + CELL(0.590 ns) = 4.191 ns; Loc. = LAB_X18_Y6; Fanout = 5; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Bus[3]~12 Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.115 ns) 5.940 ns ProgramCounter:inst\|Finder\[3\] 6 REG LAB_X22_Y5 4 " "Info: 6: + IC(1.634 ns) + CELL(0.115 ns) = 5.940 ns; Loc. = LAB_X22_Y5; Fanout = 4; REG Node = 'ProgramCounter:inst\|Finder\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { Bus[3]~13 ProgramCounter:inst|Finder[3] } "NODE_NAME" } } { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.403 ns ( 23.62 % ) " "Info: Total cell delay = 1.403 ns ( 23.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 76.38 % ) " "Info: Total interconnect delay = 4.537 ns ( 76.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { General_REG:inst8|oB[4] ALU:inst9|Result[4]~86 ALU:inst9|Result[4]~87 Bus[3]~12 Bus[3]~13 ProgramCounter:inst|Finder[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:39:11 2019 " "Info: Processing ended: Sat Dec 21 09:39:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
