# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../my_lib/Cache_bus_master_to_slave.vhd" \

# Do not sort compile order
nosort
