library ieee;
use ieee.std_logic_1164.all;

entity pp_Generator is
port(
		A: in std_logic_vector(3 downto 0);
		B: out std_logic;
		);
end pp_Generator;

architecture A1 of pp_Generator is
	

begin



end A1;