lbl_8020D698:
/* 8020D698 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8020D69C 00000004  7C 08 02 A6 */	mflr r0
/* 8020D6A0 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 8020D6A4 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8020D6A8 00000010  7C 7F 1B 78 */	mr r31, r3
/* 8020D6AC 00000014  3C 60 80 40 */	lis r3, g_dComIfG_gameInfo@ha
/* 8020D6B0 00000018  38 63 61 C0 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 8020D6B4 0000001C  88 03 4F AD */	lbz r0, 0x4fad(r3)	/* effective address: 8040B16D */
/* 8020D6B8 00000020  28 00 00 00 */	cmplwi r0, 0
/* 8020D6BC 00000024  41 82 00 0C */	beq lbl_8020D6C8
/* 8020D6C0 00000028  38 60 00 01 */	li r3, 1
/* 8020D6C4 0000002C  48 00 00 54 */	b lbl_8020D718
lbl_8020D6C8:
/* 8020D6C8 00000000  48 02 AB 65 */	bl getStatus__12dMsgObject_cFv
/* 8020D6CC 00000004  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 8020D6D0 00000008  20 60 00 01 */	subfic r3, r0, 1
/* 8020D6D4 0000000C  30 03 FF FF */	addic r0, r3, -1
/* 8020D6D8 00000010  7C 00 19 10 */	subfe r0, r0, r3
/* 8020D6DC 00000014  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 8020D6E0 00000018  41 82 00 0C */	beq lbl_8020D6EC
/* 8020D6E4 0000001C  38 60 00 01 */	li r3, 1
/* 8020D6E8 00000020  48 00 00 30 */	b lbl_8020D718
lbl_8020D6EC:
/* 8020D6EC 00000000  80 9F 00 30 */	lwz r4, 0x30(r31)
/* 8020D6F0 00000004  3C 60 80 40 */	lis r3, g_dComIfG_gameInfo@ha
/* 8020D6F4 00000008  38 63 61 C0 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 8020D6F8 0000000C  88 63 4F AD */	lbz r3, 0x4fad(r3)	/* effective address: 8040B16D */
/* 8020D6FC 00000010  30 03 FF FF */	addic r0, r3, -1
/* 8020D700 00000014  7C 00 19 10 */	subfe r0, r0, r3
/* 8020D704 00000018  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 8020D708 0000001C  7C 64 00 50 */	subf r3, r4, r0
/* 8020D70C 00000020  30 03 FF FF */	addic r0, r3, -1
/* 8020D710 00000024  7C 00 19 10 */	subfe r0, r0, r3
/* 8020D714 00000028  54 03 06 3E */	clrlwi r3, r0, 0x18
lbl_8020D718:
/* 8020D718 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8020D71C 00000004  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8020D720 00000008  7C 08 03 A6 */	mtlr r0
/* 8020D724 0000000C  38 21 00 10 */	addi r1, r1, 0x10
/* 8020D728 00000010  4E 80 00 20 */	blr 
