#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011EC8C0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_011E275C .param/l "AWIDTH" 2 6, +C4<0101>;
P_011E2770 .param/l "AWIDTH_MEM" 2 9, +C4<0100000>;
P_011E2784 .param/l "DEPTH" 2 8, +C4<01>;
P_011E2798 .param/l "DWIDTH" 2 4, +C4<0100000>;
P_011E27AC .param/l "IMM_WIDTH" 2 10, +C4<010000>;
P_011E27C0 .param/l "IWIDTH" 2 5, +C4<0100000>;
P_011E27D4 .param/l "PC_WIDTH" 2 7, +C4<0100000>;
v012328D8_0 .var "p_clk", 0 0;
v01232250_0 .var "p_i_ce", 0 0;
v01232408_0 .net "p_o_pc", 31 0, v01230A98_0; 1 drivers
v01232300_0 .var "p_rst", 0 0;
v01232930_0 .net "p_wb_data", 31 0, L_01234D80; 1 drivers
S_011ECA58 .scope task, "reset" "reset" 2 44, 2 44, S_011EC8C0;
 .timescale 0 0;
v01232778_0 .var/i "counter", 31 0;
E_011E3E38 .event posedge, v011ED8F8_0;
TD_tb.reset ;
    %set/v v01232300_0, 0, 1;
    %load/v 8, v01232778_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_011E3E38;
    %jmp T_0.0;
T_0.1 ;
    %set/v v01232300_0, 1, 1;
    %end;
S_011EC6A0 .scope module, "p" "processor" 2 26, 3 6, S_011EC8C0;
 .timescale 0 0;
P_011E3834 .param/l "AWIDTH" 3 9, +C4<0101>;
P_011E3848 .param/l "AWIDTH_MEM" 3 12, +C4<0100000>;
P_011E385C .param/l "DEPTH" 3 11, +C4<01>;
P_011E3870 .param/l "DWIDTH" 3 7, +C4<0100000>;
P_011E3884 .param/l "IMM_WIDTH" 3 13, +C4<010000>;
P_011E3898 .param/l "IWIDTH" 3 8, +C4<0100000>;
P_011E38AC .param/l "PC_WIDTH" 3 10, +C4<0100000>;
v01231800_0 .net "c_d_o_ALUSrc", 0 0, v011EDB08_0; 1 drivers
v01231438_0 .net "c_d_o_Branch", 0 0, v011ED378_0; 1 drivers
v01231490_0 .net "c_d_o_MemRead", 0 0, v011EDBB8_0; 1 drivers
v012316F8_0 .net "c_d_o_MemWrite", 0 0, v011ED480_0; 1 drivers
v01232148_0 .net "c_d_o_MemtoReg", 0 0, v011ED168_0; 1 drivers
v012325C0_0 .net "c_d_o_RegDst", 0 0, v011ED4D8_0; 1 drivers
v012324B8_0 .net "c_d_o_RegWrite", 0 0, v011ED8A0_0; 1 drivers
v01232880_0 .net "d_c_o_opcode", 5 0, v0122BC98_0; 1 drivers
v01232358_0 .net "p_clk", 0 0, v012328D8_0; 1 drivers
v01232B98_0 .net "p_i_ce", 0 0, v01232250_0; 1 drivers
v012322A8_0 .alias "p_o_pc", 31 0, v01232408_0;
v012320F0_0 .net "p_rst", 0 0, v01232300_0; 1 drivers
v012321F8_0 .alias "p_wb_data", 31 0, v01232930_0;
S_011ECC78 .scope module, "d" "datapath" 3 31, 4 8, S_011EC6A0;
 .timescale 0 0;
P_011B1F34 .param/l "AWIDTH" 4 11, +C4<0101>;
P_011B1F48 .param/l "AWIDTH_MEM" 4 14, +C4<0100000>;
P_011B1F5C .param/l "DEPTH" 4 13, +C4<01>;
P_011B1F70 .param/l "DWIDTH" 4 9, +C4<0100000>;
P_011B1F84 .param/l "IMM_WIDTH" 4 15, +C4<010000>;
P_011B1F98 .param/l "IWIDTH" 4 10, +C4<0100000>;
P_011B1FAC .param/l "PC_WIDTH" 4 12, +C4<0100000>;
v01230990_0 .alias "d_clk", 0 0, v01232358_0;
v01230D58_0 .alias "d_i_ALUSrc", 0 0, v01231800_0;
v01230AF0_0 .alias "d_i_MemRead", 0 0, v01231490_0;
v01230BF8_0 .alias "d_i_MemWrite", 0 0, v012316F8_0;
v01230938_0 .alias "d_i_MemtoReg", 0 0, v01232148_0;
v012312D8_0 .alias "d_i_RegDst", 0 0, v012325C0_0;
v01231178_0 .alias "d_i_RegWrite", 0 0, v012324B8_0;
v01231330_0 .alias "d_i_ce", 0 0, v01232B98_0;
v01231388_0 .alias "d_o_pc", 31 0, v01232408_0;
v012308E0_0 .alias "d_rst", 0 0, v012320F0_0;
v012309E8_0 .net "ds_es_o_ce", 0 0, v0122C6E8_0; 1 drivers
v01230C50_0 .net "ds_es_o_data_rs", 31 0, L_01231E98; 1 drivers
v01230B48_0 .net "ds_es_o_data_rt", 31 0, L_01231FB0; 1 drivers
v01230BA0_0 .net "ds_es_o_funct", 5 0, v0122C0B8_0; 1 drivers
v01230CA8_0 .net "ds_es_o_imm", 15 0, v0122C320_0; 1 drivers
v01231648_0 .alias "ds_es_o_opcode", 5 0, v01232880_0;
v01231598_0 .net "es_load_data", 31 0, v011ED740_0; 1 drivers
v012316A0_0 .net "es_ms_alu_value", 31 0, v0122AFA8_0; 1 drivers
v01231750_0 .net "es_ms_o_ce", 0 0, v0122B0B0_0; 1 drivers
v012314E8_0 .net "es_o_funct", 5 0, v0122AA28_0; 1 drivers
v012317A8_0 .net "es_o_opcode", 5 0, v0122A9D0_0; 1 drivers
v01231858_0 .net "es_o_zero", 0 0, v0122B2C0_0; 1 drivers
v01231540_0 .net "fs_ds_o_ce", 0 0, v012311D0_0; 1 drivers
v012315F0_0 .net "fs_ds_o_instr", 31 0, v01230D00_0; 1 drivers
v012313E0_0 .alias "write_back_data", 31 0, v01232930_0;
L_01234D80 .functor MUXZ 32, v0122AFA8_0, v011ED740_0, v011ED168_0, C4<>;
S_011ECFA8 .scope module, "is" "instruction_fetch" 4 40, 5 5, S_011ECC78;
 .timescale 0 0;
P_011DAD44 .param/l "DEPTH" 5 8, +C4<01>;
P_011DAD58 .param/l "IWIDTH" 5 7, +C4<0100000>;
P_011DAD6C .param/l "PC_WIDTH" 5 6, +C4<0100000>;
v01230EB8_0 .alias "f_clk", 0 0, v01232358_0;
v01230F68_0 .net "f_i_ack", 0 0, v01230E60_0; 1 drivers
v01230FC0_0 .alias "f_i_ce", 0 0, v01232B98_0;
v01231120_0 .net "f_i_instr", 31 0, v01230DB0_0; 1 drivers
v01231018_0 .net "f_i_last", 0 0, v01230A40_0; 1 drivers
v012311D0_0 .var "f_o_ce", 0 0;
v01230D00_0 .var "f_o_instr", 31 0;
v01230A98_0 .var "f_o_pc", 31 0;
v01231280_0 .var "f_o_syn", 0 0;
v01231070_0 .alias "f_rst", 0 0, v012320F0_0;
S_011EC2E8 .scope module, "t" "transmit" 5 26, 6 4, S_011ECFA8;
 .timescale 0 0;
P_011DB494 .param/l "DEPTH" 6 6, +C4<01>;
P_011DB4A8 .param/l "IWIDTH" 6 5, +C4<0100000>;
v0122BA30_0 .var/i "counter", 31 0;
v01230E08 .array "mem_instr", 0 0, 31 0;
v012310C8_0 .alias "t_clk", 0 0, v01232358_0;
v01230F10_0 .net "t_i_syn", 0 0, v01231280_0; 1 drivers
v01230E60_0 .var "t_o_ack", 0 0;
v01230DB0_0 .var "t_o_instr", 31 0;
v01230A40_0 .var "t_o_last", 0 0;
v01231228_0 .alias "t_rst", 0 0, v012320F0_0;
S_011EC9D0 .scope module, "ds" "decoder_stage" 4 57, 7 6, S_011ECC78;
 .timescale 0 0;
P_011F283C .param/l "AWIDTH" 7 7, +C4<0101>;
P_011F2850 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_011F2864 .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_011F2878 .param/l "IWIDTH" 7 9, +C4<0100000>;
v0122BF58_0 .net "d_o_addr_rs", 4 0, v0122C588_0; 1 drivers
v0122C110_0 .net "d_o_addr_rt", 4 0, v0122C638_0; 1 drivers
v0122BBE8_0 .alias "ds_clk", 0 0, v01232358_0;
v0122C168_0 .net "ds_i_addr_rd", 4 0, v0122C428_0; 1 drivers
v0122B928_0 .alias "ds_i_ce", 0 0, v01231540_0;
v0122BC40_0 .alias "ds_i_data_rd", 31 0, v01232930_0;
v0122BF00_0 .alias "ds_i_instr", 31 0, v012315F0_0;
v0122C218_0 .alias "ds_i_reg_dst", 0 0, v012325C0_0;
v0122BCF0_0 .alias "ds_i_reg_wr", 0 0, v012324B8_0;
v0122C060_0 .alias "ds_o_ce", 0 0, v012309E8_0;
v0122BFB0_0 .alias "ds_o_data_rs", 31 0, v01230C50_0;
v0122BE50_0 .alias "ds_o_data_rt", 31 0, v01230B48_0;
v0122BD48_0 .alias "ds_o_funct", 5 0, v01230BA0_0;
v0122BDA0_0 .alias "ds_o_imm", 15 0, v01230CA8_0;
v0122C2C8_0 .alias "ds_o_opcode", 5 0, v01232880_0;
v0122C1C0_0 .alias "ds_rst", 0 0, v012320F0_0;
v0122C008_0 .net "write_register", 4 0, L_01232A38; 1 drivers
L_01232A38 .functor MUXZ 5, v0122C638_0, v0122C428_0, v011ED4D8_0, C4<>;
S_011EC508 .scope module, "d" "decode" 7 34, 8 4, S_011EC9D0;
 .timescale 0 0;
P_011F265C .param/l "AWIDTH" 8 5, +C4<0101>;
P_011F2670 .param/l "DWIDTH" 8 7, +C4<0100000>;
P_011F2684 .param/l "IMM_WIDTH" 8 8, +C4<010000>;
P_011F2698 .param/l "IWIDTH" 8 6, +C4<0100000>;
L_01231E60 .functor BUFZ 32, v01230D00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0122B688_0 .net *"_s12", 6 0, L_01232510; 1 drivers
v0122B6E0_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0122B630_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v0122B790_0 .net *"_s20", 6 0, L_012323B0; 1 drivers
v0122B478_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v0122B738_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v0122B7E8_0 .net *"_s28", 6 0, L_01232568; 1 drivers
v0122B840_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0122B528_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v0122B580_0 .net *"_s36", 5 0, C4<100000>; 1 drivers
v0122B3C8_0 .net *"_s4", 6 0, L_012327D0; 1 drivers
v0122B420_0 .net *"_s40", 5 0, C4<100001>; 1 drivers
v0122C4D8_0 .net *"_s44", 5 0, C4<100010>; 1 drivers
v0122C690_0 .net *"_s48", 5 0, C4<100011>; 1 drivers
v0122C7F0_0 .net *"_s52", 5 0, C4<100100>; 1 drivers
v0122C740_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0122C3D0_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v0122C798_0 .alias "d_clk", 0 0, v01232358_0;
v0122C530_0 .alias "d_i_ce", 0 0, v01231540_0;
v0122C848_0 .net "d_i_funct", 5 0, L_012326C8; 1 drivers
v0122C5E0_0 .alias "d_i_instr", 31 0, v012315F0_0;
v0122C480_0 .net "d_i_opcode", 5 0, L_01232460; 1 drivers
v0122C428_0 .var "d_o_addr_rd", 4 0;
v0122C588_0 .var "d_o_addr_rs", 4 0;
v0122C638_0 .var "d_o_addr_rt", 4 0;
v0122C6E8_0 .var "d_o_ce", 0 0;
v0122C0B8_0 .var "d_o_funct", 5 0;
v0122C320_0 .var "d_o_imm", 15 0;
v0122BC98_0 .var "d_o_opcode", 5 0;
v0122BAE0_0 .alias "d_rst", 0 0, v012320F0_0;
v0122BA88_0 .net "funct_add", 0 0, L_01232A90; 1 drivers
v0122C378_0 .net "funct_and", 0 0, L_012321A0; 1 drivers
v0122BB38_0 .net "funct_or", 0 0, L_012329E0; 1 drivers
v0122C270_0 .net "funct_sub", 0 0, L_01232720; 1 drivers
v0122B8D0_0 .net "funct_xor", 0 0, L_01232670; 1 drivers
v0122BDF8_0 .net "op_branch", 0 0, L_01232618; 1 drivers
v0122B980_0 .net "op_load", 0 0, L_01232B40; 1 drivers
v0122BEA8_0 .net "op_rtype", 0 0, L_01232828; 1 drivers
v0122B9D8_0 .net "op_store", 0 0, L_01232988; 1 drivers
v0122BB90_0 .net "temp_instr", 31 0, L_01231E60; 1 drivers
L_01232460 .part L_01231E60, 26, 6;
L_012326C8 .part L_01231E60, 0, 6;
L_012327D0 .concat [ 6 1 0 0], L_01232460, C4<0>;
L_01232828 .cmp/eq 7, L_012327D0, C4<0000000>;
L_01232510 .concat [ 6 1 0 0], L_01232460, C4<0>;
L_01232B40 .cmp/eq 7, L_01232510, C4<0000001>;
L_012323B0 .concat [ 6 1 0 0], L_01232460, C4<0>;
L_01232988 .cmp/eq 7, L_012323B0, C4<0000010>;
L_01232568 .concat [ 6 1 0 0], L_01232460, C4<0>;
L_01232618 .cmp/eq 7, L_01232568, C4<0000011>;
L_01232A90 .cmp/eq 6, L_012326C8, C4<100000>;
L_01232720 .cmp/eq 6, L_012326C8, C4<100001>;
L_012321A0 .cmp/eq 6, L_012326C8, C4<100010>;
L_012329E0 .cmp/eq 6, L_012326C8, C4<100011>;
L_01232670 .cmp/eq 6, L_012326C8, C4<100100>;
S_011ECB68 .scope module, "r" "register" 7 54, 9 3, S_011EC9D0;
 .timescale 0 0;
P_011DB734 .param/l "AWIDTH" 9 5, +C4<0101>;
P_011DB748 .param/l "DWIDTH" 9 4, +C4<0100000>;
L_01231E98 .functor BUFZ 32, L_01232AE8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01231FB0 .functor BUFZ 32, L_01233010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0122B160_0 .net *"_s0", 31 0, L_01232AE8; 1 drivers
v0122A978_0 .net *"_s4", 31 0, L_01233010; 1 drivers
v0122AB30 .array "data_reg", 31 0, 31 0;
v0122AB88_0 .var/i "i", 31 0;
v0122ABE0_0 .alias "r_addr_in", 4 0, v0122C008_0;
v0122AC90_0 .alias "r_addr_out1", 4 0, v0122BF58_0;
v0122ACE8_0 .alias "r_addr_out2", 4 0, v0122C110_0;
v0122AD40_0 .alias "r_clk", 0 0, v01232358_0;
v0122AD98_0 .alias "r_data_in", 31 0, v01232930_0;
v0122ADF0_0 .alias "r_data_out1", 31 0, v01230C50_0;
v0122AE48_0 .alias "r_data_out2", 31 0, v01230B48_0;
v0122B4D0_0 .alias "r_rst", 0 0, v012320F0_0;
v0122B5D8_0 .alias "r_wr_en", 0 0, v012324B8_0;
L_01232AE8 .array/port v0122AB30, v0122C588_0;
L_01233010 .array/port v0122AB30, v0122C638_0;
S_011EC480 .scope module, "es" "execute" 4 80, 10 6, S_011ECC78;
 .timescale 0 0;
P_011DBA7C .param/l "DWIDTH" 10 7, +C4<0100000>;
P_011DBA90 .param/l "IMM_WIDTH" 10 8, +C4<010000>;
v0122AEA0_0 .net *"_s1", 0 0, L_01233068; 1 drivers
v0122A920_0 .net *"_s2", 15 0, L_01232F08; 1 drivers
v0122A8C8_0 .var "alu_control", 3 0;
v0122AA80_0 .net "alu_value", 31 0, v0122A1B0_0; 1 drivers
v0122B318_0 .net "done", 0 0, v0122A208_0; 1 drivers
v0122AEF8_0 .alias "es_clk", 0 0, v01232358_0;
v0122B1B8_0 .alias "es_i_alu_funct", 5 0, v01230BA0_0;
v0122B210_0 .alias "es_i_alu_op", 5 0, v01232880_0;
v0122AC38_0 .alias "es_i_alu_src", 0 0, v01231800_0;
v0122AAD8_0 .alias "es_i_ce", 0 0, v012309E8_0;
v0122B000_0 .alias "es_i_data_rs", 31 0, v01230C50_0;
v0122B268_0 .alias "es_i_data_rt", 31 0, v01230B48_0;
v0122AF50_0 .alias "es_i_imm", 15 0, v01230CA8_0;
v0122B058_0 .net "es_imm", 31 0, L_01232C48; 1 drivers
v0122AFA8_0 .var "es_o_alu_value", 31 0;
v0122B0B0_0 .var "es_o_ce", 0 0;
v0122B370_0 .net "es_o_data_2", 31 0, L_01232BF0; 1 drivers
v0122AA28_0 .var "es_o_funct", 5 0;
v0122A9D0_0 .var "es_o_opcode", 5 0;
v0122B2C0_0 .var "es_o_zero", 0 0;
v0122B108_0 .alias "es_rst", 0 0, v012320F0_0;
E_011E4118 .event edge, v011ED270_0, v0122B1B8_0;
L_01233068 .part v0122C320_0, 15, 1;
LS_01232F08_0_0 .concat [ 1 1 1 1], L_01233068, L_01233068, L_01233068, L_01233068;
LS_01232F08_0_4 .concat [ 1 1 1 1], L_01233068, L_01233068, L_01233068, L_01233068;
LS_01232F08_0_8 .concat [ 1 1 1 1], L_01233068, L_01233068, L_01233068, L_01233068;
LS_01232F08_0_12 .concat [ 1 1 1 1], L_01233068, L_01233068, L_01233068, L_01233068;
L_01232F08 .concat [ 4 4 4 4], LS_01232F08_0_0, LS_01232F08_0_4, LS_01232F08_0_8, LS_01232F08_0_12;
L_01232C48 .concat [ 16 16 0 0], v0122C320_0, L_01232F08;
L_01232BF0 .functor MUXZ 32, L_01231FB0, L_01232C48, v011EDB08_0, C4<>;
S_011EC948 .scope module, "a" "alu" 10 84, 11 4, S_011EC480;
 .timescale 0 0;
P_011E3D5C .param/l "DWIDTH" 11 5, +C4<0100000>;
v011ED798_0 .net *"_s0", 4 0, L_01232CF8; 1 drivers
v011ED7F0_0 .net *"_s100", 5 0, C4<001100>; 1 drivers
v011EDA00_0 .net *"_s104", 5 0, L_01234AC0; 1 drivers
v011EDA58_0 .net *"_s107", 1 0, C4<00>; 1 drivers
v011EDAB0_0 .net *"_s108", 5 0, C4<001101>; 1 drivers
v011EE0E0_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v011EDED0_0 .net *"_s112", 5 0, L_012351F8; 1 drivers
v011EDD70_0 .net *"_s115", 1 0, C4<00>; 1 drivers
v011EE088_0 .net *"_s116", 5 0, C4<001110>; 1 drivers
v011EDC68_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v011EDDC8_0 .net *"_s16", 4 0, L_01232E00; 1 drivers
v011EDCC0_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v011EDF80_0 .net *"_s20", 4 0, C4<00010>; 1 drivers
v011EDD18_0 .net *"_s24", 4 0, L_01232E58; 1 drivers
v011EDF28_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v011EDFD8_0 .net *"_s28", 4 0, C4<00011>; 1 drivers
v011EDE20_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v011EDE78_0 .net *"_s32", 4 0, L_01232FB8; 1 drivers
v011EE030_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v01229F48_0 .net *"_s36", 4 0, C4<00100>; 1 drivers
v01229C88_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v01229CE0_0 .net *"_s40", 4 0, L_01234F90; 1 drivers
v01229B28_0 .net *"_s43", 0 0, C4<0>; 1 drivers
v012299C8_0 .net *"_s44", 4 0, C4<00101>; 1 drivers
v0122A260_0 .net *"_s48", 4 0, L_01234B18; 1 drivers
v01229FA0_0 .net *"_s51", 0 0, C4<0>; 1 drivers
v01229A20_0 .net *"_s52", 4 0, C4<00110>; 1 drivers
v01229BD8_0 .net *"_s56", 4 0, L_01235148; 1 drivers
v01229A78_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v01229E98_0 .net *"_s60", 4 0, C4<00111>; 1 drivers
v01229FF8_0 .net *"_s64", 5 0, L_01235358; 1 drivers
v0122A050_0 .net *"_s67", 1 0, C4<00>; 1 drivers
v0122A2B8_0 .net *"_s68", 5 0, C4<001000>; 1 drivers
v01229970_0 .net *"_s72", 5 0, L_01234908; 1 drivers
v0122A0A8_0 .net *"_s75", 1 0, C4<00>; 1 drivers
v0122A368_0 .net *"_s76", 5 0, C4<001001>; 1 drivers
v012298C0_0 .net *"_s8", 4 0, L_01232D50; 1 drivers
v01229AD0_0 .net *"_s80", 5 0, L_01234FE8; 1 drivers
v01229B80_0 .net *"_s83", 1 0, C4<00>; 1 drivers
v01229EF0_0 .net *"_s84", 5 0, C4<001010>; 1 drivers
v01229D38_0 .net *"_s88", 5 0, L_01234EE0; 1 drivers
v0122A310_0 .net *"_s91", 1 0, C4<00>; 1 drivers
v0122A100_0 .net *"_s92", 5 0, C4<001011>; 1 drivers
v01229C30_0 .net *"_s96", 5 0, L_01234F38; 1 drivers
v0122A158_0 .net *"_s99", 1 0, C4<00>; 1 drivers
v01229D90_0 .alias "a_i_data_rs", 31 0, v01230C50_0;
v01229918_0 .alias "a_i_data_rt", 31 0, v0122B370_0;
v01229DE8_0 .net "a_i_funct", 3 0, v0122A8C8_0; 1 drivers
v0122A1B0_0 .var "alu_value", 31 0;
v0122A208_0 .var "done", 0 0;
v01229E40_0 .net "funct_add", 0 0, L_01232CA0; 1 drivers
v0122A4C8_0 .net "funct_addu", 0 0, L_01235250; 1 drivers
v0122A418_0 .net "funct_and", 0 0, L_01232F60; 1 drivers
v0122A628_0 .net "funct_eq", 0 0, L_012349B8; 1 drivers
v0122A470_0 .net "funct_ge", 0 0, L_01234A10; 1 drivers
v0122A788_0 .net "funct_geu", 0 0, L_01234960; 1 drivers
v0122A680_0 .net "funct_neq", 0 0, L_01235040; 1 drivers
v0122A3C0_0 .net "funct_or", 0 0, L_01232EB0; 1 drivers
v0122A6D8_0 .net "funct_sll", 0 0, L_01234BC8; 1 drivers
v0122A730_0 .net "funct_slt", 0 0, L_01234B70; 1 drivers
v0122A7E0_0 .net "funct_sltu", 0 0, L_01235300; 1 drivers
v0122A838_0 .net "funct_sra", 0 0, L_012351A0; 1 drivers
v0122A520_0 .net "funct_srl", 0 0, L_012353B0; 1 drivers
v0122A578_0 .net "funct_sub", 0 0, L_01232DA8; 1 drivers
v0122A5D0_0 .net "funct_xor", 0 0, L_012352A8; 1 drivers
E_011E3F38/0 .event edge, v01229E40_0, v01229D90_0, v01229918_0, v0122A4C8_0;
E_011E3F38/1 .event edge, v0122A578_0, v0122A418_0, v0122A3C0_0, v0122A5D0_0;
E_011E3F38/2 .event edge, v0122A730_0, v0122A7E0_0, v0122A6D8_0, v0122A520_0;
E_011E3F38/3 .event edge, v0122A838_0, v0122A628_0, v0122A680_0, v0122A470_0;
E_011E3F38/4 .event edge, v0122A788_0;
E_011E3F38 .event/or E_011E3F38/0, E_011E3F38/1, E_011E3F38/2, E_011E3F38/3, E_011E3F38/4;
L_01232CF8 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_01232CA0 .cmp/eq 5, L_01232CF8, C4<00000>;
L_01232D50 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_01232DA8 .cmp/eq 5, L_01232D50, C4<00001>;
L_01232E00 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_01232F60 .cmp/eq 5, L_01232E00, C4<00010>;
L_01232E58 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_01232EB0 .cmp/eq 5, L_01232E58, C4<00011>;
L_01232FB8 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_012352A8 .cmp/eq 5, L_01232FB8, C4<00100>;
L_01234F90 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_01234B70 .cmp/eq 5, L_01234F90, C4<00101>;
L_01234B18 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_01235300 .cmp/eq 5, L_01234B18, C4<00110>;
L_01235148 .concat [ 4 1 0 0], v0122A8C8_0, C4<0>;
L_01234BC8 .cmp/eq 5, L_01235148, C4<00111>;
L_01235358 .concat [ 4 2 0 0], v0122A8C8_0, C4<00>;
L_012353B0 .cmp/eq 6, L_01235358, C4<001000>;
L_01234908 .concat [ 4 2 0 0], v0122A8C8_0, C4<00>;
L_012351A0 .cmp/eq 6, L_01234908, C4<001001>;
L_01234FE8 .concat [ 4 2 0 0], v0122A8C8_0, C4<00>;
L_012349B8 .cmp/eq 6, L_01234FE8, C4<001010>;
L_01234EE0 .concat [ 4 2 0 0], v0122A8C8_0, C4<00>;
L_01235040 .cmp/eq 6, L_01234EE0, C4<001011>;
L_01234F38 .concat [ 4 2 0 0], v0122A8C8_0, C4<00>;
L_01234A10 .cmp/eq 6, L_01234F38, C4<001100>;
L_01234AC0 .concat [ 4 2 0 0], v0122A8C8_0, C4<00>;
L_01234960 .cmp/eq 6, L_01234AC0, C4<001101>;
L_012351F8 .concat [ 4 2 0 0], v0122A8C8_0, C4<00>;
L_01235250 .cmp/eq 6, L_012351F8, C4<001110>;
S_011ECF20 .scope module, "m" "memory" 4 101, 12 4, S_011ECC78;
 .timescale 0 0;
P_011DB654 .param/l "AWIDTH_MEM" 12 6, +C4<0100000>;
P_011DB668 .param/l "DWIDTH" 12 5, +C4<0100000>;
v011ED588_0 .alias "alu_value_addr", 31 0, v012316A0_0;
v011ED320 .array "data_mem", 31 0, 31 0;
v011ED950_0 .var/i "i", 31 0;
v011ED8F8_0 .alias "m_clk", 0 0, v01232358_0;
v011ED218_0 .alias "m_i_ce", 0 0, v01231750_0;
v011ED9A8_0 .alias "m_i_store_data", 31 0, v01230B48_0;
v011ED740_0 .var "m_o_load_data", 31 0;
v011ED5E0_0 .alias "m_rd_en", 0 0, v01231490_0;
v011ED1C0_0 .alias "m_rst", 0 0, v012320F0_0;
v011ED3D0_0 .alias "m_wr_en", 0 0, v012316F8_0;
E_011E40B8/0 .event negedge, v011ED1C0_0;
E_011E40B8/1 .event posedge, v011ED8F8_0;
E_011E40B8 .event/or E_011E40B8/0, E_011E40B8/1;
S_011EC838 .scope module, "c" "controller" 3 52, 13 5, S_011EC6A0;
 .timescale 0 0;
v011EDB08_0 .var "ALUSrc", 0 0;
v011ED378_0 .var "Branch", 0 0;
v011EDBB8_0 .var "MemRead", 0 0;
v011ED480_0 .var "MemWrite", 0 0;
v011ED168_0 .var "MemtoReg", 0 0;
v011ED4D8_0 .var "RegDst", 0 0;
v011ED8A0_0 .var "RegWrite", 0 0;
v011ED270_0 .alias "d_c_opcode", 5 0, v01232880_0;
E_011E3E98 .event edge, v011ED270_0;
    .scope S_011EC2E8;
T_1 ;
    %wait E_011E40B8;
    %load/v 8, v01231228_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 20 "$readmemh", "./source/instr.txt", v01230E08, 1'sb0, 1'sb0;
    %ix/load 0, 32, 0;
    %assign/v0 v0122BA30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01230A40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01230DB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01230E60_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v01230F10_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v0122BA30_0;
    %load/av 8, v01230E08, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01230DB0_0, 0, 8;
    %load/v 8, v0122BA30_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01230A40_0, 0, 9;
    %load/v 8, v0122BA30_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v0122BA30_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0122BA30_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v01230E60_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01230E60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01230A40_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_011ECFA8;
T_2 ;
    %wait E_011E40B8;
    %load/v 8, v01231070_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01230D00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01230A98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01231280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012311D0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v01230FC0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01231280_0, 0, 1;
    %load/v 8, v01230F68_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v01231120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01230D00_0, 0, 8;
    %load/v 8, v01231018_0, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01231280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012311D0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012311D0_0, 0, 0;
T_2.7 ;
T_2.4 ;
    %load/v 8, v01230A98_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v01230A98_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012311D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01231280_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01230D00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01230A98_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_011EC508;
T_3 ;
    %wait E_011E40B8;
    %load/v 8, v0122BAE0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C588_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C638_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C428_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122BC98_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122C0B8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0122C320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0122C6E8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0122C530_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0122C6E8_0, 0, 1;
    %load/v 8, v0122BEA8_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0122BB90_0, 5;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 5;
T_3.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0122C588_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 8, v0122BB90_0, 5;
    %jmp T_3.9;
T_3.8 ;
    %mov 8, 2, 5;
T_3.9 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0122C638_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.10, 4;
    %load/x1p 8, v0122BB90_0, 5;
    %jmp T_3.11;
T_3.10 ;
    %mov 8, 2, 5;
T_3.11 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0122C428_0, 0, 8;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.12, 4;
    %load/x1p 8, v0122BB90_0, 6;
    %jmp T_3.13;
T_3.12 ;
    %mov 8, 2, 6;
T_3.13 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v0122BC98_0, 0, 8;
    %load/v 8, v0122BB90_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v0122C0B8_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0122C320_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v0122B980_0, 1;
    %load/v 9, v0122B9D8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.14, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.16, 4;
    %load/x1p 8, v0122BB90_0, 5;
    %jmp T_3.17;
T_3.16 ;
    %mov 8, 2, 5;
T_3.17 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0122C588_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.18, 4;
    %load/x1p 8, v0122BB90_0, 5;
    %jmp T_3.19;
T_3.18 ;
    %mov 8, 2, 5;
T_3.19 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0122C638_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C428_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.20, 4;
    %load/x1p 8, v0122BB90_0, 6;
    %jmp T_3.21;
T_3.20 ;
    %mov 8, 2, 6;
T_3.21 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v0122BC98_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0122C0B8_0, 0, 0;
    %load/v 8, v0122BB90_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0122C320_0, 0, 8;
    %jmp T_3.15;
T_3.14 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C588_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C638_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C428_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122BC98_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122C0B8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0122C320_0, 0, 0;
T_3.15 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C588_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C638_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0122C428_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122BC98_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122C0B8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0122C320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0122C6E8_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_011ECB68;
T_4 ;
    %wait E_011E40B8;
    %load/v 8, v0122B4D0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0122AB88_0, 0, 32;
T_4.2 ;
    %load/v 8, v0122AB88_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v0122AB88_0, 32;
    %ix/getv/s 3, v0122AB88_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0122AB30, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0122AB88_0, 32;
    %set/v v0122AB88_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0122B5D8_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0122AD98_0, 32;
    %ix/getv 3, v0122ABE0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0122AB30, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_011EC948;
T_5 ;
    %wait E_011E3F38;
    %set/v v0122A1B0_0, 0, 32;
    %set/v v0122A208_0, 0, 1;
    %load/v 8, v01229E40_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %add 8, 40, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0122A4C8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %add 8, 40, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0122A578_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %sub 8, 40, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v0122A418_0, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %and 8, 40, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v0122A3C0_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %or 8, 40, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v0122A5D0_0, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %xor 8, 40, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v0122A730_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_5.14, 5;
    %movi 8, 1, 32;
    %set/v v0122A1B0_0, 8, 32;
    %jmp T_5.15;
T_5.14 ;
    %set/v v0122A1B0_0, 0, 32;
T_5.15 ;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v0122A7E0_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.18, 5;
    %movi 8, 1, 32;
    %set/v v0122A1B0_0, 8, 32;
    %jmp T_5.19;
T_5.18 ;
    %set/v v0122A1B0_0, 0, 32;
T_5.19 ;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/v 8, v0122A6D8_0, 1;
    %jmp/0xz  T_5.20, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/v 8, v0122A520_0, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/v 8, v0122A838_0, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v0122A1B0_0, 8, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.25;
T_5.24 ;
    %load/v 8, v0122A628_0, 1;
    %jmp/0xz  T_5.26, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.30, 8;
T_5.28 ; End of true expr.
    %jmp/0  T_5.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.30;
T_5.29 ;
    %mov 9, 0, 32; Return false value
T_5.30 ;
    %set/v v0122A1B0_0, 9, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.27;
T_5.26 ;
    %load/v 8, v0122A680_0, 1;
    %jmp/0xz  T_5.31, 8;
    %load/v 8, v01229D90_0, 32;
    %load/v 40, v01229918_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.35, 8;
T_5.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_5.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.35;
T_5.34 ;
    %mov 9, 41, 32; Return false value
T_5.35 ;
    %set/v v0122A1B0_0, 9, 32;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v0122A470_0, 1;
    %jmp/0xz  T_5.36, 8;
    %load/v 8, v01229918_0, 32;
    %load/v 40, v01229D90_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.38, 5;
    %movi 8, 1, 32;
    %set/v v0122A1B0_0, 8, 32;
    %jmp T_5.39;
T_5.38 ;
    %set/v v0122A1B0_0, 0, 32;
T_5.39 ;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.37;
T_5.36 ;
    %load/v 8, v0122A788_0, 1;
    %jmp/0xz  T_5.40, 8;
    %load/v 8, v01229918_0, 32;
    %load/v 40, v01229D90_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.42, 5;
    %movi 8, 1, 32;
    %set/v v0122A1B0_0, 8, 32;
    %jmp T_5.43;
T_5.42 ;
    %set/v v0122A1B0_0, 0, 32;
T_5.43 ;
    %set/v v0122A208_0, 1, 1;
    %jmp T_5.41;
T_5.40 ;
    %set/v v0122A1B0_0, 0, 32;
    %set/v v0122A208_0, 0, 1;
T_5.41 ;
T_5.37 ;
T_5.32 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.17 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_011EC480;
T_6 ;
    %wait E_011E4118;
    %set/v v0122A8C8_0, 0, 4;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v0122B1B8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.16, 6;
    %set/v v0122A8C8_0, 0, 4;
    %jmp T_6.18;
T_6.2 ;
    %set/v v0122A8C8_0, 0, 4;
    %jmp T_6.18;
T_6.3 ;
    %movi 8, 1, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.4 ;
    %movi 8, 2, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.5 ;
    %movi 8, 3, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.6 ;
    %movi 8, 4, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.7 ;
    %movi 8, 5, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.8 ;
    %movi 8, 6, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.9 ;
    %movi 8, 7, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.10 ;
    %movi 8, 8, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.11 ;
    %movi 8, 9, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.12 ;
    %movi 8, 10, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.13 ;
    %movi 8, 11, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.14 ;
    %movi 8, 12, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.15 ;
    %movi 8, 13, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.16 ;
    %movi 8, 14, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.18;
T_6.18 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v0122B210_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_6.19, 8;
    %set/v v0122A8C8_0, 0, 4;
    %jmp T_6.20;
T_6.19 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_6.21, 4;
    %set/v v0122A8C8_0, 0, 4;
    %jmp T_6.22;
T_6.21 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_6.23, 4;
    %movi 8, 14, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.24;
T_6.23 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_6.25, 4;
    %movi 8, 5, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.26;
T_6.25 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_6.27, 4;
    %movi 8, 6, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.28;
T_6.27 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_6.29, 4;
    %movi 8, 2, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.30;
T_6.29 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_6.31, 4;
    %movi 8, 3, 4;
    %set/v v0122A8C8_0, 8, 4;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v0122B210_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_6.33, 4;
    %movi 8, 4, 4;
    %set/v v0122A8C8_0, 8, 4;
T_6.33 ;
T_6.32 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_011EC480;
T_7 ;
    %wait E_011E40B8;
    %load/v 8, v0122B108_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0122AFA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0122B2C0_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122AA28_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0122A9D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0122B0B0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0122AAD8_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0122AA80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122AFA8_0, 0, 8;
    %load/v 8, v0122B210_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0122A9D0_0, 0, 8;
    %load/v 8, v0122B1B8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0122AA28_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0122B0B0_0, 0, 1;
    %load/v 8, v0122AA80_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_7.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_7.6, 8;
T_7.4 ; End of true expr.
    %jmp/0  T_7.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_7.6;
T_7.5 ;
    %mov 9, 0, 1; Return false value
T_7.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0122B2C0_0, 0, 9;
    %load/v 8, v0122B318_0, 1;
    %jmp/0xz  T_7.7, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0122B0B0_0, 0, 0;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0122AFA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0122B2C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0122B0B0_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_011ECF20;
T_8 ;
    %wait E_011E40B8;
    %load/v 8, v011ED1C0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v011ED950_0, 0, 32;
T_8.2 ;
    %load/v 8, v011ED950_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v011ED950_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011ED320, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011ED950_0, 32;
    %set/v v011ED950_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED740_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011ED218_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v011ED3D0_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v011ED9A8_0, 32;
    %ix/getv 3, v011ED588_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011ED320, 0, 8;
t_3 ;
T_8.6 ;
    %load/v 8, v011ED5E0_0, 1;
    %jmp/0xz  T_8.8, 8;
    %ix/getv 3, v011ED588_0;
    %load/av 8, v011ED320, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED740_0, 0, 8;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_011EC838;
T_9 ;
    %wait E_011E3E98;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011ED378_0, 0, 1;
    %set/v v011EDBB8_0, 0, 1;
    %set/v v011ED168_0, 0, 1;
    %set/v v011ED480_0, 0, 1;
    %set/v v011EDB08_0, 0, 1;
    %set/v v011ED8A0_0, 0, 1;
    %load/v 8, v011ED270_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_9.9, 6;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011ED378_0, 0, 1;
    %set/v v011EDBB8_0, 0, 1;
    %set/v v011ED168_0, 0, 1;
    %set/v v011ED480_0, 0, 1;
    %set/v v011EDB08_0, 0, 1;
    %set/v v011ED8A0_0, 0, 1;
    %jmp T_9.11;
T_9.0 ;
    %set/v v011ED4D8_0, 1, 1;
    %set/v v011EDB08_0, 0, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.1 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.2 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.3 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.4 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.5 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.6 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.7 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.8 ;
    %set/v v011ED4D8_0, 0, 1;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011EDBB8_0, 1, 1;
    %set/v v011ED168_0, 1, 1;
    %set/v v011ED8A0_0, 1, 1;
    %jmp T_9.11;
T_9.9 ;
    %set/v v011EDB08_0, 1, 1;
    %set/v v011ED480_0, 1, 1;
    %jmp T_9.11;
T_9.11 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_011EC8C0;
T_10 ;
    %set/v v012328D8_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_011EC8C0;
T_11 ;
    %delay 5, 0;
    %load/v 8, v012328D8_0, 1;
    %inv 8, 1;
    %set/v v012328D8_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_011EC8C0;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 41 "$dumpvars", 1'sb0, S_011EC8C0;
    %end;
    .thread T_12;
    .scope S_011EC8C0;
T_13 ;
    %movi 8, 2, 32;
    %set/v v01232778_0, 8, 32;
    %fork TD_tb.reset, S_011ECA58;
    %join;
    %wait E_011E3E38;
    %set/v v01232250_0, 1, 1;
    %delay 50, 0;
    %vpi_call 2 56 "$finish";
    %end;
    .thread T_13;
    .scope S_011EC8C0;
T_14 ;
    %vpi_call 2 60 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d", v01232408_0, v01232930_0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
