\hypertarget{structt_l_c_d_i_d_d_timing}{}\doxysection{t\+LCDIDDTiming Struct Reference}
\label{structt_l_c_d_i_d_d_timing}\index{tLCDIDDTiming@{tLCDIDDTiming}}


{\ttfamily \#include $<$lcd.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{structt_l_c_d_i_d_d_timing_a0b66a22ecc52f6b5e92b928b52f55b0a}{ui8\+WSSetup}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structt_l_c_d_i_d_d_timing_aa116ed45cb2eca925b975bcc5cc372cc}{ui8\+WSDuration}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structt_l_c_d_i_d_d_timing_aafad24da8700f239bbd97ec417faad8c}{ui8\+WSHold}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structt_l_c_d_i_d_d_timing_a56b60cb112bdac450b379c9109b185fd}{ui8\+RSSetup}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structt_l_c_d_i_d_d_timing_aa6096f0a808037e249f3dbbd5bf80826}{ui8\+RSDuration}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structt_l_c_d_i_d_d_timing_ad509ded43049fbb71d676300cac633ab}{ui8\+RSHold}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structt_l_c_d_i_d_d_timing_a37a1f143075871ca8eead5db843b2def}{ui8\+Delay\+Cycles}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
A structure containing timing parameters for the LIDD (LCD Interface Display Driver) interface. This is used with the LCDIDDTiming\+Set function. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structt_l_c_d_i_d_d_timing_a37a1f143075871ca8eead5db843b2def}\label{structt_l_c_d_i_d_d_timing_a37a1f143075871ca8eead5db843b2def}} 
\index{tLCDIDDTiming@{tLCDIDDTiming}!ui8DelayCycles@{ui8DelayCycles}}
\index{ui8DelayCycles@{ui8DelayCycles}!tLCDIDDTiming@{tLCDIDDTiming}}
\doxysubsubsection{\texorpdfstring{ui8DelayCycles}{ui8DelayCycles}}
{\footnotesize\ttfamily uint8\+\_\+t t\+LCDIDDTiming\+::ui8\+Delay\+Cycles}

Field value defines the number of MCLK cycles between the end of one device access and the start of another device access using the same Chip Select unless the two accesses are both Reads. In this case, this delay is not incurred. Valid vales are from 1 to 4. \mbox{\Hypertarget{structt_l_c_d_i_d_d_timing_aa6096f0a808037e249f3dbbd5bf80826}\label{structt_l_c_d_i_d_d_timing_aa6096f0a808037e249f3dbbd5bf80826}} 
\index{tLCDIDDTiming@{tLCDIDDTiming}!ui8RSDuration@{ui8RSDuration}}
\index{ui8RSDuration@{ui8RSDuration}!tLCDIDDTiming@{tLCDIDDTiming}}
\doxysubsubsection{\texorpdfstring{ui8RSDuration}{ui8RSDuration}}
{\footnotesize\ttfamily uint8\+\_\+t t\+LCDIDDTiming\+::ui8\+RSDuration}

Read Strobe Duration cycles. Field value defines the number of MCLK cycles for which the Read Strobe is held active when performing a read access. Valid values are from 1 to 63. \mbox{\Hypertarget{structt_l_c_d_i_d_d_timing_ad509ded43049fbb71d676300cac633ab}\label{structt_l_c_d_i_d_d_timing_ad509ded43049fbb71d676300cac633ab}} 
\index{tLCDIDDTiming@{tLCDIDDTiming}!ui8RSHold@{ui8RSHold}}
\index{ui8RSHold@{ui8RSHold}!tLCDIDDTiming@{tLCDIDDTiming}}
\doxysubsubsection{\texorpdfstring{ui8RSHold}{ui8RSHold}}
{\footnotesize\ttfamily uint8\+\_\+t t\+LCDIDDTiming\+::ui8\+RSHold}

Read Strobe Hold cycles. Field value defines the number of MCLK cycles for which Data Bus/\+Pad Output Enable, ALE, the Direction bit, and Chip Select are held after the Read Strobe is deasserted when performing a read access. Valid values are from 1 to 15. \mbox{\Hypertarget{structt_l_c_d_i_d_d_timing_a56b60cb112bdac450b379c9109b185fd}\label{structt_l_c_d_i_d_d_timing_a56b60cb112bdac450b379c9109b185fd}} 
\index{tLCDIDDTiming@{tLCDIDDTiming}!ui8RSSetup@{ui8RSSetup}}
\index{ui8RSSetup@{ui8RSSetup}!tLCDIDDTiming@{tLCDIDDTiming}}
\doxysubsubsection{\texorpdfstring{ui8RSSetup}{ui8RSSetup}}
{\footnotesize\ttfamily uint8\+\_\+t t\+LCDIDDTiming\+::ui8\+RSSetup}

Read Strobe Set-\/\+Up cycles. When performing a read access, this field defines the number of MCLK cycles that Data Bus/\+Pad Output Enable, ALE, the Direction bit, and Chip Select have to be ready before the Read Strobe is asserted. Valid values are from 0 to 31. \mbox{\Hypertarget{structt_l_c_d_i_d_d_timing_aa116ed45cb2eca925b975bcc5cc372cc}\label{structt_l_c_d_i_d_d_timing_aa116ed45cb2eca925b975bcc5cc372cc}} 
\index{tLCDIDDTiming@{tLCDIDDTiming}!ui8WSDuration@{ui8WSDuration}}
\index{ui8WSDuration@{ui8WSDuration}!tLCDIDDTiming@{tLCDIDDTiming}}
\doxysubsubsection{\texorpdfstring{ui8WSDuration}{ui8WSDuration}}
{\footnotesize\ttfamily uint8\+\_\+t t\+LCDIDDTiming\+::ui8\+WSDuration}

Write Strobe Duration cycles. Field value defines the number of MCLK cycles for which the Write Strobe is held active when performing a write access. Valid values are from 1 to 63. \mbox{\Hypertarget{structt_l_c_d_i_d_d_timing_aafad24da8700f239bbd97ec417faad8c}\label{structt_l_c_d_i_d_d_timing_aafad24da8700f239bbd97ec417faad8c}} 
\index{tLCDIDDTiming@{tLCDIDDTiming}!ui8WSHold@{ui8WSHold}}
\index{ui8WSHold@{ui8WSHold}!tLCDIDDTiming@{tLCDIDDTiming}}
\doxysubsubsection{\texorpdfstring{ui8WSHold}{ui8WSHold}}
{\footnotesize\ttfamily uint8\+\_\+t t\+LCDIDDTiming\+::ui8\+WSHold}

Write Strobe Hold cycles. Field value defines the number of MCLK cycles for which Data Bus/\+Pad Output Enable, ALE, the Direction bit, and Chip Select are held after the Write Strobe is deasserted when performing a write access. Valid values are from 1 to 15. \mbox{\Hypertarget{structt_l_c_d_i_d_d_timing_a0b66a22ecc52f6b5e92b928b52f55b0a}\label{structt_l_c_d_i_d_d_timing_a0b66a22ecc52f6b5e92b928b52f55b0a}} 
\index{tLCDIDDTiming@{tLCDIDDTiming}!ui8WSSetup@{ui8WSSetup}}
\index{ui8WSSetup@{ui8WSSetup}!tLCDIDDTiming@{tLCDIDDTiming}}
\doxysubsubsection{\texorpdfstring{ui8WSSetup}{ui8WSSetup}}
{\footnotesize\ttfamily uint8\+\_\+t t\+LCDIDDTiming\+::ui8\+WSSetup}

Write Strobe Set-\/\+Up cycles. When performing a write access, this field defines the number of MCLK cycles that Data Bus/\+Pad Output Enable, ALE, the Direction bit, and Chip Select have to be ready before the Write Strobe is asserted. Valid values are from 0 to 31. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
driverlib/\mbox{\hyperlink{lcd_8h}{lcd.\+h}}\end{DoxyCompactItemize}
