

================================================================
== Vivado HLS Report for 'iscsi_interface'
================================================================
* Date:           Sun Mar 15 20:18:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        iscsi_hls
* Solution:       iscsi_processor
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.495|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_process_pdu_fu_144  |process_pdu  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i1, align 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "store volatile i1 false, i1* %x, align 1" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:27]   --->   Operation 7 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tcp_in_V_V), !map !159"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tcp_out_V_V), !map !165"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @iscsi_interface_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tcp_in_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:13]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tcp_out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:14]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x_load = load volatile i1* %x, align 1" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:28]   --->   Operation 13 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %x_load, label %1, label %._crit_edge" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:28]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %tcp_out_V_V, i32 undef)" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:30]   --->   Operation 15 'write' <Predicate = (x_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %tcp_out_V_V, i32 undef)" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:30]   --->   Operation 16 'write' <Predicate = (x_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br label %._crit_edge" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:31]   --->   Operation 17 'br' <Predicate = (x_load)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br label %2" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:33]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @process_pdu(i32* %tcp_in_V_V, i32* %tcp_out_V_V)" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:34]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @process_pdu(i32* %tcp_in_V_V, i32* %tcp_out_V_V)" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:34]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "br label %2" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:35]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tcp_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ instance_initialized]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_full_featur]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_str25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ instance_max_receive]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_max_connect]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_initial_r2t]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_immediate_d]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_max_burst_l]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_first_burst]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_data_pdu_in]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_data_sequen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_default_tim]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_default_tim_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_max_outstan]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_data]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ instance_data_length]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_tsih]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_str1328]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str1227]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ instance_discovery]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_exp_cmd_sn]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ instance_max_cmd_sn]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffer_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_str15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str116]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str1025]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str1126]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str217]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str318]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str419]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str520]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str621]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str722]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str823]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str924]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ instance_stat_sn]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ authentication_respo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ p_str14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ response_text]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                  (alloca       ) [ 011000]
store_ln27         (store        ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
spectopmodule_ln0  (spectopmodule) [ 000000]
specinterface_ln13 (specinterface) [ 000000]
specinterface_ln14 (specinterface) [ 000000]
x_load             (load         ) [ 001100]
br_ln28            (br           ) [ 000000]
write_ln30         (write        ) [ 000000]
br_ln31            (br           ) [ 000000]
br_ln33            (br           ) [ 000000]
call_ln34          (call         ) [ 000000]
br_ln35            (br           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tcp_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tcp_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="instance_initialized">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_initialized"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="instance_full_featur">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_full_featur"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_str25">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_str36">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_str4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_str13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_str5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_str6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_str7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_str8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_str9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_str10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_str11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_str12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="instance_max_receive">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_max_receive"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="instance_max_connect">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_max_connect"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="instance_initial_r2t">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_initial_r2t"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="instance_immediate_d">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_immediate_d"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="instance_max_burst_l">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_max_burst_l"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="instance_first_burst">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_first_burst"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="instance_data_pdu_in">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_data_pdu_in"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="instance_data_sequen">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_data_sequen"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="instance_default_tim">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_default_tim"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="instance_default_tim_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_default_tim_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="instance_max_outstan">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_max_outstan"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="instance_data">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="instance_data_length">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_data_length"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="instance_tsih">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_tsih"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_str1328">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1328"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_str1227">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1227"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="instance_discovery">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_discovery"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="instance_exp_cmd_sn">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_exp_cmd_sn"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="instance_max_cmd_sn">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_max_cmd_sn"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="buffer_r">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_str15">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_str116">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_str1025">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1025"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_str1126">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1126"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_str217">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_str318">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_str419">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str419"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_str520">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str520"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_str621">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str621"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_str722">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str722"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_str823">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str823"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_str924">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str924"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="instance_stat_sn">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instance_stat_sn"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="authentication_respo">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="authentication_respo"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_str14">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="response_text">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_text"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iscsi_interface_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_pdu"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_process_pdu_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="7" slack="0"/>
<pin id="151" dir="0" index="6" bw="8" slack="0"/>
<pin id="152" dir="0" index="7" bw="7" slack="0"/>
<pin id="153" dir="0" index="8" bw="7" slack="0"/>
<pin id="154" dir="0" index="9" bw="7" slack="0"/>
<pin id="155" dir="0" index="10" bw="8" slack="0"/>
<pin id="156" dir="0" index="11" bw="8" slack="0"/>
<pin id="157" dir="0" index="12" bw="7" slack="0"/>
<pin id="158" dir="0" index="13" bw="7" slack="0"/>
<pin id="159" dir="0" index="14" bw="8" slack="0"/>
<pin id="160" dir="0" index="15" bw="7" slack="0"/>
<pin id="161" dir="0" index="16" bw="7" slack="0"/>
<pin id="162" dir="0" index="17" bw="32" slack="0"/>
<pin id="163" dir="0" index="18" bw="32" slack="0"/>
<pin id="164" dir="0" index="19" bw="32" slack="0"/>
<pin id="165" dir="0" index="20" bw="32" slack="0"/>
<pin id="166" dir="0" index="21" bw="32" slack="0"/>
<pin id="167" dir="0" index="22" bw="32" slack="0"/>
<pin id="168" dir="0" index="23" bw="32" slack="0"/>
<pin id="169" dir="0" index="24" bw="32" slack="0"/>
<pin id="170" dir="0" index="25" bw="32" slack="0"/>
<pin id="171" dir="0" index="26" bw="32" slack="0"/>
<pin id="172" dir="0" index="27" bw="32" slack="0"/>
<pin id="173" dir="0" index="28" bw="8" slack="0"/>
<pin id="174" dir="0" index="29" bw="32" slack="0"/>
<pin id="175" dir="0" index="30" bw="1" slack="0"/>
<pin id="176" dir="0" index="31" bw="7" slack="0"/>
<pin id="177" dir="0" index="32" bw="7" slack="0"/>
<pin id="178" dir="0" index="33" bw="1" slack="0"/>
<pin id="179" dir="0" index="34" bw="32" slack="0"/>
<pin id="180" dir="0" index="35" bw="32" slack="0"/>
<pin id="181" dir="0" index="36" bw="8" slack="0"/>
<pin id="182" dir="0" index="37" bw="8" slack="0"/>
<pin id="183" dir="0" index="38" bw="7" slack="0"/>
<pin id="184" dir="0" index="39" bw="7" slack="0"/>
<pin id="185" dir="0" index="40" bw="7" slack="0"/>
<pin id="186" dir="0" index="41" bw="7" slack="0"/>
<pin id="187" dir="0" index="42" bw="8" slack="0"/>
<pin id="188" dir="0" index="43" bw="8" slack="0"/>
<pin id="189" dir="0" index="44" bw="7" slack="0"/>
<pin id="190" dir="0" index="45" bw="7" slack="0"/>
<pin id="191" dir="0" index="46" bw="8" slack="0"/>
<pin id="192" dir="0" index="47" bw="7" slack="0"/>
<pin id="193" dir="0" index="48" bw="7" slack="0"/>
<pin id="194" dir="0" index="49" bw="32" slack="0"/>
<pin id="195" dir="0" index="50" bw="7" slack="0"/>
<pin id="196" dir="0" index="51" bw="7" slack="0"/>
<pin id="197" dir="0" index="52" bw="7" slack="0"/>
<pin id="198" dir="1" index="53" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln27_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="x_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="x_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="266" class="1005" name="x_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="104" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="126" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="128" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="199"><net_src comp="130" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="144" pin=12"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="144" pin=14"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="144" pin=15"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="144" pin=16"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="144" pin=17"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="144" pin=18"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="144" pin=19"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="144" pin=20"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="144" pin=21"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="144" pin=22"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="144" pin=23"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="144" pin=24"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="144" pin=25"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="144" pin=26"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="144" pin=27"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="144" pin=28"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="144" pin=29"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="144" pin=30"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="144" pin=31"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="144" pin=32"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="144" pin=33"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="144" pin=34"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="144" pin=35"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="144" pin=36"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="144" pin=37"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="144" pin=38"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="144" pin=39"/></net>

<net id="239"><net_src comp="78" pin="0"/><net_sink comp="144" pin=40"/></net>

<net id="240"><net_src comp="80" pin="0"/><net_sink comp="144" pin=41"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="144" pin=42"/></net>

<net id="242"><net_src comp="84" pin="0"/><net_sink comp="144" pin=43"/></net>

<net id="243"><net_src comp="86" pin="0"/><net_sink comp="144" pin=44"/></net>

<net id="244"><net_src comp="88" pin="0"/><net_sink comp="144" pin=45"/></net>

<net id="245"><net_src comp="90" pin="0"/><net_sink comp="144" pin=46"/></net>

<net id="246"><net_src comp="92" pin="0"/><net_sink comp="144" pin=47"/></net>

<net id="247"><net_src comp="94" pin="0"/><net_sink comp="144" pin=48"/></net>

<net id="248"><net_src comp="96" pin="0"/><net_sink comp="144" pin=49"/></net>

<net id="249"><net_src comp="98" pin="0"/><net_sink comp="144" pin=50"/></net>

<net id="250"><net_src comp="100" pin="0"/><net_sink comp="144" pin=51"/></net>

<net id="251"><net_src comp="102" pin="0"/><net_sink comp="144" pin=52"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="132" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="257" pin="1"/><net_sink comp="266" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tcp_out_V_V | {3 4 5 }
	Port: instance_initialized | {4 5 }
	Port: instance_full_featur | {4 5 }
	Port: instance_max_receive | {4 5 }
	Port: instance_max_connect | {4 5 }
	Port: instance_initial_r2t | {4 5 }
	Port: instance_immediate_d | {4 5 }
	Port: instance_max_burst_l | {4 5 }
	Port: instance_first_burst | {4 5 }
	Port: instance_data_pdu_in | {4 5 }
	Port: instance_data_sequen | {4 5 }
	Port: instance_default_tim | {4 5 }
	Port: instance_default_tim_1 | {4 5 }
	Port: instance_max_outstan | {4 5 }
	Port: instance_data | {4 5 }
	Port: instance_data_length | {4 5 }
	Port: instance_tsih | {4 5 }
	Port: instance_discovery | {4 5 }
	Port: instance_exp_cmd_sn | {4 5 }
	Port: instance_max_cmd_sn | {4 5 }
	Port: buffer_r | {4 5 }
	Port: instance_stat_sn | {4 5 }
 - Input state : 
	Port: iscsi_interface : tcp_in_V_V | {4 5 }
	Port: iscsi_interface : instance_initialized | {4 5 }
	Port: iscsi_interface : instance_full_featur | {4 5 }
	Port: iscsi_interface : p_str25 | {4 5 }
	Port: iscsi_interface : p_str36 | {4 5 }
	Port: iscsi_interface : p_str4 | {4 5 }
	Port: iscsi_interface : p_str13 | {4 5 }
	Port: iscsi_interface : p_str5 | {4 5 }
	Port: iscsi_interface : p_str6 | {4 5 }
	Port: iscsi_interface : p_str7 | {4 5 }
	Port: iscsi_interface : p_str8 | {4 5 }
	Port: iscsi_interface : p_str9 | {4 5 }
	Port: iscsi_interface : p_str10 | {4 5 }
	Port: iscsi_interface : p_str11 | {4 5 }
	Port: iscsi_interface : p_str12 | {4 5 }
	Port: iscsi_interface : instance_max_receive | {4 5 }
	Port: iscsi_interface : instance_max_connect | {4 5 }
	Port: iscsi_interface : instance_initial_r2t | {4 5 }
	Port: iscsi_interface : instance_immediate_d | {4 5 }
	Port: iscsi_interface : instance_max_burst_l | {4 5 }
	Port: iscsi_interface : instance_first_burst | {4 5 }
	Port: iscsi_interface : instance_data_pdu_in | {4 5 }
	Port: iscsi_interface : instance_data_sequen | {4 5 }
	Port: iscsi_interface : instance_default_tim | {4 5 }
	Port: iscsi_interface : instance_default_tim_1 | {4 5 }
	Port: iscsi_interface : instance_max_outstan | {4 5 }
	Port: iscsi_interface : instance_data | {4 5 }
	Port: iscsi_interface : instance_data_length | {4 5 }
	Port: iscsi_interface : instance_tsih | {4 5 }
	Port: iscsi_interface : p_str1328 | {4 5 }
	Port: iscsi_interface : p_str1227 | {4 5 }
	Port: iscsi_interface : instance_discovery | {4 5 }
	Port: iscsi_interface : instance_exp_cmd_sn | {4 5 }
	Port: iscsi_interface : instance_max_cmd_sn | {4 5 }
	Port: iscsi_interface : buffer_r | {4 5 }
	Port: iscsi_interface : p_str15 | {4 5 }
	Port: iscsi_interface : p_str116 | {4 5 }
	Port: iscsi_interface : p_str1025 | {4 5 }
	Port: iscsi_interface : p_str1126 | {4 5 }
	Port: iscsi_interface : p_str217 | {4 5 }
	Port: iscsi_interface : p_str318 | {4 5 }
	Port: iscsi_interface : p_str419 | {4 5 }
	Port: iscsi_interface : p_str520 | {4 5 }
	Port: iscsi_interface : p_str621 | {4 5 }
	Port: iscsi_interface : p_str722 | {4 5 }
	Port: iscsi_interface : p_str823 | {4 5 }
	Port: iscsi_interface : p_str924 | {4 5 }
	Port: iscsi_interface : instance_stat_sn | {4 5 }
	Port: iscsi_interface : authentication_respo | {4 5 }
	Port: iscsi_interface : p_str14 | {4 5 }
	Port: iscsi_interface : response_text | {4 5 }
  - Chain level:
	State 1
		store_ln27 : 1
	State 2
		br_ln28 : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_process_pdu_fu_144 |    8    |    16   | 364.784 |  11214  |  12293  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   write  |    grp_write_fu_136    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    8    |    16   | 364.784 |  11214  |  12293  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|authentication_respo|    0   |   28   |    2   |    -   |
|      buffer_r      |    0   |   16   |    3   |    0   |
|    instance_data   |    4   |    0   |    0   |    0   |
|       p_str10      |    0   |   16   |    3   |    0   |
|      p_str1025     |    0   |    7   |    1   |    -   |
|       p_str11      |    0   |    7   |    3   |    -   |
|      p_str1126     |    0   |    7   |    1   |    -   |
|      p_str116      |    0   |    7   |    2   |    -   |
|       p_str12      |    0   |    7   |    2   |    -   |
|      p_str1227     |    0   |    7   |    2   |    -   |
|       p_str13      |    0   |    7   |    1   |    -   |
|      p_str1328     |    0   |    7   |    3   |    -   |
|       p_str14      |    0   |    7   |    2   |    -   |
|       p_str15      |    0   |   16   |    2   |    0   |
|      p_str217      |    0   |    7   |    2   |    -   |
|       p_str25      |    0   |    7   |    3   |    -   |
|      p_str318      |    0   |   16   |    2   |    0   |
|       p_str36      |    0   |   16   |    2   |    0   |
|       p_str4       |    0   |    7   |    2   |    -   |
|      p_str419      |    0   |   16   |    3   |    0   |
|       p_str5       |    0   |    7   |    2   |    -   |
|      p_str520      |    0   |    7   |    2   |    -   |
|       p_str6       |    0   |   16   |    2   |    0   |
|      p_str621      |    0   |    7   |    3   |    -   |
|       p_str7       |    0   |   16   |    3   |    0   |
|      p_str722      |    0   |   16   |    3   |    0   |
|       p_str8       |    0   |    7   |    2   |    -   |
|      p_str823      |    0   |    7   |    3   |    -   |
|       p_str9       |    0   |    7   |    3   |    -   |
|      p_str924      |    0   |    7   |    2   |    -   |
|    response_text   |    0   |   28   |    7   |    -   |
+--------------------+--------+--------+--------+--------+
|        Total       |    4   |   333  |   73   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|x_load_reg_266|    1   |
|   x_reg_260  |    1   |
+--------------+--------+
|     Total    |    2   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    8   |   16   |   364  |  11214 |  12293 |    0   |
|   Memory  |    4   |    -   |    -   |   333  |   73   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    2   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   12   |   16   |   364  |  11549 |  12366 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
