
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035599                       # Number of seconds simulated
sim_ticks                                 35599317105                       # Number of ticks simulated
final_tick                               562565680290                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58316                       # Simulator instruction rate (inst/s)
host_op_rate                                    73582                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 943674                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913420                       # Number of bytes of host memory used
host_seconds                                 37724.16                       # Real time elapsed on the host
sim_insts                                  2199919699                       # Number of instructions simulated
sim_ops                                    2775835433                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1080448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       266624                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1350784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       987904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            987904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2083                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10553                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7718                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7718                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30350245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7489582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37944099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53934                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             104272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27750645                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27750645                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27750645                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30350245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7489582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65694743                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85370066                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31084986                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25265957                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121609                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13170340                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139753                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3283306                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89911                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31214711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172380445                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31084986                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15423059                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37924277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11386126                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6059842                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15290099                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       914268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84416186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.523161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46491909     55.07%     55.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3331275      3.95%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2692075      3.19%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550240      7.76%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1771262      2.10%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2287849      2.71%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652145      1.96%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          923100      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18716331     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84416186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364120                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019214                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32654154                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5871093                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469951                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244558                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9176428                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308668                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41236                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206125631                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75872                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9176428                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35044321                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1262007                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1091357                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34267975                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3574096                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198828780                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27685                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483358                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1111132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          443                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278399617                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928224585                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928224585                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107704068                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40565                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22793                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9796927                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18539959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9425029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149004                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3089609                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188040778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39048                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149382717                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287906                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64945403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198423138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5980                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84416186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769598                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29071654     34.44%     34.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18242374     21.61%     56.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953307     14.16%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8849919     10.48%     80.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7617552      9.02%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3950396      4.68%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376668      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632752      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721564      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84416186                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873869     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177999     14.48%     85.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177256     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124467419     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125707      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14834784      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7938273      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149382717                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749825                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384698650                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253025887                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145576029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150611843                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       558546                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7305991                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          660                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2399253                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9176428                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         522789                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80638                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188079826                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       415378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18539959                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9425029                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22514                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          660                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1272582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462922                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147003633                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13910723                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379082                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21641698                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20733797                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7730975                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.721958                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145672930                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145576029                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94866912                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267908767                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.705235                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354102                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65271172                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127427                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75239758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141129                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28992749     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20969564     27.87%     66.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8539895     11.35%     77.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4786700      6.36%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3923667      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1592678      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1892345      2.52%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949427      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3592733      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75239758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3592733                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259727632                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385343504                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 953880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853701                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853701                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171371                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171371                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661328954                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201223037                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190166494                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85370066                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31731214                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25868384                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2117387                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13440356                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12405525                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3421855                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93874                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31740289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174269523                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31731214                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15827380                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38717290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11251009                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5159934                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15670032                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1027805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84725009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46007719     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2561337      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4789796      5.65%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4773317      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2960886      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2357318      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1474228      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1384227      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18416181     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84725009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371690                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041342                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33094367                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5101838                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37193614                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       227934                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9107252                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5369016                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209087060                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9107252                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35496870                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         993586                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       819618                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34972854                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3334825                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201614338                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1387186                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1019710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283127206                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    940561777                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    940561777                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175184855                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107942244                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35882                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17250                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9275600                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18646017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9521187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119613                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3284091                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190087149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151463997                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298821                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64220209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196413594                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84725009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897606                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28809620     34.00%     34.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18483844     21.82%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12226174     14.43%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8000511      9.44%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8431250      9.95%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4072124      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3219109      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733018      0.87%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749359      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84725009                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         943251     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179109     13.77%     86.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178236     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126687155     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2034690      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17250      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14658111      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8066791      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151463997                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774205                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1300596                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389252419                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254342193                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147999246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152764593                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       473239                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7225580                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2093                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2286337                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9107252                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         509372                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90348                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190121649                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       382811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18646017                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9521187                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17250                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1325651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2500375                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149459207                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13985471                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2004789                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21861106                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21194749                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7875635                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.750721                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148045707                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147999246                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94338180                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270688237                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.733620                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348512                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102027036                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125625582                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64496490                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2143020                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75617757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661324                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151087                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28469524     37.65%     37.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21284873     28.15%     65.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8845061     11.70%     77.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4410017      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4396558      5.81%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1779785      2.35%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1782220      2.36%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955693      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3694026      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75617757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102027036                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125625582                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18655281                       # Number of memory references committed
system.switch_cpus1.commit.loads             11420431                       # Number of loads committed
system.switch_cpus1.commit.membars              17250                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18132680                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113179155                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2591116                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3694026                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262045803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389357307                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 645057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102027036                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125625582                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102027036                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836740                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836740                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195115                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195115                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671401591                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205589005                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192082543                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34500                       # number of misc regfile writes
system.l2.replacements                          10553                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1510782                       # Total number of references to valid blocks.
system.l2.sampled_refs                         141625                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.667481                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         75738.124319                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.995827                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4451.572003                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.997294                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1090.779084                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                    91                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          33475.853266                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   149                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16046.678208                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.577836                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.033963                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008322                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.255400                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001137                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122426                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        64046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37437                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  101483                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40739                       # number of Writeback hits
system.l2.Writeback_hits::total                 40739                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        64046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37437                       # number of demand (read+write) hits
system.l2.demand_hits::total                   101483                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        64046                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37437                       # number of overall hits
system.l2.overall_hits::total                  101483                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8441                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2083                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10553                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8441                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2083                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10553                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8441                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2083                       # number of overall misses
system.l2.overall_misses::total                 10553                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       562247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    430110728                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       562725                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    111956718                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       543192418                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       562247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    430110728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       562725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    111956718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        543192418                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       562247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    430110728                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       562725                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    111956718                       # number of overall miss cycles
system.l2.overall_miss_latency::total       543192418                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112036                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40739                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40739                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39520                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112036                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39520                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112036                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.116448                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.052707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.094193                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.116448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.052707                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094193                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.116448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.052707                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094193                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40160.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50954.949414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        37515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53747.824292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51472.796172                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40160.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50954.949414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        37515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53747.824292                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51472.796172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40160.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50954.949414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        37515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53747.824292                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51472.796172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7718                       # number of writebacks
system.l2.writebacks::total                      7718                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2083                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10553                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10553                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       480439                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    381133855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       476488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     99948639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    482039421                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       480439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    381133855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       476488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     99948639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    482039421                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       480439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    381133855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       476488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     99948639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    482039421                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.052707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.094193                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.116448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.052707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094193                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.116448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.052707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094193                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34317.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45152.689847                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 31765.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47983.024004                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45677.951388                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34317.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45152.689847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 31765.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47983.024004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45677.951388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34317.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45152.689847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 31765.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47983.024004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45677.951388                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995825                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015297700                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042852.515091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995825                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15290083                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15290083                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15290083                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15290083                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15290083                       # number of overall hits
system.cpu0.icache.overall_hits::total       15290083                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       739294                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       739294                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       739294                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       739294                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15290099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15290099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15290099                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15290099                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15290099                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15290099                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72487                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561035                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72743                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2482.177460                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515280                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484720                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569144                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569144                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22168                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22168                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561849                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561849                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561849                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561849                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153760                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153760                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153760                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153760                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153760                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153760                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4027043243                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4027043243                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4027043243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4027043243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4027043243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4027043243                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10722904                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10722904                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715609                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014339                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014339                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008679                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008679                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008679                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008679                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26190.447730                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26190.447730                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26190.447730                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26190.447730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26190.447730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26190.447730                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        28748                       # number of writebacks
system.cpu0.dcache.writebacks::total            28748                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81273                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81273                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81273                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81273                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72487                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72487                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72487                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72487                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    965033033                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    965033033                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    965033033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    965033033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    965033033                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    965033033                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13313.187647                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13313.187647                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13313.187647                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13313.187647                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13313.187647                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13313.187647                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997291                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013570323                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184418.799569                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997291                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15670014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15670014                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15670014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15670014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15670014                       # number of overall hits
system.cpu1.icache.overall_hits::total       15670014                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       737193                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       737193                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       737193                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       737193                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       737193                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       737193                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15670032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15670032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15670032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15670032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15670032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15670032                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 40955.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40955.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 40955.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40955.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 40955.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40955.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       579065                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       579065                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       579065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       579065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       579065                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       579065                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38604.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38604.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39520                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169234993                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39776                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4254.701151                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.753705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.246295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905288                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094712                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10671888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10671888                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7200907                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7200907                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17250                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17250                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17250                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17250                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17872795                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17872795                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17872795                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17872795                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102804                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102804                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102804                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102804                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102804                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102804                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2677668293                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2677668293                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2677668293                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2677668293                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2677668293                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2677668293                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10774692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10774692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7200907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7200907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17975599                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17975599                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17975599                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17975599                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009541                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005719                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005719                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005719                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26046.343459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26046.343459                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26046.343459                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26046.343459                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26046.343459                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26046.343459                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11991                       # number of writebacks
system.cpu1.dcache.writebacks::total            11991                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63284                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63284                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63284                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39520                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39520                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39520                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39520                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39520                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39520                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    386889146                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    386889146                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    386889146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    386889146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    386889146                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    386889146                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data  9789.705111                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9789.705111                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  9789.705111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9789.705111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data  9789.705111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9789.705111                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
