#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 17 16:52:39 2021
# Process ID: 7424
# Current directory: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_Segmentat_ip_0_0_synth_1
# Command line: vivado.exe -log system_Segmentat_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Segmentat_ip_0_0.tcl
# Log file: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_Segmentat_ip_0_0_synth_1/system_Segmentat_ip_0_0.vds
# Journal file: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_Segmentat_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_Segmentat_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/CustomIPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_Segmentat_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Segmentat_ip_0_0' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_Segmentat_ip_0_0/synth/system_Segmentat_ip_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip.v:28]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_reset_sync' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_reset_sync.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_reset_sync' (1#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_reset_sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_axi_lite' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi_lite.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_addr_decoder' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_addr_decoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_addr_decoder' (2#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_addr_decoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_axi_lite_module' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi_lite_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_axi_lite_module' (3#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi_lite_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_axi_lite' (4#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi_lite.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_axi4_stream_video_slave' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi4_stream_video_slave.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_fifo_eol' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_eol.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_SimpleDualPortRAM_singlebit' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_SimpleDualPortRAM_singlebit.v:21]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_SimpleDualPortRAM_singlebit' (5#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_SimpleDualPortRAM_singlebit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_fifo_eol' (6#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_eol.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_fifo_sof' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_sof.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_fifo_sof' (7#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_sof.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_adapter_in' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_adapter_in.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_adapter_in_module' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_adapter_in_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_adapter_in_module' (8#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_adapter_in_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_adapter_in' (9#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_adapter_in.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_fifo_data' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_data.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_SimpleDualPortRAM_generic' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_SimpleDualPortRAM_generic' (10#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_fifo_data' (11#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_data.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_axi4_stream_video_slave' (12#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi4_stream_video_slave.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_dut' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_dut.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_Segmentation_HW' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Segmentation_HW.v:45]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_RGB2Vector' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_RGB2Vector.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_RGB2Vector' (13#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_RGB2Vector.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_K_Means' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_K_Means.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_Color_Space_Converter' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Color_Space_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_RGB2YCbCrCore' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_RGB2YCbCrCore.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_RGB2YCbCrCore' (14#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_RGB2YCbCrCore.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_Color_Space_Converter' (15#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Color_Space_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_Clustering' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Clustering.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_MATLAB_Function' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_MATLAB_Function.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_MATLAB_Function' (16#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_MATLAB_Function.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_Clustering' (17#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Clustering.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_Comparisons' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Comparisons.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_SSE1' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_SSE1' (18#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE1.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_SSE2' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_SSE2' (19#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE2.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_SSE3' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_SSE3' (20#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE3.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_SSE4' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_SSE4' (21#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_SSE4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_Comparisons' (22#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Comparisons.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_Color_Space_Converter1' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Color_Space_Converter1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_YCBCR2RGB' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_YCBCR2RGB.v:23]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_src_YCbCr2RGBCore' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_YCbCr2RGBCore.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_YCbCr2RGBCore' (23#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_YCbCr2RGBCore.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_YCBCR2RGB' (24#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_YCBCR2RGB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_Color_Space_Converter1' (25#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Color_Space_Converter1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_K_Means' (26#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_K_Means.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_src_Segmentation_HW' (27#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_src_Segmentation_HW.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_dut' (28#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_dut.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_axi4_stream_video_master' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi4_stream_video_master.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_fifo_data_OUT' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_data_OUT.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_fifo_data_OUT' (29#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_data_OUT.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_fifo_eol_out' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_eol_out.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_fifo_eol_out' (30#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_eol_out.v:21]
INFO: [Synth 8-6157] synthesizing module 'Segmentat_ip_fifo_sof_out' [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_sof_out.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_fifo_sof_out' (31#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_fifo_sof_out.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip_axi4_stream_video_master' (32#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip_axi4_stream_video_master.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Segmentat_ip' (33#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/8e5e/hdl/verilog/Segmentat_ip.v:28]
INFO: [Synth 8-6155] done synthesizing module 'system_Segmentat_ip_0_0' (34#1) [d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_Segmentat_ip_0_0/synth/system_Segmentat_ip_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1006.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1075.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1075.219 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.219 ; gain = 68.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.219 ; gain = 68.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.219 ; gain = 68.430
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'Segmentat_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'Segmentat_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'Segmentat_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'Segmentat_ip_axi_lite_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1075.219 ; gain = 68.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 6     
	   2 Input   26 Bit       Adders := 10    
	   2 Input   20 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 24    
	   3 Input   18 Bit       Adders := 12    
	   2 Input   13 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 14    
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 12    
	               25 Bit    Registers := 28    
	               18 Bit    Registers := 24    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 10    
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 77    
+---RAMs : 
	              128 Bit	(4 X 32 bit)          RAMs := 2     
	                4 Bit	(4 X 1 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   38 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 78    
	   4 Input   18 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 24    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 38    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP RGB0_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB0_35 is absorbed into DSP RGB0_35.
DSP Report: Generating DSP RGB0_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB0_34 is absorbed into DSP RGB0_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB0_34.
DSP Report: Generating DSP RGB0_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB0_35 is absorbed into DSP RGB0_35.
DSP Report: Generating DSP RGB0_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB0_34 is absorbed into DSP RGB0_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB0_34.
DSP Report: Generating DSP RGB0_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB0_35 is absorbed into DSP RGB0_35.
DSP Report: Generating DSP RGB0_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB0_34 is absorbed into DSP RGB0_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB0_34.
DSP Report: Generating DSP RGB1_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB1_35 is absorbed into DSP RGB1_35.
DSP Report: Generating DSP RGB1_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB1_34 is absorbed into DSP RGB1_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB1_34.
DSP Report: Generating DSP RGB1_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB1_35 is absorbed into DSP RGB1_35.
DSP Report: Generating DSP RGB1_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB1_34 is absorbed into DSP RGB1_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB1_34.
DSP Report: Generating DSP RGB1_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB1_35 is absorbed into DSP RGB1_35.
DSP Report: Generating DSP RGB1_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB1_34 is absorbed into DSP RGB1_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB1_34.
DSP Report: Generating DSP RGB2_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB2_35 is absorbed into DSP RGB2_35.
DSP Report: Generating DSP RGB2_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB2_34 is absorbed into DSP RGB2_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB2_34.
DSP Report: Generating DSP RGB2_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB2_35 is absorbed into DSP RGB2_35.
DSP Report: Generating DSP RGB2_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB2_34 is absorbed into DSP RGB2_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB2_34.
DSP Report: Generating DSP RGB2_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB2_35 is absorbed into DSP RGB2_35.
DSP Report: Generating DSP RGB2_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB2_34 is absorbed into DSP RGB2_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB2_34.
DSP Report: Generating DSP RGB3_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB3_35 is absorbed into DSP RGB3_35.
DSP Report: Generating DSP RGB3_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB3_34 is absorbed into DSP RGB3_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB3_34.
DSP Report: Generating DSP RGB3_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB3_35 is absorbed into DSP RGB3_35.
DSP Report: Generating DSP RGB3_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB3_34 is absorbed into DSP RGB3_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB3_34.
DSP Report: Generating DSP RGB3_35, operation Mode is: A*(B:0x7fdf).
DSP Report: operator RGB3_35 is absorbed into DSP RGB3_35.
DSP Report: Generating DSP RGB3_34, operation Mode is: PCIN+A*(B:0x21).
DSP Report: operator RGB3_34 is absorbed into DSP RGB3_34.
DSP Report: operator RGB0_35 is absorbed into DSP RGB3_34.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Add3_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add3_out1 is absorbed into DSP Add3_out1.
DSP Report: operator Product1_out1 is absorbed into DSP Add3_out1.
DSP Report: Generating DSP Add4_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add4_out1 is absorbed into DSP Add4_out1.
DSP Report: operator Product2_out1 is absorbed into DSP Add4_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Add3_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add3_out1 is absorbed into DSP Add3_out1.
DSP Report: operator Product1_out1 is absorbed into DSP Add3_out1.
DSP Report: Generating DSP Add4_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add4_out1 is absorbed into DSP Add4_out1.
DSP Report: operator Product2_out1 is absorbed into DSP Add4_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Add3_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add3_out1 is absorbed into DSP Add3_out1.
DSP Report: operator Product1_out1 is absorbed into DSP Add3_out1.
DSP Report: Generating DSP Add4_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add4_out1 is absorbed into DSP Add4_out1.
DSP Report: operator Product2_out1 is absorbed into DSP Add4_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Add3_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add3_out1 is absorbed into DSP Add3_out1.
DSP Report: operator Product1_out1 is absorbed into DSP Add3_out1.
DSP Report: Generating DSP Add4_out1, operation Mode is: PCIN+A*B.
DSP Report: operator Add4_out1 is absorbed into DSP Add4_out1.
DSP Report: operator Product2_out1 is absorbed into DSP Add4_out1.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2, operation Mode is: (A:0x1910)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1, operation Mode is: (A:0x810f)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp, operation Mode is: (A:0x41bd)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5, operation Mode is: (A:0x7070)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4, operation Mode is: (A:0x3fffb581)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3, operation Mode is: (A:0x3fffda0e)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8, operation Mode is: (A:0x3fffedb7)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7, operation Mode is: (A:0x3fffa1d9)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6, operation Mode is: (A:0x7070)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1, operation Mode is: (A:0x6625)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp, operation Mode is: (A:0x4a85)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4, operation Mode is: (A:0x811a)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3, operation Mode is: (A:0x3fffcbf8)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3.
DSP Report: Generating DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2, operation Mode is: (A:0x3fffe6ed)*B.
DSP Report: operator u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 is absorbed into DSP u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1075.219 ; gain = 68.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                                                                                                   | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_eol_inst/u_Segmentat_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_sof_out_inst/u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | A*(B:0x7fdf)     | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_MATLAB_Function | PCIN+A*(B:0x21)  | 18     | 7      | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE1            | A*B              | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE1            | PCIN+A*B         | 18     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE1            | PCIN+A*B         | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE2            | A*B              | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE2            | PCIN+A*B         | 18     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE2            | PCIN+A*B         | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE3            | A*B              | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE3            | PCIN+A*B         | 18     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE3            | PCIN+A*B         | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE4            | A*B              | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE4            | PCIN+A*B         | 18     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_SSE4            | PCIN+A*B         | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x1910)*B     | 9      | 14     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x810f)*B     | 9      | 17     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x41bd)*B     | 9      | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x7070)*B     | 9      | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x3fffb581)*B | 9      | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x3fffda0e)*B | 9      | 15     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x3fffedb7)*B | 9      | 14     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x3fffa1d9)*B | 9      | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_RGB2YCbCrCore   | (A:0x7070)*B     | 9      | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_YCbCr2RGBCore   | (A:0x6625)*B     | 9      | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_YCbCr2RGBCore   | (A:0x4a85)*B     | 9      | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_YCbCr2RGBCore   | (A:0x811a)*B     | 9      | 17     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_YCbCr2RGBCore   | (A:0x3fffcbf8)*B | 9      | 15     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Segmentat_ip_src_YCbCr2RGBCore   | (A:0x3fffe6ed)*B | 9      | 14     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1085.660 ; gain = 78.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1090.383 ; gain = 83.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                                                                                                   | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_eol_inst/u_Segmentat_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_sof_out_inst/u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.664 ; gain = 136.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1156.469 ; gain = 149.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1156.469 ; gain = 149.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1156.469 ; gain = 149.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1156.469 ; gain = 149.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1156.469 ; gain = 149.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1156.469 ; gain = 149.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/intdelay_reg_reg[6]                       | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/vStart_reg_reg[7]                         | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/intdelay_reg_reg[6] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/hEnd_reg_reg[7]     | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|system_Segmentat_ip_0_0 | inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/vStart_reg_reg[7]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   279|
|2     |DSP48E1  |    50|
|5     |LUT1     |    57|
|6     |LUT2     |   775|
|7     |LUT3     |   479|
|8     |LUT4     |   413|
|9     |LUT5     |   179|
|10    |LUT6     |   511|
|11    |MUXF7    |    24|
|12    |RAM16X1D |     4|
|13    |RAM32M   |    10|
|14    |SRL16E   |     4|
|15    |SRLC32E  |     1|
|16    |FDCE     |  1956|
|17    |FDPE     |    20|
|18    |FDRE     |    65|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1156.469 ; gain = 149.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1156.469 ; gain = 81.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1156.469 ; gain = 149.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1168.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 367 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1168.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1168.543 ; gain = 161.754
INFO: [Common 17-1381] The checkpoint 'D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_Segmentat_ip_0_0_synth_1/system_Segmentat_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_Segmentat_ip_0_0, cache-ID = fffdb11d7d404399
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.runs/system_Segmentat_ip_0_0_synth_1/system_Segmentat_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Segmentat_ip_0_0_utilization_synth.rpt -pb system_Segmentat_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 17 16:54:01 2021...
