# Reading pref.tcl
# do program_counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Learning Activity 1/PC/program_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:04 on Feb 06,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Learning Activity 1/PC/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity program_counter
# -- Compiling architecture rtl of program_counter
# End time: 14:06:05 on Feb 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:21 on Feb 06,2023
# vcom -reportprogress 300 -2008 -work work C:\Users\spenc\OneDrive\Documents\School\ECE 4435\Learning Activity 1 TB\testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# End time: 14:06:21 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 14:06:21 on Feb 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.program_counter(rtl)
run 600 ns
# ** Note: PC reset succeeded.
#    Time: 60 ns  Iteration: 0  Instance: /testbench
# ** Error: PC load succeeded.
#    Time: 450 ns  Iteration: 0  Instance: /testbench
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:10:21 on Feb 06,2023
# vcom -reportprogress 300 -2008 -work work C:\Users\spenc\OneDrive\Documents\School\ECE 4435\Learning Activity 1 TB\testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# End time: 14:10:21 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:10:22 on Feb 06,2023, Elapsed time: 0:04:01
# Errors: 1, Warnings: 0
# vsim work.testbench 
# Start time: 14:10:22 on Feb 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.program_counter(rtl)
run 600 ns
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:15 on Feb 06,2023
# vcom -reportprogress 300 -2008 -work work C:\Users\spenc\OneDrive\Documents\School\ECE 4435\Learning Activity 1 TB\testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# End time: 14:13:15 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:13:16 on Feb 06,2023, Elapsed time: 0:02:54
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 14:13:16 on Feb 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.program_counter(rtl)
run 600 ns
run 600 ns
restart -f
run 600 ns
# GetModuleFileName: The specified module could not be found.
# 
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:21:17 on Feb 06,2023
# vcom -reportprogress 300 -2008 -work work C:\Users\spenc\OneDrive\Documents\School\ECE 4435\Learning Activity 1 TB\testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# End time: 14:21:17 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:21:18 on Feb 06,2023, Elapsed time: 0:08:02
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 14:21:18 on Feb 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.program_counter(rtl)
run 600 ns
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:26:17 on Feb 06,2023
# vcom -reportprogress 300 -2008 -work work C:\Users\spenc\OneDrive\Documents\School\ECE 4435\Learning Activity 1 TB\testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# End time: 14:26:17 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:26:19 on Feb 06,2023, Elapsed time: 0:05:01
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 14:26:19 on Feb 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.program_counter(rtl)
run 600 ns
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:44 on Feb 06,2023
# vcom -reportprogress 300 -2008 -work work C:\Users\spenc\OneDrive\Documents\School\ECE 4435\Learning Activity 1 TB\testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# End time: 14:38:44 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:38:45 on Feb 06,2023, Elapsed time: 0:12:26
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 14:38:45 on Feb 06,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.program_counter(rtl)
run 600 ns
# End time: 14:45:51 on Feb 06,2023, Elapsed time: 0:07:06
# Errors: 0, Warnings: 0
