// Seed: 78588188
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri1 id_4
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri1 id_5
    , id_34,
    input wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input wor id_11,
    input supply1 id_12,
    output tri0 id_13,
    output uwire id_14,
    input wire id_15,
    input tri1 id_16,
    input wire id_17
    , id_35,
    output tri1 id_18,
    input uwire id_19,
    input supply1 id_20,
    input wand id_21,
    output tri id_22,
    input wor id_23,
    input wand id_24,
    output tri0 id_25,
    input tri id_26,
    input tri0 id_27,
    input tri1 id_28,
    output supply0 id_29,
    input tri0 id_30,
    input tri1 id_31,
    input wire id_32
);
  logic [1 : -1] id_36 = 1;
  module_0 modCall_1 (
      id_8,
      id_23,
      id_16,
      id_25,
      id_7
  );
  assign modCall_1.id_2 = 0;
  wire id_37;
endmodule
