// Seed: 903238103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.type_7 = 0;
  assign id_3 = id_4;
endmodule
module module_1 (
    output tri0 id_0
);
  reg id_2, id_3;
  always begin : LABEL_0
    id_3 <= id_2;
  end
  tri1 id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_2 / id_3;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    output tri1 void id_2,
    input uwire id_3,
    input wand id_4,
    output tri1 id_5,
    output wand id_6,
    input wor id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output wand id_12,
    input wire id_13,
    input tri1 id_14
);
  assign id_5 = id_11;
  xnor primCall (
      id_5, id_4, id_14, id_13, id_9, id_17, id_7, id_1, id_11, id_10, id_16, id_0, id_3
  );
  assign id_5 = id_10;
  wire id_16, id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17
  );
endmodule
