{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669089862859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669089862868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 22:04:22 2022 " "Processing started: Mon Nov 21 22:04:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669089862868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089862868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089862868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669089864441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669089864441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_sr " "Found entity 1: i2s_sr" {  } { { "i2s_sr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s_sr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_xmit " "Found entity 1: i2s_xmit" {  } { { "i2s.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams.sv 2 2 " "Found 2 design units, including 2 entities, in source file rams.sv" { { "Info" "ISGN_ENTITY_NAME" "1 characterRAM " "Found entity 1: characterRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874139 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapRAM " "Found entity 2: mapRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkm_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file pkm_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Character_Movement.sv(28) " "Verilog HDL information at Character_Movement.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669089874148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file character_movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Character_Movement " "Found entity 1: Character_Movement" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/pokemon_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/pokemon_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc " "Found entity 1: Pokemon_soc" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_irq_mapper " "Found entity 1: Pokemon_soc_irq_mapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874281 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874324 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874324 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874324 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874324 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874369 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_007 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_007" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874377 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_002 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_002" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669089874381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874386 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router " "Found entity 2: Pokemon_soc_mm_interconnect_0_router" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_usb_rst " "Found entity 1: Pokemon_soc_usb_rst" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_timer_0 " "Found entity 1: Pokemon_soc_timer_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sysid_qsys_0 " "Found entity 1: Pokemon_soc_sysid_qsys_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_spi_0 " "Found entity 1: Pokemon_soc_spi_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Pokemon_soc_sdram_pll_dffpipe_l2c" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874467 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Pokemon_soc_sdram_pll_stdsync_sv6" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874467 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_sdram_pll_altpll_vg92 " "Found entity 3: Pokemon_soc_sdram_pll_altpll_vg92" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874467 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_sdram_pll " "Found entity 4: Pokemon_soc_sdram_pll" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_input_efifo_module " "Found entity 1: Pokemon_soc_sdram_input_efifo_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874478 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram " "Found entity 2: Pokemon_soc_sdram" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_onchip_memory2_0 " "Found entity 1: Pokemon_soc_onchip_memory2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0 " "Found entity 1: Pokemon_soc_nios2_gen2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "6 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "7 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "8 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "9 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "10 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "11 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "12 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "13 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "14 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "15 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "16 Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "17 Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "18 Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "19 Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "20 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""} { "Info" "ISGN_ENTITY_NAME" "21 Pokemon_soc_nios2_gen2_0_cpu " "Found entity 21: Pokemon_soc_nios2_gen2_0_cpu" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_test_bench" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_leds_pio " "Found entity 1: Pokemon_soc_leds_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_keycode " "Found entity 1: Pokemon_soc_keycode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_key " "Found entity 1: Pokemon_soc_key" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Pokemon_soc_jtag_uart_0_sim_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874629 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_jtag_uart_0_scfifo_w " "Found entity 2: Pokemon_soc_jtag_uart_0_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874629 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Pokemon_soc_jtag_uart_0_sim_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874629 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_jtag_uart_0_scfifo_r " "Found entity 4: Pokemon_soc_jtag_uart_0_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874629 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_jtag_uart_0 " "Found entity 5: Pokemon_soc_jtag_uart_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_hex_digits_pio " "Found entity 1: Pokemon_soc_hex_digits_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_accumulate " "Found entity 1: Pokemon_soc_accumulate" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemonfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemonfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PokemonFPGA " "Found entity 1: PokemonFPGA" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874665 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669089874670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089874686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089874686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(318) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669089874705 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(328) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669089874705 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(338) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669089874705 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(682) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669089874706 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at Pokemon_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669089874708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PokemonFPGA " "Elaborating entity \"PokemonFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669089875041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "PokemonFPGA.sv" "hex_driver4" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc Pokemon_soc:u0 " "Elaborating entity \"Pokemon_soc\" for hierarchy \"Pokemon_soc:u0\"" {  } { { "PokemonFPGA.sv" "u0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_accumulate Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate " "Elaborating entity \"Pokemon_soc_accumulate\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "accumulate" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_hex_digits_pio Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"Pokemon_soc_hex_digits_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "hex_digits_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Pokemon_soc_jtag_uart_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "jtag_uart_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_w Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_w\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089875449 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669089875449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089875521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089875521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089875564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089875564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089875608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089875608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089875686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089875686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089875770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089875770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089875849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089875849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_r Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_r\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089875908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089876329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089876355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089876355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089876355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089876355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089876355 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669089876355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_key Pokemon_soc:u0\|Pokemon_soc_key:key " "Elaborating entity \"Pokemon_soc_key\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_key:key\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "key" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_keycode Pokemon_soc:u0\|Pokemon_soc_keycode:keycode " "Elaborating entity \"Pokemon_soc_keycode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_keycode:keycode\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "keycode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_leds_pio Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio " "Elaborating entity \"Pokemon_soc_leds_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "leds_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Pokemon_soc_nios2_gen2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "nios2_gen2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_test_bench Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877619 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669089877619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089877704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089877704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089877934 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669089877934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089877947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878362 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669089878362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089878448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089878448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878709 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669089878709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_onchip_memory2_0 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Pokemon_soc_onchip_memory2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "onchip_memory2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pokemon_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Pokemon_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669089878836 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669089878836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ig1 " "Found entity 1: altsyncram_4ig1" {  } { { "db/altsyncram_4ig1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089878924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089878924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ig1 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated " "Elaborating entity \"altsyncram_4ig1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089878930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram Pokemon_soc:u0\|Pokemon_soc_sdram:sdram " "Elaborating entity \"Pokemon_soc_sdram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_input_efifo_module Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module " "Elaborating entity \"Pokemon_soc_sdram_input_efifo_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "the_Pokemon_soc_sdram_input_efifo_module" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll " "Elaborating entity \"Pokemon_soc_sdram_pll\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram_pll" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_stdsync_sv6 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Pokemon_soc_sdram_pll_stdsync_sv6\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_dffpipe_l2c Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pokemon_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_altpll_vg92 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"Pokemon_soc_sdram_pll_altpll_vg92\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "sd1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_spi_0 Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0 " "Elaborating entity \"Pokemon_soc_spi_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "spi_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sysid_qsys_0 Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Pokemon_soc_sysid_qsys_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sysid_qsys_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_timer_0 Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0 " "Elaborating entity \"Pokemon_soc_timer_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "timer_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_usb_rst Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst " "Elaborating entity \"Pokemon_soc_usb_rst\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "usb_rst" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "mm_interconnect_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089879628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089880842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089881897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669089882156 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669089882157 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669089882157 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_irq_mapper Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper " "Elaborating entity \"Pokemon_soc_irq_mapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "irq_mapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller_001" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vc\"" {  } { { "PokemonFPGA.sv" "vc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882713 "|PokemonFPGA|vga_controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882713 "|PokemonFPGA|vga_controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "PokemonFPGA.sv" "cm" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(211) " "Verilog HDL assignment warning at Color_Mapper.sv(211): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882746 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(215) " "Verilog HDL assignment warning at Color_Mapper.sv(215): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882746 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(218) " "Verilog HDL assignment warning at Color_Mapper.sv(218): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882746 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(221) " "Verilog HDL assignment warning at Color_Mapper.sv(221): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882747 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(224) " "Verilog HDL assignment warning at Color_Mapper.sv(224): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882747 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(229) " "Verilog HDL assignment warning at Color_Mapper.sv(229): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882747 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(232) " "Verilog HDL assignment warning at Color_Mapper.sv(232): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882747 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(235) " "Verilog HDL assignment warning at Color_Mapper.sv(235): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882748 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(238) " "Verilog HDL assignment warning at Color_Mapper.sv(238): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882748 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(243) " "Verilog HDL assignment warning at Color_Mapper.sv(243): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882748 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(246) " "Verilog HDL assignment warning at Color_Mapper.sv(246): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882748 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(249) " "Verilog HDL assignment warning at Color_Mapper.sv(249): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882749 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(252) " "Verilog HDL assignment warning at Color_Mapper.sv(252): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882749 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(257) " "Verilog HDL assignment warning at Color_Mapper.sv(257): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882749 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(260) " "Verilog HDL assignment warning at Color_Mapper.sv(260): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882749 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(263) " "Verilog HDL assignment warning at Color_Mapper.sv(263): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882750 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(266) " "Verilog HDL assignment warning at Color_Mapper.sv(266): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882750 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(274) " "Verilog HDL assignment warning at Color_Mapper.sv(274): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882750 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(304) " "Verilog HDL assignment warning at Color_Mapper.sv(304): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882751 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(307) " "Verilog HDL assignment warning at Color_Mapper.sv(307): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882751 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(309) " "Verilog HDL assignment warning at Color_Mapper.sv(309): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882751 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(332) " "Verilog HDL assignment warning at Color_Mapper.sv(332): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882752 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(335) " "Verilog HDL assignment warning at Color_Mapper.sv(335): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882752 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(337) " "Verilog HDL assignment warning at Color_Mapper.sv(337): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882752 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(360) " "Verilog HDL assignment warning at Color_Mapper.sv(360): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882752 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(363) " "Verilog HDL assignment warning at Color_Mapper.sv(363): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882752 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(365) " "Verilog HDL assignment warning at Color_Mapper.sv(365): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882752 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(388) " "Verilog HDL assignment warning at Color_Mapper.sv(388): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882753 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(391) " "Verilog HDL assignment warning at Color_Mapper.sv(391): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882753 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(393) " "Verilog HDL assignment warning at Color_Mapper.sv(393): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882753 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(420) " "Verilog HDL assignment warning at Color_Mapper.sv(420): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882753 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(423) " "Verilog HDL assignment warning at Color_Mapper.sv(423): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882753 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(425) " "Verilog HDL assignment warning at Color_Mapper.sv(425): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882753 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(448) " "Verilog HDL assignment warning at Color_Mapper.sv(448): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882754 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(451) " "Verilog HDL assignment warning at Color_Mapper.sv(451): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882754 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(453) " "Verilog HDL assignment warning at Color_Mapper.sv(453): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882754 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(476) " "Verilog HDL assignment warning at Color_Mapper.sv(476): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882754 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(479) " "Verilog HDL assignment warning at Color_Mapper.sv(479): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882754 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(481) " "Verilog HDL assignment warning at Color_Mapper.sv(481): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882754 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(504) " "Verilog HDL assignment warning at Color_Mapper.sv(504): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882755 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(507) " "Verilog HDL assignment warning at Color_Mapper.sv(507): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882755 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(509) " "Verilog HDL assignment warning at Color_Mapper.sv(509): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882755 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(536) " "Verilog HDL assignment warning at Color_Mapper.sv(536): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882755 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(539) " "Verilog HDL assignment warning at Color_Mapper.sv(539): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882755 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(541) " "Verilog HDL assignment warning at Color_Mapper.sv(541): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882755 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(564) " "Verilog HDL assignment warning at Color_Mapper.sv(564): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882756 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(567) " "Verilog HDL assignment warning at Color_Mapper.sv(567): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882756 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(569) " "Verilog HDL assignment warning at Color_Mapper.sv(569): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882756 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(592) " "Verilog HDL assignment warning at Color_Mapper.sv(592): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882757 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(595) " "Verilog HDL assignment warning at Color_Mapper.sv(595): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882757 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(597) " "Verilog HDL assignment warning at Color_Mapper.sv(597): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882757 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(620) " "Verilog HDL assignment warning at Color_Mapper.sv(620): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882758 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(623) " "Verilog HDL assignment warning at Color_Mapper.sv(623): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882758 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(625) " "Verilog HDL assignment warning at Color_Mapper.sv(625): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882758 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(652) " "Verilog HDL assignment warning at Color_Mapper.sv(652): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882758 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(655) " "Verilog HDL assignment warning at Color_Mapper.sv(655): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882758 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(657) " "Verilog HDL assignment warning at Color_Mapper.sv(657): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882758 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(680) " "Verilog HDL assignment warning at Color_Mapper.sv(680): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882759 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(683) " "Verilog HDL assignment warning at Color_Mapper.sv(683): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882759 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(685) " "Verilog HDL assignment warning at Color_Mapper.sv(685): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882759 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(708) " "Verilog HDL assignment warning at Color_Mapper.sv(708): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882759 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(711) " "Verilog HDL assignment warning at Color_Mapper.sv(711): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882759 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(713) " "Verilog HDL assignment warning at Color_Mapper.sv(713): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882760 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(736) " "Verilog HDL assignment warning at Color_Mapper.sv(736): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882760 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(739) " "Verilog HDL assignment warning at Color_Mapper.sv(739): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882760 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(741) " "Verilog HDL assignment warning at Color_Mapper.sv(741): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089882760 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterRAM color_mapper:cm\|characterRAM:CharacterRAM " "Elaborating entity \"characterRAM\" for hierarchy \"color_mapper:cm\|characterRAM:CharacterRAM\"" {  } { { "Color_Mapper.sv" "CharacterRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089882869 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6612 0 6612 RAMs.sv(14) " "Verilog HDL warning at RAMs.sv(14): number of words (6612) in memory file does not match the number of elements in the address range \[0:6612\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669089882887 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapRAM color_mapper:cm\|mapRAM:mapRAM " "Elaborating entity \"mapRAM\" for hierarchy \"color_mapper:cm\|mapRAM:mapRAM\"" {  } { { "Color_Mapper.sv" "mapRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089883042 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76800 0 76800 RAMs.sv(39) " "Verilog HDL warning at RAMs.sv(39): number of words (76800) in memory file does not match the number of elements in the address range \[0:76800\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669089883320 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 RAMs.sv(46) " "Verilog HDL assignment warning at RAMs.sv(46): truncated value with size 12 to match size of target (8)" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669089980269 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character_Movement Character_Movement:Ethan " "Elaborating entity \"Character_Movement\" for hierarchy \"Character_Movement:Ethan\"" {  } { { "PokemonFPGA.sv" "Ethan" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669089980661 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669089983217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.21.22:06:27 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl " "2022.11.21.22:06:27 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089987576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089990948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089991082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089995938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089996042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089996143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089996270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089996275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089996275 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669089996961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07257843/alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089997244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089997244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089997351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089997351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089997369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089997369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089997454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089997454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089997577 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089997577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089997577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669089997681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669089997681 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669090001523 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669090001523 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76801 " "Parameter NUMWORDS_A set to 76801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|characterRAM:CharacterRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|characterRAM:CharacterRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6613 " "Parameter NUMWORDS_A set to 6613" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669090004405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669090004405 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669090004405 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090004407 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669090004407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090004451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76801 " "Parameter \"NUMWORDS_A\" = \"76801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090004451 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669090004451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fn61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fn61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fn61 " "Found entity 1: altsyncram_fn61" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669090004550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090004550 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669090005577 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669090005583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669090005728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090005728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4b " "Found entity 1: mux_m4b" {  } { { "db/mux_m4b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/mux_m4b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669090005809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090005809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090005861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6613 " "Parameter \"NUMWORDS_A\" = \"6613\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090005861 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669090005861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o971 " "Found entity 1: altsyncram_o971" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669090005946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090005946 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669090005982 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1669090005989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090006174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:cm\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669090006174 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669090006174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090006386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090006502 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090006662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669090006768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090006768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090006896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090006948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669090007036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090007036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult1\|altshift:external_latency_ffs color_mapper:cm\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 218 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090007119 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 194 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 194 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 194 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|characterRAM:CharacterRAM\|altsyncram:mem_rtl_0\|altsyncram_o971:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_o971.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_o971.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 194 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM|altsyncram:mem_rtl_0|altsyncram_o971:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a20 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a21 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a22 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a31 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a32 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a33 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a34 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a35 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a43 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a44 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a45 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a46 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a47 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a55 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a56 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a57 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a58 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a59 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a67 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a68 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a69 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a70 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a71 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a79 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a80 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a81 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a82 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a83 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a91 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a92 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a93 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a94 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a95 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a103 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a104 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a105 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a106 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a107 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a115 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a116 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a117 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a118 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a119 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_fn61.tdf" 2540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 203 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090007195 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_fn61:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669090007195 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669090007195 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669090007882 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669090008075 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1669090008075 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669090008075 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1669090008075 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669090008075 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1669090008075 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 356 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 352 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 243 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 132 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 398 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 253 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 181 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669090008113 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669090008113 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090010395 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090010395 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090010395 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090010395 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090010395 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090010395 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669090010395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669090010395 "|PokemonFPGA|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669090010395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090010704 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "322 " "322 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669090014795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1669090014964 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1669090014964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg " "Generated suppressed messages file C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090016300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669090020271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669090020271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669090020916 "|PokemonFPGA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669090020916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5757 " "Implemented 5757 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669090020917 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669090020917 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669090020917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5392 " "Implemented 5392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669090020917 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669090020917 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669090020917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669090020917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669090021037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 22:07:01 2022 " "Processing ended: Mon Nov 21 22:07:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669090021037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669090021037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:04 " "Total CPU time (on all processors): 00:03:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669090021037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669090021037 ""}
