
*** Running vivado
    with args -log pr_bridgeToNetwork_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_bridgeToNetwork_inst_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pr_bridgeToNetwork_inst_0.tcl -notrace
Command: synth_design -top pr_bridgeToNetwork_inst_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31394 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1372.828 ; gain = 80.000 ; free physical = 12742 ; free virtual = 56652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pr_bridgeToNetwork_inst_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeToNetwork_inst_0/synth/pr_bridgeToNetwork_inst_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fnr_top' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/fnr_top.v:9]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FNR' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR.v:356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR.v:384]
INFO: [Synth 8-6155] done synthesizing module 'FNR' (1#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR.v:12]
INFO: [Synth 8-6157] synthesizing module 'FNR_stream_in_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_in_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'FNR_stream_in_V_reg_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_in_V_if.v:74]
	Parameter N bound to: 129 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FNR_stream_in_V_reg_slice' (2#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_in_V_if.v:74]
INFO: [Synth 8-6155] done synthesizing module 'FNR_stream_in_V_if' (3#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_in_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'FNR_stream_out_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_out_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'FNR_stream_out_V_reg_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_out_V_if.v:70]
	Parameter N bound to: 81 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FNR_stream_out_V_reg_slice' (4#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_out_V_if.v:70]
INFO: [Synth 8-6155] done synthesizing module 'FNR_stream_out_V_if' (5#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_out_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'FNR_ap_rst_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FNR_ap_rst_if' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fnr_top' (7#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/fnr_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pr_bridgeToNetwork_inst_0' (8#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeToNetwork_inst_0/synth/pr_bridgeToNetwork_inst_0.v:57]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[128]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[127]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[126]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[125]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[124]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[123]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[122]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[121]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[120]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[119]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[118]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[117]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[116]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[115]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[114]
WARNING: [Synth 8-3331] design FNR has unconnected port stream_in_V_dout[113]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1417.438 ; gain = 124.609 ; free physical = 12550 ; free virtual = 56461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1417.438 ; gain = 124.609 ; free physical = 12534 ; free virtual = 56445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1417.438 ; gain = 124.609 ; free physical = 12535 ; free virtual = 56446
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeToNetwork_inst_0/constraints/FNR_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeToNetwork_inst_0/constraints/FNR_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeToNetwork_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeToNetwork_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2110.770 ; gain = 0.000 ; free physical = 11854 ; free virtual = 55777
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2110.770 ; gain = 817.941 ; free physical = 11809 ; free virtual = 55733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2110.770 ; gain = 817.941 ; free physical = 11809 ; free virtual = 55733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeToNetwork_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2110.770 ; gain = 817.941 ; free physical = 11812 ; free virtual = 55736
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_2_fu_266_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_234_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FNR_stream_in_V_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FNR_stream_out_V_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FNR_stream_in_V_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FNR_stream_out_V_reg_slice'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2110.770 ; gain = 817.941 ; free physical = 11796 ; free virtual = 55723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              129 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FNR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module FNR_stream_in_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FNR_stream_out_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'FNR_stream_in_V_if_U/rs/data_p1_reg' and it is trimmed from '129' to '113' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_in_V_if.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'FNR_stream_in_V_if_U/rs/data_p2_reg' and it is trimmed from '129' to '113' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/f52e/hdl/verilog/FNR_stream_in_V_if.v:128]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[39]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[38]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[37]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[36]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[35]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[34]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[33]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[32]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[31]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[30]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[29]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[28]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[27]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[26]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[25]
WARNING: [Synth 8-3331] design fnr_top has unconnected port stream_in_V_TUSER[24]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2110.770 ; gain = 817.941 ; free physical = 11711 ; free virtual = 55640
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 2268.207 ; gain = 975.379 ; free physical = 10898 ; free virtual = 54826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 2306.238 ; gain = 1013.410 ; free physical = 10867 ; free virtual = 54795
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10862 ; free virtual = 54791
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10827 ; free virtual = 54755
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10826 ; free virtual = 54754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10815 ; free virtual = 54744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10813 ; free virtual = 54742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10806 ; free virtual = 54735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10805 ; free virtual = 54735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     4|
|4     |LUT4 |   133|
|5     |LUT5 |    81|
|6     |LUT6 |   212|
|7     |FDRE |   551|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------+---------------------------+------+
|      |Instance                  |Module                     |Cells |
+------+--------------------------+---------------------------+------+
|1     |top                       |                           |   987|
|2     |  inst                    |fnr_top                    |   987|
|3     |    FNR_U                 |FNR                        |   293|
|4     |    FNR_stream_in_V_if_U  |FNR_stream_in_V_if         |   438|
|5     |      rs                  |FNR_stream_in_V_reg_slice  |   438|
|6     |    FNR_stream_out_V_if_U |FNR_stream_out_V_if        |   256|
|7     |      rs                  |FNR_stream_out_V_reg_slice |   256|
+------+--------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.246 ; gain = 1021.418 ; free physical = 10802 ; free virtual = 54733
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2314.246 ; gain = 328.086 ; free physical = 10814 ; free virtual = 54745
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2314.254 ; gain = 1021.418 ; free physical = 10814 ; free virtual = 54744
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 2367.895 ; gain = 1108.672 ; free physical = 10721 ; free virtual = 54649
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeToNetwork_inst_0_synth_1/pr_bridgeToNetwork_inst_0.dcp' has been generated.
