{"schema":"spec/0.1","type":"ad.string.bank","id":"ad.string.bank-1767079385346-16","payload":{"bankId":"16","offset":1,"strings":["MatchedLengths_ADDR-D5_D7","MatchedLengths_MII-TX","MatchedLengths_PCIE2-RX","MatchedLengths_PCIE-TX","MatchedLengths_PCIE-RX","MatchedLengths_AFDX2","MatchedLengths_D9-D12_DQ","MatchedLengths_D9-D11_A","MatchedLengths_D9-D11","RoomD5","Clearance_HTH","MatchedLengths_3","inPCIEpair-OUT","inDIFFpair_1.00GBA-5","DiffPairsRouting_PCIE","PCIE_PCIE-MID","DIFF_DIFF-MID_RoomN5","inDIFFpair_BGA-OUT","RoomXM4","MatchedLengths_2","MatchedLengths_1","DIFF-MID","Width_DDR3","Clearance_0.80GBA-9","DIFF-OUT-BGA","RoomU1","inDIFFpair-MID","inDIFFpair-OUT","Clearance_0.80GBA-poly","Clearance_0.80GBA_13","DiffPairsRouting_1.0BGA","Clearance_U1","Clearance_1.00GBA-4.8","RoomU10","Clearance_1.27GBA-4.8","RoomD4","RoomD9","Clearance_1.00GBA-9","PlaneClearance_1","Clearance_VTP","Clearance_MID","Clearance-FREE","SilkToBoardRegionClearance","UnRoutedNet","PlaneClearance","Width","RoutingLayers","RoutingVias","SolderMaskExpansion","FabricationTestPointUsage","AssemblyTestPointUsage","ComponentClearance","LayerPairs","Fanout_Default","Fanout_SOIC","Fanout_BGA","HoleToHoleClearance","SilkToSolderMaskClearance","NetAntennae"]},"meta":{"ts":1767079385346,"source":"AD","rev":0.1,"detail":{"schema":"spec/0.1","build":"ad21-js"}}}