

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2'
================================================================
* Date:           Sat Sep 27 10:30:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mask_softmax_loop_2  |     3086|     3086|        18|          3|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 3, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_mask, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%max_val_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_4_reload"   --->   Operation 25 'read' 'max_val_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_4 = load i11 %i" [activation_accelerator.cpp:281]   --->   Operation 29 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln281 = icmp_eq  i11 %i_4, i11 1024" [activation_accelerator.cpp:281]   --->   Operation 30 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln281 = add i11 %i_4, i11 1" [activation_accelerator.cpp:281]   --->   Operation 32 'add' 'add_ln281' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.inc31.split, void %for.inc43.preheader.exitStub" [activation_accelerator.cpp:281]   --->   Operation 33 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i11 %i_4" [activation_accelerator.cpp:281]   --->   Operation 34 'zext' 'zext_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %zext_ln281" [activation_accelerator.cpp:283]   --->   Operation 35 'getelementptr' 'x_mask_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_mask_load = load i10 %x_mask_addr" [activation_accelerator.cpp:283]   --->   Operation 36 'load' 'x_mask_load' <Predicate = (!icmp_ln281)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln281 = store i11 %add_ln281, i11 %i" [activation_accelerator.cpp:281]   --->   Operation 37 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%x_mask_load = load i10 %x_mask_addr" [activation_accelerator.cpp:283]   --->   Operation 38 'load' 'x_mask_load' <Predicate = (!icmp_ln281)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 39 [4/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 39 'fsub' 'x_assign' <Predicate = (!icmp_ln281)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [3/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 40 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 41 [2/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 41 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 42 [1/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read" [activation_accelerator.cpp:283]   --->   Operation 42 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 43 [8/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 43 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 44 [7/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 44 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 45 [6/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 45 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 46 [5/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 46 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 47 [4/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 47 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 48 [3/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 48 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 49 [2/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 49 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 50 [1/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 50 'fexp' 'tmp' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln281" [activation_accelerator.cpp:283]   --->   Operation 51 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln283 = store i32 %tmp, i10 %exp_x_addr" [activation_accelerator.cpp:283]   --->   Operation 52 'store' 'store_ln283' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [activation_accelerator.cpp:284]   --->   Operation 53 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [4/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 54 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%sum_load_2 = load i32 %sum"   --->   Operation 62 'load' 'sum_load_2' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_2"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln281)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 55 [3/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 55 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 56 [2/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 56 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.32>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:282]   --->   Operation 57 'specpipeline' 'specpipeline_ln282' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [activation_accelerator.cpp:277]   --->   Operation 58 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/4] (4.89ns)   --->   "%sum_2 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:284]   --->   Operation 59 'fadd' 'sum_2' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln281 = store i32 %sum_2, i32 %sum" [activation_accelerator.cpp:281]   --->   Operation 60 'store' 'store_ln281' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.inc31" [activation_accelerator.cpp:281]   --->   Operation 61 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:281) on local variable 'i' [14]  (0 ns)
	'getelementptr' operation ('x_mask_addr', activation_accelerator.cpp:283) [24]  (0 ns)
	'load' operation ('x_mask_load', activation_accelerator.cpp:283) on array 'x_mask' [25]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_mask_load', activation_accelerator.cpp:283) on array 'x_mask' [25]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:283) [26]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:283) [26]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:283) [26]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:283) [26]  (6.44 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)

 <State 10>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)

 <State 11>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)

 <State 12>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)

 <State 13>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)

 <State 14>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [27]  (4.91 ns)
	'store' operation ('store_ln283', activation_accelerator.cpp:283) of variable 'tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_x' [29]  (1.24 ns)

 <State 15>: 4.89ns
The critical path consists of the following:
	'load' operation ('sum_load', activation_accelerator.cpp:284) on local variable 'sum' [20]  (0 ns)
	'fadd' operation ('sum', activation_accelerator.cpp:284) [30]  (4.89 ns)

 <State 16>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:284) [30]  (4.89 ns)

 <State 17>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:284) [30]  (4.89 ns)

 <State 18>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:284) [30]  (4.89 ns)
	'store' operation ('store_ln281', activation_accelerator.cpp:281) of variable 'sum', activation_accelerator.cpp:284 on local variable 'sum' [32]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
