[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|RegisterWithEnable",
    "duplicate":"~Processor|Processor/pc:RegisterWithEnable",
    "index":0.0625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|RegisterWithEnable_1",
    "duplicate":"~Processor|Processor/epc:RegisterWithEnable",
    "index":0.1875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|RegisterWithEnable_2",
    "duplicate":"~Processor|Processor/cause:RegisterWithEnable",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|RegisterWithEnable_3",
    "duplicate":"~Processor|Processor/instr:RegisterWithEnable",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register",
    "duplicate":"~Processor|Processor/data:Register",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register_1",
    "duplicate":"~Processor|Processor/reg_a:Register",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register_2",
    "duplicate":"~Processor|Processor/reg_b:Register",
    "index":0.6875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register_3",
    "duplicate":"~Processor|Processor/alu_out:Register",
    "index":0.875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]