+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 171,154.9 / 487,200 (35.1 %)      ;
; Total Combinational ALUTs           ; 233192                            ;
; Total Registers                     ; 459992                            ;
; Total DSP Blocks                    ; 224 / 4,510 (4.97 %)              ;
; Total Block Memory Bits             ; 16,149,884 / 145,612,800 (11.1 %) ;
; Total RAM Blocks                    ; 1,377 / 7,110 (19.4 %)            ;
; Total MLABs                         ; 457.0                             ;
; AI Suite IP Fmax                    ; 608.27 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 606.25 MHz                        ;
+-------------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+----------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+----------------------------------------------------------------------------+
; top                                                                                                               ; 233371              ; 371373        ; 224        ; 16150508          ; Total                                                                      ;
; Total non AI Suite IPs                                                                                            ; 71259 (31%)         ; 154648 (42%)  ; 0 (0%)     ; 4334404 (27%)     ; Total non AI Suite IPs                                                     ;
; Total AI Suite IPs                                                                                                ; 162112 (69%)        ; 216725 (58%)  ; 224 (100%) ; 11816104 (73%)    ; Total AI Suite IPs                                                         ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 81055 (50%)         ; 108363 (50%)  ; 112 (50%)  ; 5908052 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_lt_f224_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 81055 (100%)        ; 108363 (100%) ; 112 (100%) ; 5908052 (100%)    ; dla_top                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 302 (0%)            ; 1291 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 302 (0%)            ; 1285 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 879 (1%)            ; 1520 (1%)     ; 0 (0%)     ; 147968 (3%)       ; dla_config_network                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36 (0%)             ; 31 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 58 (0%)             ; 61 (0%)       ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_acl_fifo.dla_acl_fifo_inst          ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 62 (0%)             ; 372 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 66784 (82%)         ; 77230 (71%)   ; 32 (29%)   ; 1378304 (23%)     ; dla_dma                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 981 (1%)            ; 2053 (2%)     ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 63032 (78%)         ; 69801 (64%)   ; 32 (29%)   ; 655872 (11%)      ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 546 (1%)            ; 1797 (2%)     ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 819 (1%)            ; 944 (1%)      ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1325 (2%)           ; 2530 (2%)     ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 78 (0%)             ; 98 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 9540 (12%)          ; 21306 (20%)   ; 80 (71%)   ; 4308052 (73%)     ; dla_pe_array_system                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)        ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 68 (0%)             ; 79 (0%)       ; 0 (0%)     ; 262144 (4%)       ; dla_exit_fifo                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 4159 (5%)           ; 7043 (6%)     ; 0 (0%)     ; 2685440 (45%)     ; dla_input_feeder                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 5108 (6%)           ; 8597 (8%)     ; 80 (71%)   ; 0 (0%)            ; dla_pe_array                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 5446 (5%)     ; 0 (0%)     ; 1359872 (23%)     ; dla_filter_bias_scale_scratchpad                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 169 (0%)            ; 139 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 708 (1%)            ; 1244 (1%)     ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 702 (1%)            ; 1060 (1%)     ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 513 (1%)            ; 782 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (0%)            ; 483 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2198 (3%)           ; 4257 (4%)     ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 92 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                    ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 81057 (50%)         ; 108362 (50%)  ; 112 (50%)  ; 5908052 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_lt_f224_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 81057 (100%)        ; 108362 (100%) ; 112 (100%) ; 5908052 (100%)    ; dla_top                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 303 (0%)            ; 1291 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 303 (0%)            ; 1285 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 878 (1%)            ; 1520 (1%)     ; 0 (0%)     ; 147968 (3%)       ; dla_config_network                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36 (0%)             ; 31 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 58 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 58 (0%)             ; 61 (0%)       ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_acl_fifo.dla_acl_fifo_inst          ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 62 (0%)             ; 372 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 66795 (82%)         ; 77231 (71%)   ; 32 (29%)   ; 1378304 (23%)     ; dla_dma                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 981 (1%)            ; 2053 (2%)     ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 63031 (78%)         ; 69802 (64%)   ; 32 (29%)   ; 655872 (11%)      ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 548 (1%)            ; 1797 (2%)     ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 818 (1%)            ; 944 (1%)      ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1336 (2%)           ; 2530 (2%)     ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 78 (0%)             ; 98 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 9531 (12%)          ; 21304 (20%)   ; 80 (71%)   ; 4308052 (73%)     ; dla_pe_array_system                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)       ; 0 (0%)     ; 262144 (4%)       ; dla_exit_fifo                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 4156 (5%)           ; 7043 (6%)     ; 0 (0%)     ; 2685440 (45%)     ; dla_input_feeder                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 5104 (6%)           ; 8597 (8%)     ; 80 (71%)   ; 0 (0%)            ; dla_pe_array                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 5446 (5%)     ; 0 (0%)     ; 1359872 (23%)     ; dla_filter_bias_scale_scratchpad                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 169 (0%)            ; 139 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 709 (1%)            ; 1244 (1%)     ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 703 (1%)            ; 1060 (1%)     ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 513 (1%)            ; 782 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (0%)            ; 483 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 262 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 2197 (3%)           ; 4257 (4%)     ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 92 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                    ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+----------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+----------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                                ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+----------------------------------------------------------------------------+
; top                                                                                                               ; 171154.9       ; 233192              ; 459992        ; 224        ; 16149884          ; 457.0        ; 1377       ; Total                                                                      ;
; Total non AI Suite IPs                                                                                            ; 52808.0 (31%)  ; 72740 (31%)         ; 158675 (34%)  ; 0 (0%)     ; 4333780 (27%)     ; 56.0 (12%)   ; 425 (31%)  ; Total non AI Suite IPs                                                     ;
; Total AI Suite IPs                                                                                                ; 118346.9 (69%) ; 160452 (69%)        ; 301317 (66%)  ; 224 (100%) ; 11816104 (73%)    ; 401.0 (88%)  ; 952 (69%)  ; Total AI Suite IPs                                                         ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 59230.7 (50%)  ; 80158 (50%)         ; 150358 (50%)  ; 112 (50%)  ; 5908052 (50%)     ; 200.0 (50%)  ; 476 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_lt_f224_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 59230.7 (100%) ; 80158 (100%)        ; 150358 (100%) ; 112 (100%) ; 5908052 (100%)    ; 200.0 (100%) ; 476 (100%) ; dla_top                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 325.5 (1%)     ; 303 (0%)            ; 808 (1%)      ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 324.4 (1%)     ; 303 (0%)            ; 802 (1%)      ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.0 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.5 (0%)       ; 0 (0%)              ; 5 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)       ; 1 (0%)              ; 37 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.6 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.1 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)       ; 1 (0%)              ; 17 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 756.9 (1%)     ; 911 (1%)            ; 1841 (1%)     ; 0 (0%)     ; 147968 (3%)       ; 0.0 (0%)     ; 11 (2%)    ; dla_config_network                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 19.2 (0%)      ; 37 (0%)             ; 50 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 39.9 (0%)      ; 61 (0%)             ; 100 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.3 (0%)      ; 56 (0%)             ; 82 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 42.3 (0%)      ; 63 (0%)             ; 100 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 37.0 (0%)      ; 57 (0%)             ; 82 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 41.4 (0%)      ; 61 (0%)             ; 87 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 38.2 (0%)      ; 57 (0%)             ; 74 (0%)       ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 39.2 (0%)      ; 60 (0%)             ; 84 (0%)       ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_acl_fifo.dla_acl_fifo_inst          ; 92.9 (0%)      ; 111 (0%)            ; 187 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 94.2 (0%)      ; 108 (0%)            ; 170 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 94.6 (0%)      ; 110 (0%)            ; 171 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 95.2 (0%)      ; 108 (0%)            ; 173 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 191.9 (0%)     ; 64 (0%)             ; 134 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (6%)    ; 0 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.4 (0%)      ; 41 (0%)             ; 49 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 47488.0 (80%)  ; 65324 (81%)         ; 112936 (75%)  ; 32 (29%)   ; 1378304 (23%)     ; 101.0 (50%)  ; 231 (49%)  ; dla_dma                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 923.4 (2%)     ; 980 (1%)            ; 2459 (2%)     ; 0 (0%)     ; 173568 (3%)       ; 7.0 (4%)     ; 10 (2%)    ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 43887.3 (74%)  ; 61569 (77%)         ; 104255 (69%)  ; 32 (29%)   ; 655872 (11%)      ; 40.0 (20%)   ; 190 (40%)  ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 779.3 (1%)     ; 552 (1%)            ; 1303 (1%)     ; 0 (0%)     ; 168448 (3%)       ; 32.0 (16%)   ; 9 (2%)     ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 581.9 (1%)     ; 819 (1%)            ; 1320 (1%)     ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (0%)     ; dla_dma_csr                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1236.4 (2%)    ; 1323 (2%)           ; 3484 (2%)     ; 0 (0%)     ; 347136 (6%)       ; 20.0 (10%)   ; 20 (4%)    ; dla_dma_writer                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 76.4 (0%)      ; 78 (0%)             ; 77 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 13.0 (6%)    ; 0 (0%)     ; altdpram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.0 (0%)      ; 2 (0%)              ; 30 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.5 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 2.0 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.4 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 8207.6 (14%)   ; 10025 (13%)         ; 27021 (18%)   ; 80 (71%)   ; 4308052 (73%)     ; 71.0 (36%)   ; 229 (48%)  ; dla_pe_array_system                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.9 (0%)       ; 3 (0%)              ; 4 (0%)        ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 42.9 (0%)      ; 67 (0%)             ; 250 (0%)      ; 0 (0%)     ; 262144 (4%)       ; 0.0 (0%)     ; 13 (3%)    ; dla_exit_fifo                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 2888.1 (5%)    ; 4303 (5%)           ; 7898 (5%)     ; 0 (0%)     ; 2685440 (45%)     ; 23.0 (12%)   ; 132 (28%)  ; dla_input_feeder                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 4607.6 (8%)    ; 5418 (7%)           ; 15019 (10%)   ; 80 (71%)   ; 0 (0%)            ; 48.0 (24%)   ; 0 (0%)     ; dla_pe_array                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 518.4 (1%)     ; 26 (0%)             ; 3517 (2%)     ; 0 (0%)     ; 1359872 (23%)     ; 0.0 (0%)     ; 80 (17%)   ; dla_filter_bias_scale_scratchpad                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 149.6 (0%)     ; 208 (0%)            ; 333 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 508.8 (1%)     ; 719 (1%)            ; 1222 (1%)     ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (1%)     ; dla_aux_pool_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 34.4 (0%)      ; 6 (0%)              ; 185 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 473.0 (1%)     ; 713 (1%)            ; 1033 (1%)     ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (1%)     ; dla_aux_pool_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 258.7 (0%)     ; 514 (1%)            ; 1033 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 82.5 (0%)      ; 29 (0%)             ; 406 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.3 (0%)     ; 260 (0%)            ; 758 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 10.2 (0%)      ; 20 (0%)             ; 45 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 125.7 (0%)     ; 259 (0%)            ; 626 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 119.6 (0%)     ; 243 (0%)            ; 500 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 122.3 (0%)     ; 259 (0%)            ; 518 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 257.8 (0%)     ; 263 (0%)            ; 574 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 128.0 (0%)     ; 262 (0%)            ; 760 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 256.3 (0%)     ; 263 (0%)            ; 604 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.7 (0%)     ; 261 (0%)            ; 537 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 129.7 (0%)     ; 260 (0%)            ; 566 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1383.6 (2%)    ; 2228 (3%)           ; 4908 (3%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 26.7 (0%)      ; 10 (0%)             ; 97 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                    ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 59116.2 (50%)  ; 80294 (50%)         ; 150959 (50%)  ; 112 (50%)  ; 5908052 (50%)     ; 201.0 (50%)  ; 476 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_lt_f224_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 59116.2 (100%) ; 80294 (100%)        ; 150959 (100%) ; 112 (100%) ; 5908052 (100%)    ; 201.0 (100%) ; 476 (100%) ; dla_top                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 326.6 (1%)     ; 304 (0%)            ; 807 (1%)      ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 325.2 (1%)     ; 304 (0%)            ; 801 (1%)      ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.4 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 5 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.1 (0%)       ; 1 (0%)              ; 39 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 8 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.9 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.8 (0%)       ; 1 (0%)              ; 17 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.9 (0%)       ; 1 (0%)              ; 25 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 761.9 (1%)     ; 910 (1%)            ; 2119 (1%)     ; 0 (0%)     ; 147968 (3%)       ; 0.0 (0%)     ; 11 (2%)    ; dla_config_network                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 20.0 (0%)      ; 37 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 40.2 (0%)      ; 61 (0%)             ; 112 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.7 (0%)      ; 56 (0%)             ; 101 (0%)      ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 42.7 (0%)      ; 62 (0%)             ; 109 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 37.3 (0%)      ; 57 (0%)             ; 103 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 41.3 (0%)      ; 62 (0%)             ; 161 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 36.3 (0%)      ; 57 (0%)             ; 98 (0%)       ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 38.6 (0%)      ; 60 (0%)             ; 87 (0%)       ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_acl_fifo.dla_acl_fifo_inst          ; 96.4 (0%)      ; 111 (0%)            ; 175 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 97.0 (0%)      ; 108 (0%)            ; 204 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 95.5 (0%)      ; 110 (0%)            ; 229 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 94.6 (0%)      ; 108 (0%)            ; 203 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 191.7 (0%)     ; 64 (0%)             ; 136 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (6%)    ; 0 (0%)     ; dla_acl_dcfifo                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 26.6 (0%)      ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.0 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 47357.2 (80%)  ; 65463 (82%)         ; 113156 (75%)  ; 32 (29%)   ; 1378304 (23%)     ; 101.0 (50%)  ; 231 (49%)  ; dla_dma                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 917.6 (2%)     ; 980 (1%)            ; 2476 (2%)     ; 0 (0%)     ; 173568 (3%)       ; 7.0 (3%)     ; 10 (2%)    ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 43774.7 (74%)  ; 61705 (77%)         ; 104865 (69%)  ; 32 (29%)   ; 655872 (11%)      ; 40.0 (20%)   ; 190 (40%)  ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 779.5 (1%)     ; 554 (1%)            ; 1329 (1%)     ; 0 (0%)     ; 168448 (3%)       ; 32.0 (16%)   ; 9 (2%)     ; dla_dma_reader                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 576.5 (1%)     ; 816 (1%)            ; 1307 (1%)     ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (0%)     ; dla_dma_csr                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1231.0 (2%)    ; 1327 (2%)           ; 3017 (2%)     ; 0 (0%)     ; 347136 (6%)       ; 20.0 (10%)   ; 20 (4%)    ; dla_dma_writer                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 75.3 (0%)      ; 78 (0%)             ; 122 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 13.0 (6%)    ; 0 (0%)     ; altdpram                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.1 (0%)      ; 2 (0%)              ; 30 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.7 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.1 (0%)       ; 7 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 8219.8 (14%)   ; 10019 (12%)         ; 26805 (18%)   ; 80 (71%)   ; 4308052 (73%)     ; 72.0 (36%)   ; 229 (48%)  ; dla_pe_array_system                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 42.3 (0%)      ; 67 (0%)             ; 118 (0%)      ; 0 (0%)     ; 262144 (4%)       ; 0.0 (0%)     ; 13 (3%)    ; dla_exit_fifo                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 2881.0 (5%)    ; 4300 (5%)           ; 7851 (5%)     ; 0 (0%)     ; 2685440 (45%)     ; 24.0 (12%)   ; 132 (28%)  ; dla_input_feeder                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 4625.9 (8%)    ; 5418 (7%)           ; 15026 (10%)   ; 80 (71%)   ; 0 (0%)            ; 48.0 (24%)   ; 0 (0%)     ; dla_pe_array                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 525.1 (1%)     ; 28 (0%)             ; 3537 (2%)     ; 0 (0%)     ; 1359872 (23%)     ; 0.0 (0%)     ; 80 (17%)   ; dla_filter_bias_scale_scratchpad                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 145.5 (0%)     ; 206 (0%)            ; 273 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 508.9 (1%)     ; 720 (1%)            ; 1260 (1%)     ; 0 (0%)     ; 73728 (1%)        ; 3.0 (1%)     ; 5 (1%)     ; dla_aux_pool_top                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 33.9 (0%)      ; 6 (0%)              ; 186 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 473.6 (1%)     ; 714 (1%)            ; 1066 (1%)     ; 0 (0%)     ; 73728 (1%)        ; 3.0 (1%)     ; 5 (1%)     ; dla_aux_pool_group                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 257.2 (0%)     ; 514 (1%)            ; 1040 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 81.3 (0%)      ; 29 (0%)             ; 410 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.5 (0%)     ; 260 (0%)            ; 761 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 10.4 (0%)      ; 20 (0%)             ; 59 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 126.8 (0%)     ; 259 (0%)            ; 568 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 119.7 (0%)     ; 243 (0%)            ; 518 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 124.0 (0%)     ; 259 (0%)            ; 677 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 257.4 (0%)     ; 264 (0%)            ; 647 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 125.9 (0%)     ; 262 (0%)            ; 760 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 255.2 (0%)     ; 262 (0%)            ; 537 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.3 (0%)     ; 261 (0%)            ; 536 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 128.2 (0%)     ; 260 (0%)            ; 646 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 1385.0 (2%)    ; 2230 (3%)           ; 5178 (3%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 27.3 (0%)      ; 10 (0%)             ; 126 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+----------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 230.79 MHz ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 272.48 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2 100C Model  ;                                                  ;
; 354.11 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 359.45 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 456.0 MHz  ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2b 100C Model ; limit due to minimum pulse width restriction     ;
; 465.77 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 608.27 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
