library verilog;
use verilog.vl_types.all;
entity ARM_tb is
end ARM_tb;
