
*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 438.242 ; gain = 93.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:94]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:208]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 489.305 ; gain = 144.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 489.305 ; gain = 144.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 885.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.887 ; gain = 540.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.887 ; gain = 540.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37244-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 885.887 ; gain = 540.891
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 885.887 ; gain = 540.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/write_flag_reg' (FDC) to 'ddr_ctrtest/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/state_reg[2]' (FDC) to 'ddr_ctrtest/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrtest/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrtest/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 885.887 ; gain = 540.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 885.887 ; gain = 540.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 888.309 ; gain = 543.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.746 ; gain = 545.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 890.746 ; gain = 149.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 890.746 ; gain = 545.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 313 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 894.117 ; gain = 549.121
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 894.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 19:38:27 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 437.609 ; gain = 92.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:94]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:208]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.934 ; gain = 143.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.934 ; gain = 143.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 885.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.520 ; gain = 540.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.520 ; gain = 540.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37464-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.520 ; gain = 540.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 885.520 ; gain = 540.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/write_flag_reg' (FDC) to 'ddr_ctrtest/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/state_reg[2]' (FDC) to 'ddr_ctrtest/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrtest/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrtest/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 885.520 ; gain = 540.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 885.520 ; gain = 540.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 888.727 ; gain = 543.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 891.754 ; gain = 150.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.754 ; gain = 546.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 313 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 898.797 ; gain = 553.664
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 898.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 19:40:17 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.309 ; gain = 91.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:94]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:208]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 488.191 ; gain = 143.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.191 ; gain = 143.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 886.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 886.406 ; gain = 541.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 886.406 ; gain = 541.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-23876-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 886.406 ; gain = 541.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 886.406 ; gain = 541.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/write_flag_reg' (FDC) to 'ddr_ctrtest/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrtest/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/state_reg[2]' (FDC) to 'ddr_ctrtest/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrtest/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrtest/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrtest/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrtest/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrtest/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 886.406 ; gain = 541.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 886.406 ; gain = 541.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 889.090 ; gain = 544.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrtest/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 892.211 ; gain = 148.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 892.211 ; gain = 547.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 313 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 897.402 ; gain = 552.379
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 897.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 19:44:37 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.266 ; gain = 91.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:94]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:208]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 488.016 ; gain = 143.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.016 ; gain = 143.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 885.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.449 ; gain = 540.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.449 ; gain = 540.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-19932-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.449 ; gain = 540.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 885.449 ; gain = 540.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/write_flag_reg' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/state_reg[2]' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 885.449 ; gain = 540.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 885.449 ; gain = 540.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 893.465 ; gain = 548.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 896.047 ; gain = 154.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 896.047 ; gain = 551.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 313 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 901.281 ; gain = 556.695
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 901.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 19:49:18 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 437.770 ; gain = 93.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:94]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:209]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.176 ; gain = 145.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.176 ; gain = 145.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 886.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.008 ; gain = 541.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.008 ; gain = 541.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34356-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 886.008 ; gain = 541.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 886.008 ; gain = 541.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/write_flag_reg' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/state_reg[2]' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.008 ; gain = 541.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 886.008 ; gain = 541.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 887.273 ; gain = 543.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 889.719 ; gain = 148.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.719 ; gain = 545.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 313 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 892.789 ; gain = 548.656
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 892.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 19:58:26 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.172 ; gain = 92.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:85]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:95]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:141]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:210]
INFO: [Synth 8-638] synthesizing module 'test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/test.v:23]
INFO: [Synth 8-256] done synthesizing module 'test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design test has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.828 ; gain = 143.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.828 ; gain = 143.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 886.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.313 ; gain = 542.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.313 ; gain = 542.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11640-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.313 ; gain = 542.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 886.313 ; gain = 542.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/write_flag_reg' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/state_reg[2]' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.313 ; gain = 542.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 886.313 ; gain = 542.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 892.863 ; gain = 548.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   167|
|11    |FDPE          |     1|
|12    |FDRE          |    10|
|13    |LD            |     2|
|14    |IBUF          |     2|
|15    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 895.520 ; gain = 152.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.520 ; gain = 551.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 314 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 897.961 ; gain = 553.871
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 897.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 20:04:24 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.199 ; gain = 92.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:85]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:95]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:141]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:210]
INFO: [Synth 8-638] synthesizing module 'test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/test.v:23]
INFO: [Synth 8-256] done synthesizing module 'test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design test has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.613 ; gain = 143.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.613 ; gain = 143.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 885.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.957 ; gain = 542.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.957 ; gain = 542.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35984-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.957 ; gain = 542.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.957 ; gain = 542.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/write_flag_reg' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/state_reg[2]' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 885.957 ; gain = 542.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 885.957 ; gain = 542.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 889.863 ; gain = 546.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   167|
|11    |FDPE          |     1|
|12    |FDRE          |    10|
|13    |LD            |     2|
|14    |IBUF          |     2|
|15    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 892.820 ; gain = 549.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 892.820 ; gain = 150.813
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.820 ; gain = 549.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 314 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 898.188 ; gain = 554.523
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 898.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 20:08:43 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 409.129 ; gain = 98.363
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'TOP_Module' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 461.605 ; gain = 150.840
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 20:10:48 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 436.676 ; gain = 92.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:85]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:95]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:141]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:210]
INFO: [Synth 8-638] synthesizing module 'test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/test.v:23]
INFO: [Synth 8-256] done synthesizing module 'test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:55]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design test has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.316 ; gain = 144.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:80]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.316 ; gain = 144.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 886.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.426 ; gain = 542.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.426 ; gain = 542.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14264-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.426 ; gain = 542.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 886.426 ; gain = 542.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
WARNING: [Synth 8-3917] design TOP_Module has port ccc driven by constant 1
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/write_flag_reg' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/state_reg[2]' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.426 ; gain = 542.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 886.426 ; gain = 542.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 890.465 ; gain = 546.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     4|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   607|
|2     |  led            |LED_Module |    12|
|3     |  uart           |uart_test  |   407|
|4     |    uart_rx_inst |uart_rx    |   248|
|5     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 395 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 892.844 ; gain = 150.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 892.844 ; gain = 548.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 315 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 898.176 ; gain = 553.977
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 898.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 20:12:20 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 409.039 ; gain = 97.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'TOP_Module' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 461.270 ; gain = 150.090
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 20:16:43 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.398 ; gain = 91.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:82]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:87]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:138]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:207]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:52]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.801 ; gain = 143.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[28] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:77]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.801 ; gain = 143.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led1'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'led1'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'led0'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:14]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_Module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 886.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.535 ; gain = 542.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.535 ; gain = 542.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-14412-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.535 ; gain = 542.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.535 ; gain = 542.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element led/led0_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:71]
WARNING: [Synth 8-6014] Unused sequential element led/led1_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:83]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/write_flag_reg' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/state_reg[2]' (FDC) to 'ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.535 ; gain = 542.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_0/ui_clk' to pin 'u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 886.535 ; gain = 542.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 888.828 ; gain = 544.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |     8|
|5     |LUT2          |     5|
|6     |LUT3          |    10|
|7     |LUT4          |    10|
|8     |LUT5          |    31|
|9     |LUT6          |    35|
|10    |FDCE          |    67|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   366|
|2     |  uart           |uart_test |   181|
|3     |    uart_rx_inst |uart_rx   |    76|
|4     |    uart_tx_inst |uart_tx   |    74|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 504 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 891.176 ; gain = 147.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 891.176 ; gain = 546.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 321 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 897.230 ; gain = 552.766
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 897.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 20:18:26 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.605 ; gain = 91.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
WARNING: [Synth 8-350] instance 'uart' of module 'uart_test' requires 8 connections, but only 6 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:94]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:89]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net clk_50m in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:157]
WARNING: [Synth 8-3848] Net locked in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:134]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:101]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design ddr_test has unconnected port uart_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 488.258 ; gain = 142.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_ctrer:uart_clk to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:137]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[127] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[126] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[125] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[124] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[123] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[122] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[121] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[120] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[119] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[118] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[117] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[116] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[115] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[114] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[113] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[112] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[111] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[110] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[109] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[108] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[107] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[106] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[105] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[104] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[103] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[102] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[101] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[100] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[99] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[98] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[97] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[96] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[95] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[94] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[93] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[92] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[91] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[90] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[89] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[88] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[87] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[86] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[85] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[84] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[83] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[82] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[81] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[80] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[79] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[78] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[77] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[76] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[75] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[74] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[73] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[72] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[71] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[70] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[69] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[68] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[67] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[66] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[65] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[64] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[63] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[62] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[61] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[60] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[59] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[58] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[57] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[56] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[55] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[54] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[53] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[52] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[51] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[50] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[49] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[48] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[47] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[46] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[45] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[44] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[43] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[42] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[41] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[40] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[39] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[38] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[37] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[36] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[35] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[34] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[33] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[32] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[31] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[30] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_rd_data[29] to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:79]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.258 ; gain = 142.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 886.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.645 ; gain = 541.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.645 ; gain = 541.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-32108-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.645 ; gain = 541.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:205]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 886.645 ; gain = 541.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[0]' (FDCE) to 'uart/din_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.645 ; gain = 541.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 886.645 ; gain = 541.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 891.332 ; gain = 546.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    15|
|8     |LUT5          |    32|
|9     |LUT6          |    64|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   606|
|2     |  ddr            |ddr_test   |   178|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   407|
|5     |    uart_rx_inst |uart_rx    |   248|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 893.695 ; gain = 548.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 893.695 ; gain = 150.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 893.695 ; gain = 548.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 316 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 896.305 ; gain = 551.004
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 896.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 21:15:43 2021...

*** Halting run - EA reset detected ***


*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 438.461 ; gain = 95.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:90]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net clk_50m in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:158]
WARNING: [Synth 8-3848] Net locked in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:135]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design ddr_test has unconnected port uart_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.621 ; gain = 146.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_ctrer:uart_clk to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:138]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.621 ; gain = 146.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 886.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.816 ; gain = 543.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.816 ; gain = 543.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38940-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.816 ; gain = 543.449
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:205]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.816 ; gain = 543.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.816 ; gain = 543.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 886.816 ; gain = 543.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 905.055 ; gain = 561.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    72|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   607|
|2     |  ddr            |ddr_test   |   178|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 395 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 906.941 ; gain = 166.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 906.941 ; gain = 563.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 216 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 906.941 ; gain = 563.574
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 906.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 21:22:12 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.395 ; gain = 91.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:90]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net clk_50m in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:158]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design ddr_test has unconnected port uart_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.789 ; gain = 142.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_ctrer:uart_clk to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:138]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 487.789 ; gain = 142.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 886.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.250 ; gain = 541.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.250 ; gain = 541.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.250 ; gain = 541.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_wdf_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'app_wdf_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:206]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 886.250 ; gain = 541.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111063]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111062]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111061]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111060]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111059]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111058]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111057]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111056]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111055]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111054]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111053]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111052]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111051]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111050]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111049]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111048]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111047]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111046]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111045]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111044]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111043]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111042]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111041]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111040]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111039]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111038]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111037]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111036]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111035]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111034]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111033]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111032]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111031]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111030]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111029]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111028]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111027]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111026]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111025]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111024]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111023]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111022]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111021]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111020]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111019]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111018]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111017]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111016]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111015]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111014]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111013]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111012]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111011]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111010]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111009]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111008]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111007]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111006]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111005]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111004]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111003]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111002]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111001]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111111000]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110999]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110998]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110997]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110996]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110995]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110994]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110993]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110992]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110991]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110990]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110989]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110988]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110987]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110986]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/app_wdf_data[-1111110985]' (LD) to 'ddr/ddr_ctrer/app_wdf_data[-1111110984]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/app_wdf_data[-1111110984] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/app_wdf_data[-1111110984]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.250 ; gain = 541.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 886.250 ; gain = 541.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.273 ; gain = 558.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111111]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111110]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111109]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111108]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111107]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111106]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111105]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111104]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111103]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111102]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111101]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111100]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111099]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111098]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111097]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111096]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111095]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111094]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111093]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111092]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111091]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111090]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111089]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111088]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111087]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111086]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111085]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111084]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111083]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111082]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111081]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111080]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111079]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111078]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111077]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111076]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111075]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111074]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111073]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111072]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111071]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111070]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111069]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111068]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111067]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111066]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111065]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
WARNING: [Synth 8-264] enable of latch \ddr/ddr_ctrer/app_wdf_data[-1111111064]  is always disabled
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    73|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   608|
|2     |  ddr            |ddr_test   |   179|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 395 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 904.426 ; gain = 160.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.426 ; gain = 559.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 215 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 905.410 ; gain = 560.301
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 905.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 21:40:38 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-335] 'c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_7series_0.dcp' is not a valid design checkpoint
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 22:22:05 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-335] 'c:/Users/kulya/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37620-DESKTOP-EDCLT94/coregen/mig_7series_0/mig_7series_0.dcp' is not a valid design checkpoint
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 22:31:56 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 437.797 ; gain = 93.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net clk_50m in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design ddr_test has unconnected port uart_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.223 ; gain = 144.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_ctrer:uart_clk to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 489.223 ; gain = 144.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 886.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.941 ; gain = 542.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.941 ; gain = 542.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31384-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.941 ; gain = 542.566
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 886.941 ; gain = 542.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[12]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[13]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[14]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[15]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[16]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[17]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[18]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[19]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[20]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[21]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[22]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[23]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[24]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[25]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[26]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[159]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 886.941 ; gain = 542.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 886.941 ; gain = 542.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.781 ; gain = 559.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    73|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   608|
|2     |  ddr            |ddr_test   |   179|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 905.133 ; gain = 163.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.133 ; gain = 560.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 119 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 905.133 ; gain = 560.758
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.113 . Memory (MB): peak = 905.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 22:41:14 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 432.586 ; gain = 92.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net clk_50m in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:160]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3331] design ddr_test has unconnected port uart_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.004 ; gain = 143.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_ctrer:uart_clk to constant 0 [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.004 ; gain = 143.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 882.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.594 ; gain = 542.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.594 ; gain = 542.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-37376-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.594 ; gain = 542.543
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 882.594 ; gain = 542.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[12]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[13]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[14]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[15]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[16]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[17]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[18]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[19]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[20]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[21]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[22]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[23]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[24]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[25]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[26]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[159]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 882.594 ; gain = 542.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 882.594 ; gain = 542.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 899.430 ; gain = 559.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    73|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   608|
|2     |  ddr            |ddr_test   |   179|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 900.836 ; gain = 162.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.836 ; gain = 560.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 119 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 900.836 ; gain = 560.785
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 900.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 22:47:27 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.074 ; gain = 93.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.688 ; gain = 145.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.688 ; gain = 145.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 882.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.086 ; gain = 542.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.086 ; gain = 542.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-33256-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.086 ; gain = 542.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.086 ; gain = 542.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[12]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[13]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[14]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[15]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[16]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[17]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[18]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[19]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[20]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[21]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[22]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[23]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[24]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[25]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[26]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[159]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 882.086 ; gain = 542.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 882.086 ; gain = 542.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 901.422 ; gain = 561.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    73|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   608|
|2     |  ddr            |ddr_test   |   179|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 903.277 ; gain = 166.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 903.277 ; gain = 563.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 116 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 903.277 ; gain = 563.637
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 903.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 22:55:36 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 432.848 ; gain = 93.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.754 ; gain = 144.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.754 ; gain = 144.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 881.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 881.922 ; gain = 542.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 881.922 ; gain = 542.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-39904-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 881.922 ; gain = 542.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 881.922 ; gain = 542.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[12]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[13]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[14]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[15]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[16]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[17]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[18]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[19]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[20]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[21]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[22]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[23]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[24]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[25]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[26]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[159]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 881.922 ; gain = 542.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 881.922 ; gain = 542.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 900.738 ; gain = 560.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    73|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   608|
|2     |  ddr            |ddr_test   |   179|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 902.141 ; gain = 165.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 902.141 ; gain = 562.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 116 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 902.141 ; gain = 562.367
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 902.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 22:57:56 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 432.500 ; gain = 92.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 485.223 ; gain = 144.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 485.223 ; gain = 144.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 883.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 883.379 ; gain = 542.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 883.379 ; gain = 542.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30900-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 883.379 ; gain = 542.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 883.379 ; gain = 542.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[12]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[13]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[14]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[15]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[16]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[17]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[18]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[19]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[20]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[21]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[22]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[23]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[24]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[25]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[26]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[159]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 883.379 ; gain = 542.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 883.379 ; gain = 542.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 897.625 ; gain = 557.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    73|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   608|
|2     |  ddr            |ddr_test   |   179|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 900.441 ; gain = 161.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.441 ; gain = 560.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 116 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 900.441 ; gain = 560.047
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 900.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 23:21:29 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 434.324 ; gain = 93.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:84]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:96]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (48) of port connection 'uart_reg' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:103]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 486.027 ; gain = 145.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 486.027 ; gain = 145.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 883.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.227 ; gain = 542.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.227 ; gain = 542.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.227 ; gain = 542.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 883.227 ; gain = 542.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/write_flag_reg' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/state_reg[2]' (FDC) to 'ddr/ddr_ctrer/read_flag_reg'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[0]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[1]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[2]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[3]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[4]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[5]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[6]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[7]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[8]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[9]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[10]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[11]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[12]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[13]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[14]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[15]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[16]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[17]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[18]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[19]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[20]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[21]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[22]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[23]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[24]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[25]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr/ddr_ctrer/ddr_addr_reg[26]' (FDCE) to 'ddr/ddr_ctrer/ddr_addr_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/ddr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/read_flag_reg )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[255]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[254]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[253]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[252]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[251]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[250]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[249]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[248]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[247]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[246]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[245]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[244]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[243]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[242]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[241]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[240]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[239]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[238]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[237]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[236]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[235]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[234]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[233]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[232]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[231]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[230]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[229]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[228]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[227]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[226]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[225]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[224]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[223]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[222]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[221]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[220]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[219]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[218]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[217]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[216]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[215]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[214]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[213]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[212]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[211]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[210]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[209]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[208]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[207]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[206]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[205]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[204]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[203]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[202]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[201]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[200]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[199]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[198]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[197]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[196]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[195]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[194]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[193]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[192]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[191]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[190]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[189]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[188]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[187]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[186]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[185]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[184]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[183]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[182]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[181]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[180]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[179]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[178]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[177]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[176]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[175]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[174]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[173]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[172]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[171]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[170]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[169]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[168]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[167]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[166]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[165]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[164]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[163]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[162]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[161]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[160]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_reg_reg[159]) is unused and will be removed from module TOP_Module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 883.227 ; gain = 542.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 883.227 ; gain = 542.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 897.430 ; gain = 556.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    16|
|5     |LUT2          |    73|
|6     |LUT3          |    28|
|7     |LUT4          |    17|
|8     |LUT5          |    32|
|9     |LUT6          |    63|
|10    |FDCE          |   177|
|11    |FDPE          |     1|
|12    |LD            |     2|
|13    |IBUF          |     2|
|14    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   608|
|2     |  ddr            |ddr_test   |   179|
|3     |  led            |LED_Module |    12|
|4     |  uart           |uart_test  |   408|
|5     |    uart_rx_inst |uart_rx    |   249|
|6     |    uart_tx_inst |uart_tx    |    73|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 898.582 ; gain = 160.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 898.582 ; gain = 558.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 116 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 898.582 ; gain = 558.094
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 898.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 23:24:04 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.188 ; gain = 92.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:125]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.000 ; gain = 144.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 485.000 ; gain = 144.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 882.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.230 ; gain = 541.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.230 ; gain = 541.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-27668-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.230 ; gain = 541.906
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.230 ; gain = 541.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:92]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[1]' (FDCE) to 'uart/din_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[2]' (FDCE) to 'uart/din_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[3]' (FDCE) to 'uart/din_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[4]' (FDCE) to 'uart/din_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[5]' (FDCE) to 'uart/din_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[6]' (FDCE) to 'uart/din_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/din_r_reg[7]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[31]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[30]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[29]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[28]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_reg[2]) is unused and will be removed from module TOP_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 882.230 ; gain = 541.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 882.230 ; gain = 541.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 895.145 ; gain = 554.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |CARRY4        |    59|
|5     |LUT1          |     1|
|6     |LUT2          |   290|
|7     |LUT3          |   226|
|8     |LUT4          |    25|
|9     |LUT5          |    43|
|10    |LUT6          |   102|
|11    |MUXF7         |    16|
|12    |MUXF8         |     8|
|13    |FDCE          |   435|
|14    |FDPE          |     1|
|15    |LD            |   132|
|16    |IBUF          |     2|
|17    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  1537|
|2     |  ddr            |ddr_test   |   434|
|3     |    ddr_ctrer    |ddr_ctr    |   255|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1062|
|6     |    uart_rx_inst |uart_rx    |   462|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 899.742 ; gain = 162.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 899.742 ; gain = 559.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  LD => LDCE: 132 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 24 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 901.234 ; gain = 560.910
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 901.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 23:28:43 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 432.777 ; gain = 92.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.391 ; gain = 144.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.391 ; gain = 144.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 883.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 883.313 ; gain = 543.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 883.313 ; gain = 543.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 883.313 ; gain = 543.371
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ddr_rd_data' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 883.313 ; gain = 543.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[31]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[30]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[29]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[28]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_reg[2]) is unused and will be removed from module TOP_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 883.313 ; gain = 543.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 883.313 ; gain = 543.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 905.555 ; gain = 565.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     1|
|7     |LUT2          |   313|
|8     |LUT3          |   344|
|9     |LUT4          |    23|
|10    |LUT5          |    40|
|11    |LUT6          |    65|
|12    |FDCE          |   572|
|13    |FDPE          |     1|
|14    |LD            |   388|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2009|
|2     |  ddr            |ddr_test   |   505|
|3     |    ddr_ctrer    |ddr_ctr    |   326|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1462|
|6     |    uart_rx_inst |uart_rx    |   457|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 907.594 ; gain = 168.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.594 ; gain = 567.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 388 instances were transformed.
  LD => LDCE: 388 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 24 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 907.598 ; gain = 567.656
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 907.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 00:44:19 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.383 ; gain = 92.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.121 ; gain = 144.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.121 ; gain = 144.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 883.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.348 ; gain = 542.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.348 ; gain = 542.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-20300-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.348 ; gain = 542.699
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.348 ; gain = 542.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[31]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[30]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[29]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[28]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_reg[2]) is unused and will be removed from module TOP_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 883.348 ; gain = 542.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 883.348 ; gain = 542.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 904.391 ; gain = 563.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     1|
|7     |LUT2          |   313|
|8     |LUT3          |   344|
|9     |LUT4          |    23|
|10    |LUT5          |    40|
|11    |LUT6          |    65|
|12    |FDCE          |   572|
|13    |FDPE          |     1|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  1881|
|2     |  ddr            |ddr_test   |   377|
|3     |    ddr_ctrer    |ddr_ctr    |   198|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1462|
|6     |    uart_rx_inst |uart_rx    |   457|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 906.500 ; gain = 167.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 906.500 ; gain = 565.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 906.500 ; gain = 565.852
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 906.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 00:58:38 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 433.367 ; gain = 92.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.418 ; gain = 143.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.418 ; gain = 143.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 883.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.266 ; gain = 542.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.266 ; gain = 542.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40764-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 883.266 ; gain = 542.551
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 883.266 ; gain = 542.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer/state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_next_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[31]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[30]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[29]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/ddr_addr_reg[28]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr/ddr_ctrer/state_reg[2]) is unused and will be removed from module TOP_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 883.266 ; gain = 542.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 883.266 ; gain = 542.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 900.371 ; gain = 559.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     1|
|7     |LUT2          |   313|
|8     |LUT3          |   344|
|9     |LUT4          |    23|
|10    |LUT5          |    40|
|11    |LUT6          |    65|
|12    |FDCE          |   572|
|13    |FDPE          |     1|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  1881|
|2     |  ddr            |ddr_test   |   377|
|3     |    ddr_ctrer    |ddr_ctr    |   198|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1462|
|6     |    uart_rx_inst |uart_rx    |   457|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 902.480 ; gain = 162.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.480 ; gain = 561.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 902.480 ; gain = 561.766
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 902.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 01:10:02 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 433.664 ; gain = 93.551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41416-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41416-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41416-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41416-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41416-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41416-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 485.109 ; gain = 144.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 485.109 ; gain = 144.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-41416-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.563 ; gain = 93.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:161]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.453 ; gain = 145.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.453 ; gain = 145.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 884.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 884.637 ; gain = 544.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 884.637 ; gain = 544.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-40576-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 29).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 31).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 884.637 ; gain = 544.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr_ctrer'. This will prevent further optimization [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 884.637 ; gain = 544.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 884.637 ; gain = 544.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 884.637 ; gain = 544.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 897.461 ; gain = 557.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     3|
|7     |LUT2          |   311|
|8     |LUT3          |   347|
|9     |LUT4          |    18|
|10    |LUT5          |    41|
|11    |LUT6          |    70|
|12    |FDCE          |   576|
|13    |FDPE          |     1|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  1889|
|2     |  ddr            |ddr_test   |   515|
|3     |    ddr_ctrer    |ddr_ctr    |   207|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 902.367 ; gain = 163.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 902.367 ; gain = 562.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 908.039 ; gain = 567.988
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 908.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 01:18:14 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 434.750 ; gain = 93.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 486.664 ; gain = 145.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 486.664 ; gain = 145.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 884.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 884.215 ; gain = 543.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 884.215 ; gain = 543.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42816-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 29).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 31).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 884.215 ; gain = 543.129
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr_ctrer'. This will prevent further optimization [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 884.215 ; gain = 543.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 884.215 ; gain = 543.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 884.215 ; gain = 543.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 895.008 ; gain = 553.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     4|
|7     |LUT2          |   311|
|8     |LUT3          |   348|
|9     |LUT4          |    20|
|10    |LUT5          |    37|
|11    |LUT6          |    70|
|12    |FDCE          |   705|
|13    |FDPE          |     1|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2018|
|2     |  ddr            |ddr_test   |   644|
|3     |    ddr_ctrer    |ddr_ctr    |   336|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 899.152 ; gain = 160.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 899.152 ; gain = 558.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 903.203 ; gain = 562.117
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 903.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 02:41:41 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 434.137 ; gain = 92.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.559 ; gain = 144.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 485.559 ; gain = 144.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 885.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.793 ; gain = 544.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.793 ; gain = 544.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-26012-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 29).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 31).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.793 ; gain = 544.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 885.793 ; gain = 544.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 885.793 ; gain = 544.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 885.793 ; gain = 544.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_278/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_279/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_280/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_281/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_282/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_283/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_284/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_285/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_286/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_287/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_288/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_289/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_290/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_291/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_292/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_293/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_294/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_295/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_296/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_297/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_298/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_299/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_300/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_301/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_302/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_303/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_304/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_305/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_434/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_433/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_432/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_431/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_430/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_429/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_428/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_427/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_426/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_425/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_424/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_423/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_422/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_421/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_420/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_419/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_418/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_417/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_416/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_415/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_414/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_413/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_412/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_411/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_410/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_409/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_408/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_407/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_406/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_405/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_404/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_403/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_402/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_401/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_400/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_399/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_398/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_397/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_396/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_395/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_394/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_393/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_392/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_391/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_390/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_389/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_388/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_387/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_386/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_385/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_384/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_383/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_382/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_381/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_380/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_379/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_378/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_377/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_376/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_375/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_374/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_373/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_372/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_371/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_370/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_369/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_368/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_367/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_366/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_365/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_364/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ddr/ddr_ctrer /i_2/i_363/Z'
INFO: [Common 17-14] Message 'Synth 8-326' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.949 ; gain = 559.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:150]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   311|
|8     |LUT3          |   348|
|9     |LUT4          |    20|
|10    |LUT5          |   193|
|11    |LUT6          |    70|
|12    |FDCE          |   690|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2176|
|2     |  ddr            |ddr_test   |   802|
|3     |    ddr_ctrer    |ddr_ctr    |   494|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 488 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 905.797 ; gain = 164.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 905.797 ; gain = 564.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 123 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 910.598 ; gain = 569.289
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 910.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 03:05:03 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 435.969 ; gain = 92.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.473 ; gain = 144.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 487.473 ; gain = 144.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 887.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.129 ; gain = 544.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.129 ; gain = 544.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-38776-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 29).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 31).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.129 ; gain = 544.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.129 ; gain = 544.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 887.129 ; gain = 544.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 887.129 ; gain = 544.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 900.578 ; gain = 557.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:150]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   311|
|8     |LUT3          |   348|
|9     |LUT4          |    20|
|10    |LUT5          |    37|
|11    |LUT6          |    70|
|12    |FDCE          |   690|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2020|
|2     |  ddr            |ddr_test   |   646|
|3     |    ddr_ctrer    |ddr_ctr    |   338|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 129 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 904.484 ; gain = 161.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 904.484 ; gain = 561.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 23 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 910.840 ; gain = 567.785
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 910.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 03:35:16 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 435.582 ; gain = 93.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 487.637 ; gain = 145.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 487.637 ; gain = 145.387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 888.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.246 ; gain = 545.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.246 ; gain = 545.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 29).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 31).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 888.246 ; gain = 545.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 888.246 ; gain = 545.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.246 ; gain = 545.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 888.246 ; gain = 545.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 896.648 ; gain = 554.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:150]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   311|
|8     |LUT3          |   348|
|9     |LUT4          |    20|
|10    |LUT5          |    37|
|11    |LUT6          |    70|
|12    |FDCE          |   690|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2020|
|2     |  ddr            |ddr_test   |   646|
|3     |    ddr_ctrer    |ddr_ctr    |   338|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 129 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 900.895 ; gain = 158.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.895 ; gain = 558.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 23 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 905.980 ; gain = 563.730
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 905.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 03:40:43 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 436.527 ; gain = 92.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 487.930 ; gain = 143.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 487.930 ; gain = 143.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 887.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 887.684 ; gain = 543.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 887.684 ; gain = 543.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-30444-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 126).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 154).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 157).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 158).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 887.684 ; gain = 543.590
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 887.684 ; gain = 543.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 887.684 ; gain = 543.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 887.684 ; gain = 543.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 901.020 ; gain = 556.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:150]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     5|
|7     |LUT2          |   311|
|8     |LUT3          |   351|
|9     |LUT4          |    20|
|10    |LUT5          |    38|
|11    |LUT6          |    70|
|12    |FDCE          |   694|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2027|
|2     |  ddr            |ddr_test   |   653|
|3     |    ddr_ctrer    |ddr_ctr    |   345|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 129 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 905.145 ; gain = 161.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 905.145 ; gain = 561.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 19 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 910.027 ; gain = 565.934
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 910.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 04:21:09 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.422 ; gain = 92.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:88]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:178]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 487.609 ; gain = 143.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 487.609 ; gain = 143.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 886.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.598 ; gain = 542.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.598 ; gain = 542.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-45160-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.598 ; gain = 542.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:181]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 886.598 ; gain = 542.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 886.598 ; gain = 542.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 886.598 ; gain = 542.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:147]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     4|
|7     |LUT2          |   311|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2025|
|2     |  ddr            |ddr_test   |   651|
|3     |    ddr_ctrer    |ddr_ctr    |   343|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 131 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 902.891 ; gain = 160.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 902.891 ; gain = 559.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 19 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 902.891 ; gain = 559.098
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 902.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 15:08:18 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27372 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 447.832 ; gain = 103.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'ddr3_dq' does not match port width (32) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:153]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:154]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:155]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:159]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (256) of port connection 'app_wdf_data' does not match port width (257) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:201]
WARNING: [Synth 8-3848] Net sys_rst in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:186]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 481.801 ; gain = 137.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 481.801 ; gain = 137.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 888.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.586 ; gain = 544.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.586 ; gain = 544.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50156-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 141).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.586 ; gain = 544.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.586 ; gain = 544.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[255]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[254]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[253]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[252]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[251]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[250]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[249]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[248]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[247]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[246]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[245]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[244]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[243]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[242]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[241]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[240]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[239]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[238]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[237]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[236]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[235]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[234]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[233]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[232]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[231]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[230]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[229]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[228]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[227]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[226]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[225]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[224]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[223]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[222]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[221]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[220]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[219]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[218]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[217]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[216]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[215]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[214]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[213]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[212]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[211]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[210]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[209]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[208]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[207]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[206]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[205]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[204]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[203]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[202]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[201]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[200]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[199]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[198]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[197]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[196]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[195]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[194]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[193]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[192]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[191]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[190]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[189]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[188]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[187]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[186]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[185]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[184]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[183]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[182]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[181]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[180]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[179]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[178]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[177]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[176]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[175]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[174]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[173]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[172]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[171]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[170]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[169]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[168]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[167]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[166]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[165]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[164]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[163]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[162]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[161]) is unused and will be removed from module ddr_ctr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.586 ; gain = 544.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 888.586 ; gain = 544.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 906.848 ; gain = 562.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |   133|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2285|
|2     |  ddr            |ddr_test   |   911|
|3     |    ddr_ctrer    |ddr_ctr    |   473|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.406 ; gain = 565.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 133 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 909.406 ; gain = 158.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.406 ; gain = 565.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 125 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 911.813 ; gain = 567.855
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 911.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 16:05:39 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46676 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 449.141 ; gain = 103.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'ddr3_dq' does not match port width (32) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:153]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:154]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:155]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:159]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net sys_rst in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:186]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.098 ; gain = 137.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.098 ; gain = 137.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 889.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.512 ; gain = 543.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.512 ; gain = 543.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-11512-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 141).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 176).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 889.512 ; gain = 543.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 889.512 ; gain = 543.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[255]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[254]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[253]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[252]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[251]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[250]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[249]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[248]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[247]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[246]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[245]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[244]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[243]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[242]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[241]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[240]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[239]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[238]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[237]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[236]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[235]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[234]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[233]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[232]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[231]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[230]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[229]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[228]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[227]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[226]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[225]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[224]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[223]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[222]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[221]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[220]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[219]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[218]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[217]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[216]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[215]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[214]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[213]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[212]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[211]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[210]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[209]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[208]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[207]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[206]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[205]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[204]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[203]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[202]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[201]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[200]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[199]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[198]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[197]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[196]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[195]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[194]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[193]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[192]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[191]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[190]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[189]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[188]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[187]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[186]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[185]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[184]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[183]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[182]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[181]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[180]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[179]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[178]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[177]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[176]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[175]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[174]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[173]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[172]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[171]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[170]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[169]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[168]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[167]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[166]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[165]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[164]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[163]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[162]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[161]) is unused and will be removed from module ddr_ctr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 889.512 ; gain = 543.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 889.512 ; gain = 543.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 905.914 ; gain = 559.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |   132|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2284|
|2     |  ddr            |ddr_test   |   910|
|3     |    ddr_ctrer    |ddr_ctr    |   472|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.348 ; gain = 564.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 133 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 910.348 ; gain = 157.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 910.348 ; gain = 564.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 124 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 912.172 ; gain = 566.094
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 912.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 16:12:01 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46384 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 448.238 ; gain = 107.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'ddr3_dq' does not match port width (32) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:153]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:154]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:155]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:159]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net sys_rst in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:186]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.027 ; gain = 141.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.027 ; gain = 141.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 889.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.895 ; gain = 548.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.895 ; gain = 548.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47636-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 6).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 176).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.895 ; gain = 548.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 889.895 ; gain = 548.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[255]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[254]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[253]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[252]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[251]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[250]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[249]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[248]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[247]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[246]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[245]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[244]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[243]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[242]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[241]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[240]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[239]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[238]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[237]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[236]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[235]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[234]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[233]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[232]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[231]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[230]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[229]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[228]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[227]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[226]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[225]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[224]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[223]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[222]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[221]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[220]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[219]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[218]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[217]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[216]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[215]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[214]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[213]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[212]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[211]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[210]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[209]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[208]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[207]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[206]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[205]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[204]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[203]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[202]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[201]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[200]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[199]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[198]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[197]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[196]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[195]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[194]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[193]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[192]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[191]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[190]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[189]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[188]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[187]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[186]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[185]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[184]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[183]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[182]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[181]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[180]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[179]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[178]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[177]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[176]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[175]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[174]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[173]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[172]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[171]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[170]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[169]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[168]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[167]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[166]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[165]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[164]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[163]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[162]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[161]) is unused and will be removed from module ddr_ctr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 889.895 ; gain = 548.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 889.895 ; gain = 548.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 906.445 ; gain = 565.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |   132|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2284|
|2     |  ddr            |ddr_test   |   910|
|3     |    ddr_ctrer    |ddr_ctr    |   472|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 133 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 910.926 ; gain = 163.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.926 ; gain = 569.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 124 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 910.926 ; gain = 569.887
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 910.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 16:16:59 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50376 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 447.660 ; gain = 107.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:159]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (256) of port connection 'ddr_rd_data' does not match port width (128) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:213]
WARNING: [Synth 8-3848] Net sys_rst in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:186]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'ddr_rd_data' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:105]
WARNING: [Synth 8-689] width (16) of port connection 'ddr3_dq' does not match port width (32) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:109]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:110]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:111]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 481.984 ; gain = 141.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 481.984 ; gain = 141.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 888.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.262 ; gain = 547.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.262 ; gain = 547.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-50064-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 6).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 176).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.262 ; gain = 547.617
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.262 ; gain = 547.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[255]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[254]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[253]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[252]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[251]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[250]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[249]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[248]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[247]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[246]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[245]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[244]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[243]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[242]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[241]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[240]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[239]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[238]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[237]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[236]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[235]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[234]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[233]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[232]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[231]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[230]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[229]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[228]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[227]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[226]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[225]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[224]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[223]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[222]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[221]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[220]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[219]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[218]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[217]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[216]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[215]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[214]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[213]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[212]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[211]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[210]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[209]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[208]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[207]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[206]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[205]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[204]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[203]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[202]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[201]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[200]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[199]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[198]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[197]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[196]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[195]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[194]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[193]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[192]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[191]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[190]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[189]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[188]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[187]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[186]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[185]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[184]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[183]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[182]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[181]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[180]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[179]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[178]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[177]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[176]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[175]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[174]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[173]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[172]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[171]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[170]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[169]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[168]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[167]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[166]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[165]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[164]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[163]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[162]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[161]) is unused and will be removed from module ddr_ctr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.262 ; gain = 547.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 888.262 ; gain = 547.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 908.176 ; gain = 567.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |   132|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2284|
|2     |  ddr            |ddr_test   |   910|
|3     |    ddr_ctrer    |ddr_ctr    |   472|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 908.805 ; gain = 568.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 133 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 908.805 ; gain = 161.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 908.805 ; gain = 568.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 126 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 909.305 ; gain = 568.660
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 909.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 16:25:04 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12088 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.594 ; gain = 108.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:159]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (256) of port connection 'ddr_rd_data' does not match port width (128) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:213]
WARNING: [Synth 8-3848] Net sys_rst in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:186]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'ddr_rd_data' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:105]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 482.484 ; gain = 142.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 482.484 ; gain = 142.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 887.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.465 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 887.465 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-34028-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 6).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 176).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 887.465 ; gain = 547.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 887.465 ; gain = 547.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[255]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[254]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[253]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[252]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[251]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[250]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[249]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[248]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[247]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[246]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[245]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[244]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[243]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[242]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[241]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[240]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[239]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[238]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[237]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[236]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[235]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[234]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[233]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[232]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[231]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[230]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[229]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[228]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[227]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[226]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[225]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[224]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[223]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[222]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[221]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[220]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[219]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[218]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[217]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[216]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[215]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[214]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[213]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[212]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[211]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[210]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[209]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[208]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[207]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[206]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[205]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[204]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[203]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[202]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[201]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[200]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[199]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[198]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[197]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[196]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[195]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[194]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[193]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[192]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[191]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[190]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[189]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[188]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[187]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[186]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[185]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[184]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[183]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[182]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[181]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[180]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[179]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[178]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[177]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[176]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[175]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[174]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[173]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[172]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[171]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[170]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[169]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[168]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[167]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[166]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[165]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[164]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[163]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[162]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[161]) is unused and will be removed from module ddr_ctr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 887.465 ; gain = 547.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 887.465 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |   132|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2284|
|2     |  ddr            |ddr_test   |   910|
|3     |    ddr_ctrer    |ddr_ctr    |   472|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 908.977 ; gain = 568.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 133 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 908.977 ; gain = 163.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 908.977 ; gain = 568.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 123 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 913.609 ; gain = 573.285
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 913.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 16:27:28 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41224 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.090 ; gain = 107.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:159]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 40 connections, but only 39 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:140]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-689] width (256) of port connection 'ddr_rd_data' does not match port width (128) of module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:213]
WARNING: [Synth 8-3848] Net sys_rst in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:186]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'ddr_rd_data' does not match port width (256) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:105]
WARNING: [Synth 8-689] width (4) of port connection 'ddr3_dm' does not match port width (2) of module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:122]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
WARNING: [Synth 8-3917] design TOP_Module has port ddr3_dm[3] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Module has port ddr3_dm[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 482.078 ; gain = 141.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 482.078 ; gain = 141.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp5/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 889.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.160 ; gain = 548.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.160 ; gain = 548.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp3/mig_7series_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49588-DESKTOP-EDCLT94/dcp4/MMCM_in_context.xdc, line 6).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.160 ; gain = 548.211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 889.160 ; gain = 548.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
WARNING: [Synth 8-3917] design TOP_Module has port ddr3_dm[3] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Module has port ddr3_dm[2] driven by constant 0
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[255]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[254]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[253]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[252]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[251]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[250]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[249]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[248]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[247]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[246]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[245]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[244]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[243]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[242]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[241]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[240]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[239]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[238]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[237]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[236]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[235]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[234]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[233]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[232]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[231]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[230]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[229]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[228]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[227]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[226]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[225]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[224]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[223]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[222]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[221]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[220]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[219]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[218]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[217]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[216]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[215]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[214]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[213]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[212]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[211]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[210]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[209]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[208]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[207]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[206]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[205]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[204]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[203]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[202]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[201]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[200]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[199]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[198]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[197]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[196]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[195]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[194]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[193]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[192]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[191]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[190]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[189]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[188]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[187]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[186]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[185]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[184]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[183]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[182]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[181]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[180]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[179]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[178]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[177]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[176]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[175]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[174]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[173]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[172]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[171]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[170]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[169]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[168]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[167]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[166]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[165]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[164]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[163]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[162]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_rd_data_r_reg[161]) is unused and will be removed from module ddr_ctr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 889.160 ; gain = 548.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 889.160 ; gain = 548.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 909.160 ; gain = 568.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin sys_rst
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |   132|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     5|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2286|
|2     |  ddr            |ddr_test   |   910|
|3     |    ddr_ctrer    |ddr_ctr    |   472|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 133 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 909.168 ; gain = 161.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.168 ; gain = 568.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 128 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 910.301 ; gain = 569.352
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 910.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 16:45:32 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49468 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.699 ; gain = 105.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:133]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.465 ; gain = 139.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 484.465 ; gain = 139.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 888.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.578 ; gain = 543.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 888.578 ; gain = 543.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-35144-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 888.578 ; gain = 543.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.578 ; gain = 543.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.578 ; gain = 543.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 888.578 ; gain = 543.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     4|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2026|
|2     |  ddr            |ddr_test   |   652|
|3     |    ddr_ctrer    |ddr_ctr    |   344|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 132 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 904.488 ; gain = 155.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.488 ; gain = 559.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 24 Warnings, 102 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 910.680 ; gain = 565.348
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 910.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 20:10:14 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35800 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.484 ; gain = 102.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:133]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 482.406 ; gain = 136.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 482.406 ; gain = 136.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 888.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.391 ; gain = 542.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.391 ; gain = 542.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48768-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.391 ; gain = 542.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.391 ; gain = 542.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.391 ; gain = 542.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 888.391 ; gain = 542.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 904.387 ; gain = 558.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_end
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     4|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2026|
|2     |  ddr            |ddr_test   |   652|
|3     |    ddr_ctrer    |ddr_ctr    |   344|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 132 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 906.262 ; gain = 154.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.262 ; gain = 560.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 24 Warnings, 102 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 910.535 ; gain = 564.402
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 910.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 20:13:07 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35492 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 449.449 ; gain = 104.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
WARNING: [Synth 8-3848] Net app_wdf_mask in module/entity ddr_test does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:76]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.406 ; gain = 138.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.406 ; gain = 138.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 889.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.547 ; gain = 544.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.547 ; gain = 544.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-48236-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.547 ; gain = 544.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 889.547 ; gain = 544.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 889.547 ; gain = 544.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 889.547 ; gain = 544.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 905.254 ; gain = 560.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr/u_mig_7series_0  has unconnected pin app_wdf_mask[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     4|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2026|
|2     |  ddr            |ddr_test   |   652|
|3     |    ddr_ctrer    |ddr_ctr    |   344|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 147 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 908.246 ; gain = 156.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.246 ; gain = 563.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 25 Warnings, 117 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 912.457 ; gain = 567.215
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 912.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 20:33:22 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45248 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 449.992 ; gain = 104.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:182]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.301 ; gain = 138.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[127]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[126]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[125]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[124]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[123]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[122]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[121]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[120]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[119]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[118]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[117]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[116]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[115]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[114]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[113]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[112]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[111]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[110]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[109]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[108]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[107]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[106]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[105]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[104]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[103]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[102]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[101]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[100]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[99]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[98]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[97]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[96]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[95]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[94]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[93]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[92]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[91]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[90]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[89]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[88]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[87]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[86]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[85]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[84]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[83]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[82]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[81]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[80]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[79]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[78]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[77]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[76]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[75]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[74]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[73]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[72]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[71]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[70]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[69]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[68]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[67]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[66]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[65]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[64]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[63]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[62]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[61]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[60]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[59]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[58]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[57]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[56]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[55]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[54]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[53]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[52]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[51]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[50]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[49]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[48]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[47]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[46]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[45]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[44]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[43]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[42]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[41]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[40]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[39]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[38]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[37]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[36]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[35]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[34]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[33]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[32]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[31]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[30]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[29]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_data[28]' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
INFO: [Common 17-14] Message 'Synth 8-5543' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.301 ; gain = 138.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 888.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.117 ; gain = 542.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.117 ; gain = 542.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-47284-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.117 ; gain = 542.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.117 ; gain = 542.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 888.117 ; gain = 542.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 888.117 ; gain = 542.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 904.547 ; gain = 558.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:151]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     4|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   693|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2026|
|2     |  ddr            |ddr_test   |   652|
|3     |    ddr_ctrer    |ddr_ctr    |   344|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.422 ; gain = 560.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 131 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 906.422 ; gain = 156.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 906.422 ; gain = 560.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 24 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 909.520 ; gain = 563.844
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 909.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 20:37:20 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45300 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:211]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 449.523 ; gain = 103.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.484 ; gain = 137.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.484 ; gain = 137.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 890.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 890.094 ; gain = 544.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 890.094 ; gain = 544.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-31336-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 890.094 ; gain = 544.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:188]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 890.094 ; gain = 544.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 890.094 ; gain = 544.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 890.094 ; gain = 544.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:152]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   821|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2156|
|2     |  ddr            |ddr_test   |   782|
|3     |    ddr_ctrer    |ddr_ctr    |   474|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 907.379 ; gain = 154.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.379 ; gain = 561.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 24 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 908.238 ; gain = 562.418
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 908.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 21:13:24 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48592 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:211]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 450.887 ; gain = 103.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.746 ; gain = 137.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.746 ; gain = 137.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 890.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 890.684 ; gain = 543.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 890.684 ; gain = 543.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-51584-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 890.684 ; gain = 543.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:188]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 890.684 ; gain = 543.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 890.684 ; gain = 543.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.684 ; gain = 543.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 907.805 ; gain = 560.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:152]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   821|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2156|
|2     |  ddr            |ddr_test   |   782|
|3     |    ddr_ctrer    |ddr_ctr    |   474|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 909.270 ; gain = 156.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 909.270 ; gain = 562.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 24 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 913.438 ; gain = 566.496
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 913.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 21:58:38 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49240 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:167]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 450.191 ; gain = 104.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:141]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.617 ; gain = 137.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.617 ; gain = 137.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 888.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.594 ; gain = 542.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.594 ; gain = 542.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-36168-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 888.594 ; gain = 542.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.594 ; gain = 542.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 888.594 ; gain = 542.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 888.594 ; gain = 542.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:108]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    19|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   834|
|13    |FDPE          |     1|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2153|
|2     |  ddr            |ddr_test   |   779|
|3     |    ddr_ctrer    |ddr_ctr    |   471|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.086 ; gain = 561.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 907.086 ; gain = 156.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 907.086 ; gain = 561.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 24 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 908.434 ; gain = 562.352
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 908.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 22:35:56 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37184 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:210]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:211]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 449.441 ; gain = 103.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:185]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.688 ; gain = 137.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 483.688 ; gain = 137.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 890.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 890.309 ; gain = 543.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 890.309 ; gain = 543.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52008-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 890.309 ; gain = 543.922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:188]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 890.309 ; gain = 543.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr/ddr_ctrer /\state_next_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_next_reg[2]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 890.309 ; gain = 543.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.309 ; gain = 543.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:152]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_end' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'app_wdf_wren' in module 'ddr_ctr' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   312|
|8     |LUT3          |   350|
|9     |LUT4          |    20|
|10    |LUT5          |    39|
|11    |LUT6          |    70|
|12    |FDCE          |   821|
|13    |FDPE          |    16|
|14    |LD            |   260|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2156|
|2     |  ddr            |ddr_test   |   782|
|3     |    ddr_ctrer    |ddr_ctr    |   474|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 910.121 ; gain = 157.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.121 ; gain = 563.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  LD => LDCE: 260 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 24 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 911.117 ; gain = 564.730
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 911.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 22:50:21 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45436 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 449.566 ; gain = 103.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:190]
WARNING: [Synth 8-6014] Unused sequential element read_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:139]
WARNING: [Synth 8-6014] Unused sequential element write_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:140]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.555 ; gain = 137.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.555 ; gain = 137.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/read_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/write_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:66]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_Module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 888.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.508 ; gain = 541.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 888.508 ; gain = 541.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-42364-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.508 ; gain = 541.969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.508 ; gain = 541.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 888.508 ; gain = 541.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 888.508 ; gain = 541.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 904.289 ; gain = 557.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:91]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     5|
|7     |LUT2          |   445|
|8     |LUT3          |   347|
|9     |LUT4          |    26|
|10    |LUT5          |    35|
|11    |LUT6          |    66|
|12    |FDCE          |   976|
|13    |FDPE          |    16|
|14    |LD            |   258|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2436|
|2     |  ddr            |ddr_test   |  1062|
|3     |    ddr_ctrer    |ddr_ctr    |   754|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 906.840 ; gain = 560.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 906.840 ; gain = 155.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 906.840 ; gain = 560.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  LD => LDCE: 258 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 906.840 ; gain = 560.301
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 906.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 23:42:14 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46936 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.340 ; gain = 103.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:190]
WARNING: [Synth 8-6014] Unused sequential element read_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:139]
WARNING: [Synth 8-6014] Unused sequential element write_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:140]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.656 ; gain = 137.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.656 ; gain = 137.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/read_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/write_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:66]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_Module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 891.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 891.465 ; gain = 544.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 891.465 ; gain = 544.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-53044-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 891.465 ; gain = 544.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 891.465 ; gain = 544.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 891.465 ; gain = 544.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 891.465 ; gain = 544.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 907.137 ; gain = 560.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:91]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   445|
|8     |LUT3          |   348|
|9     |LUT4          |    26|
|10    |LUT5          |    35|
|11    |LUT6          |    66|
|12    |FDCE          |   976|
|13    |FDPE          |    16|
|14    |LD            |   258|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2438|
|2     |  ddr            |ddr_test   |  1064|
|3     |    ddr_ctrer    |ddr_ctr    |   756|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 909.305 ; gain = 155.813
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 909.305 ; gain = 562.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  LD => LDCE: 258 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 909.840 ; gain = 563.156
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 909.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 23:45:59 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52276 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 449.762 ; gain = 103.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:190]
WARNING: [Synth 8-6014] Unused sequential element read_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:139]
WARNING: [Synth 8-6014] Unused sequential element write_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:140]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.824 ; gain = 137.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.824 ; gain = 137.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/read_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/write_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:66]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_Module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 890.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 890.371 ; gain = 543.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 890.371 ; gain = 543.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-44624-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 890.371 ; gain = 543.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 890.371 ; gain = 543.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 890.371 ; gain = 543.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 890.371 ; gain = 543.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 905.902 ; gain = 559.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:91]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   445|
|8     |LUT3          |   348|
|9     |LUT4          |    26|
|10    |LUT5          |    35|
|11    |LUT6          |    66|
|12    |FDCE          |   976|
|13    |FDPE          |    16|
|14    |LD            |   258|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2438|
|2     |  ddr            |ddr_test   |  1064|
|3     |    ddr_ctrer    |ddr_ctr    |   756|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 907.676 ; gain = 561.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 907.676 ; gain = 154.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 907.676 ; gain = 561.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  LD => LDCE: 258 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 908.719 ; gain = 562.133
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 908.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 23:51:56 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46108 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 449.602 ; gain = 103.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:190]
WARNING: [Synth 8-6014] Unused sequential element read_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:139]
WARNING: [Synth 8-6014] Unused sequential element write_flag_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:140]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 483.527 ; gain = 137.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 483.527 ; gain = 137.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/read_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'ddr/ddr_ctrer/write_flag'. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc:66]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_Module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 889.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.934 ; gain = 543.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 889.934 ; gain = 543.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-49488-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 889.934 ; gain = 543.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 889.934 ; gain = 543.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 889.934 ; gain = 543.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 889.934 ; gain = 543.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 908.430 ; gain = 562.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:91]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   445|
|8     |LUT3          |   348|
|9     |LUT4          |    26|
|10    |LUT5          |    35|
|11    |LUT6          |    66|
|12    |FDCE          |   976|
|13    |FDPE          |    16|
|14    |LD            |   258|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2438|
|2     |  ddr            |ddr_test   |  1064|
|3     |    ddr_ctrer    |ddr_ctr    |   756|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 910.598 ; gain = 564.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 910.598 ; gain = 157.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 910.598 ; gain = 564.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  LD => LDCE: 258 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 911.215 ; gain = 564.977
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 911.215 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 23:57:07 2021...

*** Running vivado
    with args -log TOP_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52620 
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddr_ctr with formal parameter declaration list [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 451.535 ; gain = 103.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_DATA_LENGTH bound to: 128 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:150]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:47]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 39 connections, but only 38 given [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:84]
INFO: [Synth 8-638] synthesizing module 'ddr_ctr' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_S_IDLE bound to: 3'b000 
	Parameter M_S_RD bound to: 3'b001 
	Parameter M_S_WR bound to: 3'b010 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:190]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctr' (8#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_test' (9#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_test.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:54]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (10#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.813 ; gain = 137.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 485.813 ; gain = 137.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp4/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc] for cell 'ddr/u_mig_7series_0'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 892.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 892.727 ; gain = 544.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 892.727 ; gain = 544.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp3/MMCM_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-52716-DESKTOP-EDCLT94/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/state[0]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 28).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_en. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 30).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_addr[9]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 34).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/app_cmd[1]. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 62).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/read_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 65).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/write_flag. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 66).
Applied set_property MARK_DEBUG = true for ddr/ddr_ctrer/ui_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc, line 71).
Applied set_property DONT_TOUCH = true for ddr/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 892.727 ; gain = 544.891
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-5544] ROM "led0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 892.727 ; gain = 544.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ddr_ctr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element uart/fifo_write_shift_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:94]
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[31]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[30]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[29]) is unused and will be removed from module ddr_ctr.
WARNING: [Synth 8-3332] Sequential element (ddr_addr_reg[28]) is unused and will be removed from module ddr_ctr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 892.727 ; gain = 544.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_200m' to pin 'instance_name/bbstub_clk_200m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_400m' to pin 'instance_name/bbstub_clk_400m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_50m' to pin 'instance_name/bbstub_clk_50m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr/u_mig_7series_0/ui_clk' to pin 'ddr/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 892.727 ; gain = 544.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/ddr_ctr.v:91]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |mig_7series_0 |         1|
|3     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MMCM          |     1|
|2     |fifo_tx       |     1|
|3     |mig_7series_0 |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    62|
|6     |LUT1          |     6|
|7     |LUT2          |   440|
|8     |LUT3          |   347|
|9     |LUT4          |    21|
|10    |LUT5          |    37|
|11    |LUT6          |    70|
|12    |FDCE          |   978|
|13    |FDPE          |    16|
|14    |LD            |   258|
|15    |IBUF          |     2|
|16    |OBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2435|
|2     |  ddr            |ddr_test   |  1061|
|3     |    ddr_ctrer    |ddr_ctr    |   753|
|4     |  led            |LED_Module |    32|
|5     |  uart           |uart_test  |  1332|
|6     |    uart_rx_inst |uart_rx    |   465|
|7     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 909.781 ; gain = 155.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 909.781 ; gain = 561.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  LD => LDCE: 258 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 910.793 ; gain = 562.957
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 910.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 16 00:30:11 2021...
