  //DMEM handling:
  DMEM.io.dataIn      := 0.U
  DMEM.io.dataAddress := io.in.writeData
  DMEM.io.writeEnable := false.B
  
  io.out.writeData    := 0x5A.U

  when (!io.in.memRead) {
    io.out.writeData    := io.in.writeData

    DMEM.io.writeEnable := Mux(io.in.regWrite, 0.U, io.in.memWrite)
    when(io.in.memWrite){
      DMEM.io.dataIn      := io.in.memData
      DMEM.io.dataAddress := io.in.writeData
    }.otherwise{
      DMEM.io.dataIn      := io.in.writeData
      DMEM.io.dataAddress := io.in.writeAddress
    }
    
  }


  //to WB
