# compile vhdl design source files
vhdl xil_defaultlib  \
"Top_Level_Datapath_tb_func_impl.vhd" \
"../../../../../Top_Level_Datapath.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" \

# Do not sort compile order
nosort
