{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 17:38:02 2018 " "Info: Processing started: Sun Oct 28 17:38:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] m\[0\] 10.556 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"m\[0\]\" is 10.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 6; PIN Node = 'SW\[15\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.437 ns) 6.130 ns Mux2~0 2 COMB LCCOMB_X1_Y16_N26 1 " "Info: 2: + IC(4.861 ns) + CELL(0.437 ns) = 6.130 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { SW[15] Mux2~0 } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 6.794 ns Mux2~1 3 COMB LCCOMB_X1_Y16_N28 1 " "Info: 3: + IC(0.248 ns) + CELL(0.416 ns) = 6.794 ns; Loc. = LCCOMB_X1_Y16_N28; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 7.463 ns Mux2~2 4 COMB LCCOMB_X1_Y16_N30 1 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 7.463 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Mux2~1 Mux2~2 } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(2.622 ns) 10.556 ns m\[0\] 5 PIN PIN_R5 0 " "Info: 5: + IC(0.471 ns) + CELL(2.622 ns) = 10.556 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'm\[0\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { Mux2~2 m[0] } "NODE_NAME" } } { "five_to_one_mult.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult/five_to_one_mult.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.727 ns ( 44.78 % ) " "Info: Total cell delay = 4.727 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.829 ns ( 55.22 % ) " "Info: Total interconnect delay = 5.829 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "10.556 ns" { SW[15] Mux2~0 Mux2~1 Mux2~2 m[0] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "10.556 ns" { SW[15] {} SW[15]~combout {} Mux2~0 {} Mux2~1 {} Mux2~2 {} m[0] {} } { 0.000ns 0.000ns 4.861ns 0.248ns 0.249ns 0.471ns } { 0.000ns 0.832ns 0.437ns 0.416ns 0.420ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 17:38:02 2018 " "Info: Processing ended: Sun Oct 28 17:38:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
