;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, 1
	MOV -4, <-0
	MOV -4, <-0
	MOV -7, <-20
	SPL 0, #9
	MOV -7, <-20
	MOV -7, <-20
	SUB @-827, 100
	SUB #270, <1
	SUB @-827, 100
	SPL <5, 2
	SLT 20, @12
	SUB 0, 10
	ADD 1, 20
	SUB 124, 106
	SUB 0, 10
	SPL 210, 39
	JMP 800, @10
	SLT 0, 1
	SUB @121, 103
	SUB #0, 900
	SUB @-827, 100
	SLT 0, 1
	SLT 0, 1
	SLT 0, 1
	SUB @1, 2
	SUB @-827, <131
	SPL @-42, #0
	MOV #-42, @0
	MOV -4, <-0
	SLT 0, 1
	SUB 124, 106
	DJN 421, 3
	SUB -207, <-120
	SUB -207, <-120
	SLT 0, 1
	SUB @127, 100
	SUB #12, @16
	DJN -1, @-20
	ADD 10, 20
	SUB #12, @16
	CMP -207, <-120
	ADD 10, 20
	CMP -207, <-120
	SUB @127, 106
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
