{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 16:59:07 2016 " "Info: Processing started: Thu Nov 17 16:59:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PlainCounter -c PlainCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PlainCounter -c PlainCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0 " "Info: Detected gated clock \"Equal0\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "qL\[1\]~reg0 " "Info: Detected ripple clock \"qL\[1\]~reg0\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "qL\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "qL\[2\]~reg0 " "Info: Detected ripple clock \"qL\[2\]~reg0\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "qL\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "qL\[3\]~reg0 " "Info: Detected ripple clock \"qL\[3\]~reg0\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "qL\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "qL\[0\]~reg0 " "Info: Detected ripple clock \"qL\[0\]~reg0\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "qL\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register qL\[0\]~reg0 qL\[3\]~reg0 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"qL\[0\]~reg0\" and destination register \"qL\[3\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.482 ns + Longest register register " "Info: + Longest register to register delay is 1.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qL\[0\]~reg0 1 REG LCFF_X1_Y8_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N19; Fanout = 6; REG Node = 'qL\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qL[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.604 ns) 1.374 ns qL~7 2 COMB LCCOMB_X1_Y8_N10 1 " "Info: 2: + IC(0.770 ns) + CELL(0.604 ns) = 1.374 ns; Loc. = LCCOMB_X1_Y8_N10; Fanout = 1; COMB Node = 'qL~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { qL[0]~reg0 qL~7 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.482 ns qL\[3\]~reg0 3 REG LCFF_X1_Y8_N11 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.482 ns; Loc. = LCFF_X1_Y8_N11; Fanout = 6; REG Node = 'qL\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { qL~7 qL[3]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.712 ns ( 48.04 % ) " "Info: Total cell delay = 0.712 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.770 ns ( 51.96 % ) " "Info: Total interconnect delay = 0.770 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { qL[0]~reg0 qL~7 qL[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.482 ns" { qL[0]~reg0 {} qL~7 {} qL[3]~reg0 {} } { 0.000ns 0.770ns 0.000ns } { 0.000ns 0.604ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.682 ns qL\[3\]~reg0 2 REG LCFF_X1_Y8_N11 6 " "Info: 2: + IC(0.926 ns) + CELL(0.666 ns) = 2.682 ns; Loc. = LCFF_X1_Y8_N11; Fanout = 6; REG Node = 'qL\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk qL[3]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 65.47 % ) " "Info: Total cell delay = 1.756 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 34.53 % ) " "Info: Total interconnect delay = 0.926 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk qL[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} qL[3]~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.682 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.682 ns qL\[0\]~reg0 2 REG LCFF_X1_Y8_N19 6 " "Info: 2: + IC(0.926 ns) + CELL(0.666 ns) = 2.682 ns; Loc. = LCFF_X1_Y8_N19; Fanout = 6; REG Node = 'qL\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk qL[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 65.47 % ) " "Info: Total cell delay = 1.756 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 34.53 % ) " "Info: Total interconnect delay = 0.926 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk qL[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} qL[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk qL[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} qL[3]~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 1.090ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk qL[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} qL[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { qL[0]~reg0 qL~7 qL[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.482 ns" { qL[0]~reg0 {} qL~7 {} qL[3]~reg0 {} } { 0.000ns 0.770ns 0.000ns } { 0.000ns 0.604ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk qL[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} qL[3]~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 1.090ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk qL[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} qL[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qL[3]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { qL[3]~reg0 {} } {  } {  } "" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "qH\[0\]~reg0 qH\[0\]~reg0 clk 261 ps " "Info: Found hold time violation between source  pin or register \"qH\[0\]~reg0\" and destination pin or register \"qH\[0\]~reg0\" for clock \"clk\" (Hold time is 261 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.760 ns + Largest " "Info: + Largest clock skew is 0.760 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.423 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 2.986 ns qL\[1\]~reg0 2 REG LCFF_X1_Y8_N23 6 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 2.986 ns; Loc. = LCFF_X1_Y8_N23; Fanout = 6; REG Node = 'qL\[1\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk qL[1]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.651 ns) 4.413 ns Equal0 3 COMB LCCOMB_X1_Y8_N6 3 " "Info: 3: + IC(0.776 ns) + CELL(0.651 ns) = 4.413 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 3; COMB Node = 'Equal0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { qL[1]~reg0 Equal0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.666 ns) 5.423 ns qH\[0\]~reg0 4 REG LCFF_X1_Y8_N21 3 " "Info: 4: + IC(0.344 ns) + CELL(0.666 ns) = 5.423 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 3; REG Node = 'qH\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { Equal0 qH[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.377 ns ( 62.27 % ) " "Info: Total cell delay = 3.377 ns ( 62.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 37.73 % ) " "Info: Total interconnect delay = 2.046 ns ( 37.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { clk qL[1]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { clk {} clk~combout {} qL[1]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.776ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.663 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 2.986 ns qL\[3\]~reg0 2 REG LCFF_X1_Y8_N11 6 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 2.986 ns; Loc. = LCFF_X1_Y8_N11; Fanout = 6; REG Node = 'qL\[3\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk qL[3]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.206 ns) 3.653 ns Equal0 3 COMB LCCOMB_X1_Y8_N6 3 " "Info: 3: + IC(0.461 ns) + CELL(0.206 ns) = 3.653 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 3; COMB Node = 'Equal0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { qL[3]~reg0 Equal0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.666 ns) 4.663 ns qH\[0\]~reg0 4 REG LCFF_X1_Y8_N21 3 " "Info: 4: + IC(0.344 ns) + CELL(0.666 ns) = 4.663 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 3; REG Node = 'qH\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { Equal0 qH[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.932 ns ( 62.88 % ) " "Info: Total cell delay = 2.932 ns ( 62.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.731 ns ( 37.12 % ) " "Info: Total interconnect delay = 1.731 ns ( 37.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { clk qL[3]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { clk {} clk~combout {} qL[3]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.461ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { clk qL[1]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { clk {} clk~combout {} qL[1]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.776ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { clk qL[3]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { clk {} clk~combout {} qL[3]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.461ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qH\[0\]~reg0 1 REG LCFF_X1_Y8_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 3; REG Node = 'qH\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns qH\[0\]~4 2 COMB LCCOMB_X1_Y8_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 1; COMB Node = 'qH\[0\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { qH[0]~reg0 qH[0]~4 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns qH\[0\]~reg0 3 REG LCFF_X1_Y8_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 3; REG Node = 'qH\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { qH[0]~4 qH[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { qH[0]~reg0 qH[0]~4 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { qH[0]~reg0 {} qH[0]~4 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { clk qL[1]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { clk {} clk~combout {} qL[1]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.776ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { clk qL[3]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { clk {} clk~combout {} qL[3]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.461ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { qH[0]~reg0 qH[0]~4 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { qH[0]~reg0 {} qH[0]~4 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qH\[0\] qH\[0\]~reg0 10.733 ns register " "Info: tco from clock \"clk\" to destination pin \"qH\[0\]\" through register \"qH\[0\]~reg0\" is 10.733 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.423 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 2.986 ns qL\[1\]~reg0 2 REG LCFF_X1_Y8_N23 6 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 2.986 ns; Loc. = LCFF_X1_Y8_N23; Fanout = 6; REG Node = 'qL\[1\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk qL[1]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.651 ns) 4.413 ns Equal0 3 COMB LCCOMB_X1_Y8_N6 3 " "Info: 3: + IC(0.776 ns) + CELL(0.651 ns) = 4.413 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 3; COMB Node = 'Equal0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { qL[1]~reg0 Equal0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.666 ns) 5.423 ns qH\[0\]~reg0 4 REG LCFF_X1_Y8_N21 3 " "Info: 4: + IC(0.344 ns) + CELL(0.666 ns) = 5.423 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 3; REG Node = 'qH\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { Equal0 qH[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.377 ns ( 62.27 % ) " "Info: Total cell delay = 3.377 ns ( 62.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 37.73 % ) " "Info: Total interconnect delay = 2.046 ns ( 37.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { clk qL[1]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { clk {} clk~combout {} qL[1]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.776ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.006 ns + Longest register pin " "Info: + Longest register to pin delay is 5.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qH\[0\]~reg0 1 REG LCFF_X1_Y8_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 3; REG Node = 'qH\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[0]~reg0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(3.236 ns) 5.006 ns qH\[0\] 2 PIN PIN_44 0 " "Info: 2: + IC(1.770 ns) + CELL(3.236 ns) = 5.006 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'qH\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { qH[0]~reg0 qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 64.64 % ) " "Info: Total cell delay = 3.236 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 35.36 % ) " "Info: Total interconnect delay = 1.770 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { qH[0]~reg0 qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.006 ns" { qH[0]~reg0 {} qH[0] {} } { 0.000ns 1.770ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { clk qL[1]~reg0 Equal0 qH[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { clk {} clk~combout {} qL[1]~reg0 {} Equal0 {} qH[0]~reg0 {} } { 0.000ns 0.000ns 0.926ns 0.776ns 0.344ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { qH[0]~reg0 qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.006 ns" { qH[0]~reg0 {} qH[0] {} } { 0.000ns 1.770ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 16:59:08 2016 " "Info: Processing ended: Thu Nov 17 16:59:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
