Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_tx_behav xil_defaultlib.tb_uart_tx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <bit_counter> not found while processing module instance <bc> [C:/Users/ltpie/Desktop/fuckVivado2/Lab_4_4/Lab_4_4.srcs/sources_1/new/uart_tx.v:60]
ERROR: [VRFC 10-2063] Module <state_machine> not found while processing module instance <sm> [C:/Users/ltpie/Desktop/fuckVivado2/Lab_4_4/Lab_4_4.srcs/sources_1/new/uart_tx.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
