
##testing ISA semantics: 

[ISA Semantics for ARMv8-A, RISC-V, and CHERI-MIPS](https://alastairreid.github.io/papers/popl19-isasemantics.pdf)

[A Complete Formal Semantics of x86-64 User-Level Instruction Set Architecture](https://daejunpark.github.io/x86.pdf)

[Rigorous engineering for hardware security: Formal modelling and proof in the CHERI design and implementation process](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9152777)

##proving hardware:

[Kami: A Platform for High-Level Parametric Hardware Specification and Its Modular Verification](https://plv.csail.mit.edu/kami/papers/icfp17.pdf)

[Verified Compilation on a Verified Processor](https://dl.acm.org/doi/pdf/10.1145/3314221.3314622)
