/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  reg [3:0] _02_;
  wire [19:0] _03_;
  reg [8:0] _04_;
  wire [15:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [29:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [23:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  reg [6:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_9z ? celloutsig_0_4z : _00_);
  assign celloutsig_1_17z = ~(celloutsig_1_8z | celloutsig_1_14z[6]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z[4] ^ celloutsig_1_1z);
  assign celloutsig_0_24z = ~(celloutsig_0_17z ^ celloutsig_0_21z);
  always_ff @(posedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= in_data[190:187];
  reg [19:0] _10_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 20'h00000;
    else _10_ <= celloutsig_0_22z[21:2];
  assign { _03_[19:8], _00_, _03_[6:0] } = _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 9'h000;
    else _04_ <= celloutsig_0_0z[10:2];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= celloutsig_0_12z[12:0];
  assign celloutsig_0_3z = { in_data[86:72], celloutsig_0_2z, celloutsig_0_2z } >= { in_data[58:35], celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_0z[5:1] <= { celloutsig_0_2z[3:0], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z } <= { celloutsig_0_12z[13:12], celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_0z[17:8] && { celloutsig_1_2z[7:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = ! { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_11z = ! celloutsig_0_0z;
  assign celloutsig_0_16z = ! { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_0z[8:4] || { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_8z = { celloutsig_1_0z[17], celloutsig_1_4z, celloutsig_1_5z } < { celloutsig_1_4z[18:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_49z = celloutsig_0_33z[0] & ~(celloutsig_0_25z[11]);
  assign celloutsig_0_28z = celloutsig_0_9z & ~(in_data[42]);
  assign celloutsig_0_0z = in_data[75:60] % { 1'h1, in_data[29:15] };
  assign celloutsig_0_33z = in_data[14:3] % { 1'h1, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[142:125] % { 1'h1, in_data[138:122] };
  assign celloutsig_0_18z = in_data[92:90] % { 1'h1, celloutsig_0_7z[7], celloutsig_0_14z };
  assign celloutsig_0_22z = in_data[90:67] % { 1'h1, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_29z = { in_data[64:57], celloutsig_0_28z } % { 1'h1, celloutsig_0_12z[24:19], celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_20z = { celloutsig_0_11z, celloutsig_0_18z } * { celloutsig_0_12z[9], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_50z = celloutsig_0_41z[2] ? { celloutsig_0_45z[5:2], _01_, celloutsig_0_36z, celloutsig_0_6z } : { celloutsig_0_29z[8:3], celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_0z[14:9] !== { celloutsig_1_2z[6:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_5z } !== _02_[3:1];
  assign celloutsig_0_1z = in_data[73:54] !== { in_data[45:42], celloutsig_0_0z };
  assign celloutsig_0_45z = ~ { _04_[6:1], celloutsig_0_15z };
  assign celloutsig_0_12z = ~ in_data[80:51];
  assign celloutsig_1_4z = { celloutsig_1_0z[12:4], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } | { in_data[168], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[6:2] | celloutsig_0_0z[10:6];
  assign celloutsig_0_4z = | { in_data[65:64], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_0z[11:0], celloutsig_0_1z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_12z[23:7], celloutsig_0_8z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_12z[22], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_21z = ~^ celloutsig_0_18z;
  assign celloutsig_1_2z = celloutsig_1_0z[13:5] << { in_data[160:155], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_0z[15:9] ~^ celloutsig_1_0z[12:6];
  assign celloutsig_0_25z = { celloutsig_0_0z[13:0], celloutsig_0_13z, celloutsig_0_9z } ~^ celloutsig_0_0z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_41z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_41z = { celloutsig_0_29z[7:6], celloutsig_0_3z, celloutsig_0_20z };
  always_latch
    if (clkin_data[64]) celloutsig_0_10z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_10z = celloutsig_0_2z[3:1];
  assign celloutsig_1_1z = ~((in_data[137] & celloutsig_1_0z[4]) | (celloutsig_1_0z[15] & in_data[136]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z[4] & celloutsig_1_2z[2]) | (celloutsig_1_1z & celloutsig_1_2z[2]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_4z) | (celloutsig_0_2z[3] & celloutsig_0_6z));
  assign { celloutsig_0_7z[0], celloutsig_0_7z[8:2] } = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } ~^ { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign _03_[7] = _00_;
  assign celloutsig_0_7z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
