Info: constraining clock net 'clk48' to 240.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       108/83640     0%
Info:         logic LUTs:    108/83640     0%
Info:         carry LUTs:      0/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:       320/83640     0%

Info: Packing IOs..
Info: pin 'clk48$tr_io' constrained to Bel 'X71/Y0/PIOA'.
Info: pin 'tx$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'td[19]$tr_io' constrained to Bel 'X0/Y56/PIOC'.
Info: pin 'td[18]$tr_io' constrained to Bel 'X0/Y47/PIOB'.
Info: pin 'td[9]$tr_io' constrained to Bel 'X0/Y35/PIOD'.
Info: pin 'td[8]$tr_io' constrained to Bel 'X0/Y41/PIOC'.
Info: pin 'td[7]$tr_io' constrained to Bel 'X0/Y44/PIOB'.
Info: pin 'td[6]$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'td[5]$tr_io' constrained to Bel 'X0/Y44/PIOD'.
Info: pin 'td[4]$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: pin 'td[3]$tr_io' constrained to Bel 'X0/Y17/PIOB'.
Info: pin 'td[2]$tr_io' constrained to Bel 'X126/Y50/PIOC'.
Info: pin 'td[1]$tr_io' constrained to Bel 'X13/Y95/PIOB'.
Info: pin 'td[0]$tr_io' constrained to Bel 'X15/Y95/PIOB'.
Info: pin 'td[17]$tr_io' constrained to Bel 'X0/Y56/PIOD'.
Info: pin 'td[16]$tr_io' constrained to Bel 'X0/Y50/PIOC'.
Info: pin 'td[15]$tr_io' constrained to Bel 'X0/Y56/PIOA'.
Info: pin 'td[14]$tr_io' constrained to Bel 'X0/Y50/PIOB'.
Info: pin 'td[13]$tr_io' constrained to Bel 'X0/Y50/PIOA'.
Info: pin 'td[12]$tr_io' constrained to Bel 'X0/Y35/PIOB'.
Info: pin 'td[11]$tr_io' constrained to Bel 'X0/Y44/PIOA'.
Info: pin 'td[10]$tr_io' constrained to Bel 'X0/Y35/PIOA'.
Info: pin 'td[20]$tr_io' constrained to Bel 'X0/Y47/PIOD'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk48$TRELLIS_IO_IN to global network
Info: Checksum: 0xebaaed4b

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x828e6f65

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:   112/41820     0%
Info: 	          TRELLIS_IO:    23/  365     6%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:    32/  208    15%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%

Info: Placed 23 cells based on constraints.
Info: Creating initial analytic placement for 142 cells, random placement wirelen = 18166.
Info:     at initial placer iter 0, wirelen = 725
Info:     at initial placer iter 1, wirelen = 580
Info:     at initial placer iter 2, wirelen = 557
Info:     at initial placer iter 3, wirelen = 550
Info: Running main analytical placer.
Info:     at iteration #1, type DP16KD: wirelen solved = 660, spread = 4607, legal = 4562; time = 0.00s
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 3558, spread = 3585, legal = 3646; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 609, spread = 4469, legal = 4504; time = 0.01s
Info:     at iteration #2, type DP16KD: wirelen solved = 1050, spread = 4531, legal = 4486; time = 0.01s
Info:     at iteration #2, type TRELLIS_SLICE: wirelen solved = 3442, spread = 3483, legal = 3528; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 517, spread = 4519, legal = 4476; time = 0.01s
Info:     at iteration #3, type DP16KD: wirelen solved = 1018, spread = 4504, legal = 4504; time = 0.01s
Info:     at iteration #3, type TRELLIS_SLICE: wirelen solved = 3460, spread = 3525, legal = 3566; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 520, spread = 4466, legal = 4471; time = 0.01s
Info:     at iteration #4, type DP16KD: wirelen solved = 972, spread = 4546, legal = 4501; time = 0.01s
Info:     at iteration #4, type TRELLIS_SLICE: wirelen solved = 3434, spread = 3485, legal = 3520; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 549, spread = 4471, legal = 4471; time = 0.01s
Info:     at iteration #5, type DP16KD: wirelen solved = 994, spread = 4601, legal = 4472; time = 0.01s
Info:     at iteration #5, type TRELLIS_SLICE: wirelen solved = 3599, spread = 3622, legal = 3659; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 586, spread = 4413, legal = 4413; time = 0.01s
Info:     at iteration #6, type DP16KD: wirelen solved = 941, spread = 4500, legal = 4507; time = 0.01s
Info:     at iteration #6, type TRELLIS_SLICE: wirelen solved = 3702, spread = 3765, legal = 3776; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 563, spread = 4379, legal = 4389; time = 0.01s
Info:     at iteration #7, type DP16KD: wirelen solved = 874, spread = 4387, legal = 4387; time = 0.01s
Info:     at iteration #7, type TRELLIS_SLICE: wirelen solved = 3586, spread = 3645, legal = 3670; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 577, spread = 4373, legal = 4391; time = 0.01s
Info:     at iteration #8, type DP16KD: wirelen solved = 842, spread = 4394, legal = 4394; time = 0.01s
Info:     at iteration #8, type TRELLIS_SLICE: wirelen solved = 3722, spread = 3767, legal = 3797; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 590, spread = 4405, legal = 4408; time = 0.01s
Info:     at iteration #9, type DP16KD: wirelen solved = 799, spread = 4410, legal = 4410; time = 0.01s
Info:     at iteration #9, type TRELLIS_SLICE: wirelen solved = 3827, spread = 3927, legal = 3941; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 635, spread = 4492, legal = 4492; time = 0.01s
Info:     at iteration #10, type DP16KD: wirelen solved = 860, spread = 4558, legal = 4764; time = 0.01s
Info:     at iteration #10, type TRELLIS_SLICE: wirelen solved = 4165, spread = 4193, legal = 4203; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 651, spread = 4521, legal = 4589; time = 0.01s
Info:     at iteration #11, type DP16KD: wirelen solved = 916, spread = 4710, legal = 4710; time = 0.01s
Info:     at iteration #11, type TRELLIS_SLICE: wirelen solved = 4098, spread = 4122, legal = 4139; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 699, spread = 4793, legal = 4795; time = 0.01s
Info: HeAP Placer Time: 0.25s
Info:   of which solving equations: 0.16s
Info:   of which spreading cells: 0.04s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 803, wirelen = 4389
Info:   at iteration #5: temp = 0.000000, timing cost = 516, wirelen = 3826
Info:   at iteration #10: temp = 0.000000, timing cost = 529, wirelen = 3719
Info:   at iteration #10: temp = 0.000000, timing cost = 459, wirelen = 3722 
Info: SA placement time 0.08s

Info: Max frequency for clock '$glbnet$clk48$TRELLIS_IO_IN': 118.26 MHz (FAIL at 240.04 MHz)

Info: Max delay posedge $glbnet$clk48$TRELLIS_IO_IN -> <async>: 8.44 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ -4290,   -331) |************************************************************ 
Info: [  -331,   3628) |***************************************+
Info: [  3628,   7587) | 
Info: [  7587,  11546) | 
Info: [ 11546,  15505) | 
Info: [ 15505,  19464) | 
Info: [ 19464,  23423) | 
Info: [ 23423,  27382) | 
Info: [ 27382,  31341) | 
Info: [ 31341,  35300) | 
Info: [ 35300,  39259) | 
Info: [ 39259,  43218) | 
Info: [ 43218,  47177) | 
Info: [ 47177,  51136) | 
Info: [ 51136,  55095) | 
Info: [ 55095,  59054) | 
Info: [ 59054,  63013) | 
Info: [ 63013,  66972) | 
Info: [ 66972,  70931) | 
Info: [ 70931,  74890) |+
Info: Checksum: 0x40a28481
Info: Routing globals...
Info:     routing clock net $glbnet$clk48$TRELLIS_IO_IN using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1281 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       40        959 |   40   959 |       331|       0.64       0.64|
Info:       1336 |       46       1290 |    6   331 |         0|       0.15       0.79|
Info: Routing complete.
Info: Router1 time 0.79s
Info: Checksum: 0xb38446e7

Info: Critical path report for clock '$glbnet$clk48$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source td_r_LUT4_D_12_SLICE.Q0
Info:  3.7  4.2    Net read_address[7] budget 3.436000 ns (16,41) -> (10,70)
Info:                Sink read_data_TRELLIS_FF_Q_30_DI_DP16KD_DOB0.ADB7
Info:  0.2  4.4  Setup read_data_TRELLIS_FF_Q_30_DI_DP16KD_DOB0.ADB7
Info: 0.7 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk48$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source parity2_LUT4_C_SLICE.Q0
Info:  3.9  4.4    Net tx$TRELLIS_IO_OUT budget 82.807999 ns (10,48) -> (6,95)
Info:                Sink tx$tr_io.I
Info: 0.5 ns logic, 3.9 ns routing

ERROR: Max frequency for clock '$glbnet$clk48$TRELLIS_IO_IN': 227.74 MHz (FAIL at 240.04 MHz)

Info: Max delay posedge $glbnet$clk48$TRELLIS_IO_IN -> <async>: 4.42 ns

Info: Slack histogram:
Info:  legend: * represents 17 endpoint(s)
Info:          + represents [1,17) endpoint(s)
Info: [  -225,   3733) |************************************************************ 
Info: [  3733,   7691) | 
Info: [  7691,  11649) | 
Info: [ 11649,  15607) | 
Info: [ 15607,  19565) | 
Info: [ 19565,  23523) | 
Info: [ 23523,  27481) | 
Info: [ 27481,  31439) | 
Info: [ 31439,  35397) | 
Info: [ 35397,  39355) | 
Info: [ 39355,  43313) | 
Info: [ 43313,  47271) | 
Info: [ 47271,  51229) | 
Info: [ 51229,  55187) | 
Info: [ 55187,  59145) | 
Info: [ 59145,  63103) | 
Info: [ 63103,  67061) | 
Info: [ 67061,  71019) | 
Info: [ 71019,  74977) | 
Info: [ 74977,  78935) |+
Info: Using pin C15 as VREF for bank 7
Info: Using pin H15 as VREF for bank 6
0 warnings, 1 error
