// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ethernet_header_inserter_compute_and_insert_ip_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ip_header_out_dout,
        ip_header_out_num_data_valid,
        ip_header_out_fifo_cap,
        ip_header_out_empty_n,
        ip_header_out_read,
        ip_header_checksum_din,
        ip_header_checksum_num_data_valid,
        ip_header_checksum_fifo_cap,
        ip_header_checksum_full_n,
        ip_header_checksum_write
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] ip_header_out_dout;
input  [4:0] ip_header_out_num_data_valid;
input  [4:0] ip_header_out_fifo_cap;
input   ip_header_out_empty_n;
output   ip_header_out_read;
output  [1023:0] ip_header_checksum_din;
input  [4:0] ip_header_checksum_num_data_valid;
input  [4:0] ip_header_checksum_fifo_cap;
input   ip_header_checksum_full_n;
output   ip_header_checksum_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ip_header_out_read;
reg ip_header_checksum_write;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
wire   [0:0] tmp_i_nbreadreq_fu_342_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_CS_iter1_fsm_state2;
wire    ap_CS_iter2_fsm_state3;
reg   [0:0] tmp_i_reg_2047;
reg   [0:0] tmp_i_reg_2047_pp0_iter2_reg;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg    ip_header_out_blk_n;
reg    ip_header_checksum_blk_n;
reg   [0:0] tmp_i_reg_2047_pp0_iter1_reg;
reg   [1023:0] ip_header_out_read_reg_2051;
wire   [511:0] currWord_data_fu_363_p1;
reg   [511:0] currWord_data_reg_2105;
reg   [511:0] currWord_data_reg_2105_pp0_iter1_reg;
reg   [511:0] currWord_data_reg_2105_pp0_iter2_reg;
wire   [0:0] icmp_ln260_fu_379_p2;
reg   [0:0] icmp_ln260_reg_2110;
wire   [0:0] icmp_ln260_1_fu_395_p2;
reg   [0:0] icmp_ln260_1_reg_2116;
wire   [0:0] icmp_ln260_2_fu_401_p2;
reg   [0:0] icmp_ln260_2_reg_2122;
wire   [0:0] icmp_ln260_4_fu_495_p2;
reg   [0:0] icmp_ln260_4_reg_2127;
wire   [0:0] icmp_ln260_5_fu_501_p2;
reg   [0:0] icmp_ln260_5_reg_2132;
wire   [0:0] icmp_ln260_6_fu_507_p2;
reg   [0:0] icmp_ln260_6_reg_2137;
wire   [0:0] icmp_ln260_7_fu_513_p2;
reg   [0:0] icmp_ln260_7_reg_2142;
wire   [0:0] icmp_ln260_8_fu_519_p2;
reg   [0:0] icmp_ln260_8_reg_2147;
wire   [0:0] icmp_ln260_9_fu_525_p2;
reg   [0:0] icmp_ln260_9_reg_2152;
wire   [0:0] icmp_ln260_10_fu_611_p2;
reg   [0:0] icmp_ln260_10_reg_2157;
wire   [0:0] icmp_ln260_11_fu_617_p2;
reg   [0:0] icmp_ln260_11_reg_2162;
wire   [0:0] icmp_ln260_12_fu_623_p2;
reg   [0:0] icmp_ln260_12_reg_2167;
wire   [0:0] icmp_ln260_13_fu_629_p2;
reg   [0:0] icmp_ln260_13_reg_2172;
wire   [0:0] icmp_ln260_14_fu_635_p2;
reg   [0:0] icmp_ln260_14_reg_2177;
wire   [0:0] icmp_ln260_15_fu_641_p2;
reg   [0:0] icmp_ln260_15_reg_2182;
wire   [0:0] icmp_ln260_16_fu_647_p2;
reg   [0:0] icmp_ln260_16_reg_2187;
wire   [0:0] icmp_ln260_17_fu_653_p2;
reg   [0:0] icmp_ln260_17_reg_2192;
wire   [0:0] icmp_ln260_18_fu_659_p2;
reg   [0:0] icmp_ln260_18_reg_2197;
wire   [0:0] icmp_ln260_19_fu_665_p2;
reg   [0:0] icmp_ln260_19_reg_2202;
wire   [0:0] icmp_ln260_20_fu_671_p2;
reg   [0:0] icmp_ln260_20_reg_2207;
wire   [0:0] icmp_ln260_21_fu_677_p2;
reg   [0:0] icmp_ln260_21_reg_2212;
wire   [0:0] icmp_ln260_22_fu_683_p2;
reg   [0:0] icmp_ln260_22_reg_2217;
wire   [16:0] add_ln271_2_fu_697_p2;
reg   [16:0] add_ln271_2_reg_2223;
wire   [16:0] add_ln271_6_fu_711_p2;
reg   [16:0] add_ln271_6_reg_2228;
reg   [64:0] tmp_reg_2233;
reg   [64:0] tmp_reg_2233_pp0_iter1_reg;
reg   [64:0] tmp_reg_2233_pp0_iter2_reg;
wire   [18:0] add_ln284_fu_1824_p2;
reg   [18:0] add_ln284_reg_2238;
wire   [15:0] trunc_ln284_fu_1830_p1;
reg   [15:0] trunc_ln284_reg_2243;
wire   [18:0] add_ln284_1_fu_1848_p2;
reg   [18:0] add_ln284_1_reg_2248;
wire   [15:0] trunc_ln284_1_fu_1854_p1;
reg   [15:0] trunc_ln284_1_reg_2253;
wire   [18:0] add_ln284_2_fu_1872_p2;
reg   [18:0] add_ln284_2_reg_2258;
wire   [15:0] trunc_ln284_2_fu_1878_p1;
reg   [15:0] trunc_ln284_2_reg_2263;
wire   [18:0] add_ln284_3_fu_1890_p2;
reg   [18:0] add_ln284_3_reg_2268;
wire   [15:0] trunc_ln287_fu_1896_p1;
reg   [15:0] trunc_ln287_reg_2273;
wire   [15:0] trunc_ln292_fu_1976_p1;
reg   [15:0] trunc_ln292_reg_2278;
reg   [0:0] tmp_5_reg_2283;
wire   [3:0] trunc_ln253_fu_367_p1;
wire   [2:0] tmp_2_fu_385_p4;
wire   [7:0] tmp_24_i_fu_417_p4;
wire   [7:0] tmp_23_i_fu_407_p4;
wire   [1:0] tmp_3_fu_435_p4;
wire   [0:0] icmp_ln260_3_fu_445_p2;
wire   [15:0] temp_5_fu_427_p3;
wire   [7:0] tmp_26_i_fu_469_p4;
wire   [7:0] tmp_25_i_fu_459_p4;
wire   [15:0] temp_6_fu_479_p3;
wire   [4:0] mul_i_i_i_fu_371_p3;
wire   [7:0] tmp_40_i_fu_541_p4;
wire   [7:0] tmp_39_i_fu_531_p4;
wire   [0:0] tmp_4_fu_559_p3;
wire   [15:0] temp_13_fu_551_p3;
wire   [7:0] tmp_42_i_fu_585_p4;
wire   [7:0] tmp_41_i_fu_575_p4;
wire   [15:0] temp_14_fu_595_p3;
wire   [15:0] select_ln260_5_fu_451_p3;
wire   [15:0] select_ln260_6_fu_487_p3;
wire   [16:0] zext_ln271_5_fu_693_p1;
wire   [16:0] zext_ln271_4_fu_689_p1;
wire   [15:0] select_ln260_13_fu_567_p3;
wire   [15:0] select_ln260_14_fu_603_p3;
wire   [16:0] zext_ln271_13_fu_707_p1;
wire   [16:0] zext_ln271_12_fu_703_p1;
wire   [7:0] trunc_ln259_fu_736_p1;
wire   [7:0] tmp_13_i_fu_727_p4;
wire   [15:0] temp_fu_739_p3;
wire   [7:0] tmp_16_i_fu_763_p4;
wire   [7:0] tmp_15_i_fu_754_p4;
wire   [15:0] temp_1_fu_772_p3;
wire   [7:0] tmp_18_i_fu_796_p4;
wire   [7:0] tmp_17_i_fu_787_p4;
wire   [15:0] temp_2_fu_805_p3;
wire   [7:0] tmp_20_i_fu_829_p4;
wire   [7:0] tmp_19_i_fu_820_p4;
wire   [15:0] temp_3_fu_838_p3;
wire   [7:0] tmp_22_i_fu_862_p4;
wire   [7:0] tmp_21_i_fu_853_p4;
wire   [15:0] temp_4_fu_871_p3;
wire   [7:0] tmp_28_i_fu_895_p4;
wire   [7:0] tmp_27_i_fu_886_p4;
wire   [15:0] temp_7_fu_904_p3;
wire   [7:0] tmp_30_i_fu_928_p4;
wire   [7:0] tmp_29_i_fu_919_p4;
wire   [15:0] temp_8_fu_937_p3;
wire   [7:0] tmp_32_i_fu_961_p4;
wire   [7:0] tmp_31_i_fu_952_p4;
wire   [15:0] temp_9_fu_970_p3;
wire   [7:0] tmp_34_i_fu_994_p4;
wire   [7:0] tmp_33_i_fu_985_p4;
wire   [15:0] temp_10_fu_1003_p3;
wire   [7:0] tmp_36_i_fu_1027_p4;
wire   [7:0] tmp_35_i_fu_1018_p4;
wire   [15:0] temp_11_fu_1036_p3;
wire   [7:0] tmp_38_i_fu_1060_p4;
wire   [7:0] tmp_37_i_fu_1051_p4;
wire   [15:0] temp_12_fu_1069_p3;
wire   [7:0] tmp_44_i_fu_1093_p4;
wire   [7:0] tmp_43_i_fu_1084_p4;
wire   [15:0] temp_15_fu_1102_p3;
wire   [7:0] tmp_46_i_fu_1126_p4;
wire   [7:0] tmp_45_i_fu_1117_p4;
wire   [15:0] temp_16_fu_1135_p3;
wire   [7:0] tmp_48_i_fu_1159_p4;
wire   [7:0] tmp_47_i_fu_1150_p4;
wire   [15:0] temp_17_fu_1168_p3;
wire   [7:0] tmp_50_i_fu_1192_p4;
wire   [7:0] tmp_49_i_fu_1183_p4;
wire   [15:0] temp_18_fu_1201_p3;
wire   [7:0] tmp_52_i_fu_1225_p4;
wire   [7:0] tmp_51_i_fu_1216_p4;
wire   [15:0] temp_19_fu_1234_p3;
wire   [7:0] tmp_54_i_fu_1258_p4;
wire   [7:0] tmp_53_i_fu_1249_p4;
wire   [15:0] temp_20_fu_1267_p3;
wire   [7:0] tmp_56_i_fu_1291_p4;
wire   [7:0] tmp_55_i_fu_1282_p4;
wire   [15:0] temp_21_fu_1300_p3;
wire   [7:0] tmp_58_i_fu_1324_p4;
wire   [7:0] tmp_57_i_fu_1315_p4;
wire   [15:0] temp_22_fu_1333_p3;
wire   [7:0] tmp_60_i_fu_1357_p4;
wire   [7:0] tmp_59_i_fu_1348_p4;
wire   [15:0] temp_23_fu_1366_p3;
wire   [7:0] tmp_62_i_fu_1390_p4;
wire   [7:0] tmp_61_i_fu_1381_p4;
wire   [15:0] temp_24_fu_1399_p3;
wire   [7:0] tmp_64_i_fu_1423_p4;
wire   [7:0] tmp_63_i_fu_1414_p4;
wire   [15:0] temp_25_fu_1432_p3;
wire   [7:0] tmp_66_i_fu_1456_p4;
wire   [7:0] tmp_65_i_fu_1447_p4;
wire   [15:0] temp_26_fu_1465_p3;
wire   [7:0] tmp_68_i_fu_1489_p4;
wire   [7:0] tmp_67_i_fu_1480_p4;
wire   [15:0] temp_27_fu_1498_p3;
wire   [7:0] tmp_70_i_fu_1522_p4;
wire   [7:0] tmp_69_i_fu_1513_p4;
wire   [15:0] temp_28_fu_1531_p3;
wire   [15:0] select_ln260_fu_747_p3;
wire   [15:0] select_ln260_1_fu_780_p3;
wire   [16:0] zext_ln271_1_fu_1550_p1;
wire   [16:0] zext_ln271_fu_1546_p1;
wire   [15:0] select_ln260_2_fu_813_p3;
wire   [15:0] select_ln260_3_fu_846_p3;
wire   [16:0] zext_ln271_3_fu_1564_p1;
wire   [16:0] zext_ln271_2_fu_1560_p1;
wire   [15:0] select_ln260_7_fu_912_p3;
wire   [15:0] select_ln260_8_fu_945_p3;
wire   [16:0] zext_ln271_7_fu_1578_p1;
wire   [16:0] zext_ln271_6_fu_1574_p1;
wire   [15:0] select_ln260_9_fu_978_p3;
wire   [15:0] select_ln260_10_fu_1011_p3;
wire   [16:0] zext_ln271_9_fu_1592_p1;
wire   [16:0] zext_ln271_8_fu_1588_p1;
wire   [15:0] select_ln260_11_fu_1044_p3;
wire   [15:0] select_ln260_12_fu_1077_p3;
wire   [16:0] zext_ln271_11_fu_1606_p1;
wire   [16:0] zext_ln271_10_fu_1602_p1;
wire   [15:0] select_ln260_15_fu_1110_p3;
wire   [15:0] select_ln260_16_fu_1143_p3;
wire   [16:0] zext_ln271_15_fu_1620_p1;
wire   [16:0] zext_ln271_14_fu_1616_p1;
wire   [15:0] select_ln260_17_fu_1176_p3;
wire   [15:0] select_ln260_18_fu_1209_p3;
wire   [16:0] zext_ln271_17_fu_1634_p1;
wire   [16:0] zext_ln271_16_fu_1630_p1;
wire   [15:0] select_ln260_19_fu_1242_p3;
wire   [15:0] select_ln260_20_fu_1275_p3;
wire   [16:0] zext_ln271_19_fu_1648_p1;
wire   [16:0] zext_ln271_18_fu_1644_p1;
wire   [15:0] select_ln260_21_fu_1308_p3;
wire   [15:0] select_ln260_22_fu_1341_p3;
wire   [16:0] zext_ln271_21_fu_1662_p1;
wire   [16:0] zext_ln271_20_fu_1658_p1;
wire   [15:0] select_ln260_23_fu_1374_p3;
wire   [15:0] select_ln260_24_fu_1407_p3;
wire   [16:0] zext_ln271_23_fu_1676_p1;
wire   [16:0] zext_ln271_22_fu_1672_p1;
wire   [15:0] select_ln260_25_fu_1440_p3;
wire   [15:0] select_ln260_26_fu_1473_p3;
wire   [16:0] zext_ln271_25_fu_1690_p1;
wire   [16:0] zext_ln271_24_fu_1686_p1;
wire   [15:0] select_ln260_27_fu_1506_p3;
wire   [15:0] select_ln260_28_fu_1539_p3;
wire   [16:0] zext_ln271_27_fu_1704_p1;
wire   [16:0] zext_ln271_26_fu_1700_p1;
wire   [16:0] add_ln271_1_fu_1568_p2;
wire   [16:0] add_ln271_fu_1554_p2;
wire   [17:0] zext_ln277_fu_1714_p1;
wire   [17:0] zext_ln277_1_fu_1718_p1;
wire   [15:0] select_ln260_4_fu_879_p3;
wire   [17:0] zext_ln277_2_fu_1728_p1;
wire   [17:0] zext_ln277_3_fu_1731_p1;
wire   [16:0] add_ln271_4_fu_1596_p2;
wire   [16:0] add_ln271_3_fu_1582_p2;
wire   [17:0] zext_ln277_4_fu_1741_p1;
wire   [17:0] zext_ln277_5_fu_1745_p1;
wire   [16:0] add_ln271_5_fu_1610_p2;
wire   [17:0] zext_ln277_6_fu_1755_p1;
wire   [17:0] zext_ln277_7_fu_1758_p1;
wire   [16:0] add_ln271_8_fu_1638_p2;
wire   [16:0] add_ln271_7_fu_1624_p2;
wire   [17:0] zext_ln277_8_fu_1768_p1;
wire   [17:0] zext_ln277_9_fu_1772_p1;
wire   [16:0] add_ln271_10_fu_1666_p2;
wire   [16:0] add_ln271_9_fu_1652_p2;
wire   [17:0] zext_ln277_10_fu_1782_p1;
wire   [17:0] zext_ln277_11_fu_1786_p1;
wire   [16:0] add_ln271_12_fu_1694_p2;
wire   [16:0] add_ln271_11_fu_1680_p2;
wire   [17:0] zext_ln277_12_fu_1796_p1;
wire   [17:0] zext_ln277_13_fu_1800_p1;
wire   [17:0] add_ln277_1_fu_1735_p2;
wire   [17:0] add_ln277_fu_1722_p2;
wire   [18:0] zext_ln284_fu_1810_p1;
wire   [18:0] zext_ln284_1_fu_1814_p1;
wire   [17:0] add_ln284_4_fu_1818_p2;
wire   [17:0] add_ln277_3_fu_1762_p2;
wire   [17:0] add_ln277_2_fu_1749_p2;
wire   [18:0] zext_ln284_2_fu_1834_p1;
wire   [18:0] zext_ln284_3_fu_1838_p1;
wire   [17:0] add_ln284_5_fu_1842_p2;
wire   [17:0] add_ln277_5_fu_1790_p2;
wire   [17:0] add_ln277_4_fu_1776_p2;
wire   [18:0] zext_ln284_4_fu_1858_p1;
wire   [18:0] zext_ln284_5_fu_1862_p1;
wire   [17:0] add_ln284_6_fu_1866_p2;
wire   [16:0] add_ln271_13_fu_1708_p2;
wire   [17:0] add_ln277_6_fu_1804_p2;
wire   [18:0] zext_ln284_7_fu_1886_p1;
wire   [18:0] zext_ln284_6_fu_1882_p1;
wire   [19:0] zext_ln287_fu_1900_p1;
wire   [19:0] zext_ln287_1_fu_1903_p1;
wire   [19:0] zext_ln288_fu_1916_p1;
wire   [19:0] zext_ln288_1_fu_1919_p1;
wire   [19:0] add_ln288_fu_1926_p2;
wire   [19:0] add_ln287_fu_1910_p2;
wire   [15:0] add_ln290_2_fu_1922_p2;
wire   [15:0] add_ln288_2_fu_1906_p2;
wire   [20:0] zext_ln290_fu_1932_p1;
wire   [20:0] zext_ln290_1_fu_1936_p1;
wire   [20:0] add_ln290_1_fu_1946_p2;
wire   [15:0] add_ln290_fu_1940_p2;
wire   [4:0] tmp_72_i_fu_1952_p4;
wire   [16:0] zext_ln291_fu_1962_p1;
wire   [16:0] zext_ln291_1_fu_1966_p1;
wire   [16:0] add_ln291_fu_1970_p2;
wire   [15:0] zext_ln292_fu_1988_p1;
wire   [15:0] add_ln292_fu_1991_p2;
wire   [15:0] xor_ln293_fu_1996_p2;
wire   [7:0] trunc_ln296_fu_2002_p1;
wire   [7:0] tmp_75_i_fu_2006_p4;
wire   [15:0] tmp_1_i_fu_2016_p3;
wire   [511:0] currWord_data_1_fu_2024_p5;
wire   [576:0] tmp_1_fu_2035_p3;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state4_pp0_stage0_iter3)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        add_ln271_2_reg_2223 <= add_ln271_2_fu_697_p2;
        add_ln271_6_reg_2228 <= add_ln271_6_fu_711_p2;
        currWord_data_reg_2105 <= currWord_data_fu_363_p1;
        icmp_ln260_10_reg_2157 <= icmp_ln260_10_fu_611_p2;
        icmp_ln260_11_reg_2162 <= icmp_ln260_11_fu_617_p2;
        icmp_ln260_12_reg_2167 <= icmp_ln260_12_fu_623_p2;
        icmp_ln260_13_reg_2172 <= icmp_ln260_13_fu_629_p2;
        icmp_ln260_14_reg_2177 <= icmp_ln260_14_fu_635_p2;
        icmp_ln260_15_reg_2182 <= icmp_ln260_15_fu_641_p2;
        icmp_ln260_16_reg_2187 <= icmp_ln260_16_fu_647_p2;
        icmp_ln260_17_reg_2192 <= icmp_ln260_17_fu_653_p2;
        icmp_ln260_18_reg_2197 <= icmp_ln260_18_fu_659_p2;
        icmp_ln260_19_reg_2202 <= icmp_ln260_19_fu_665_p2;
        icmp_ln260_1_reg_2116 <= icmp_ln260_1_fu_395_p2;
        icmp_ln260_20_reg_2207 <= icmp_ln260_20_fu_671_p2;
        icmp_ln260_21_reg_2212 <= icmp_ln260_21_fu_677_p2;
        icmp_ln260_22_reg_2217 <= icmp_ln260_22_fu_683_p2;
        icmp_ln260_2_reg_2122 <= icmp_ln260_2_fu_401_p2;
        icmp_ln260_4_reg_2127 <= icmp_ln260_4_fu_495_p2;
        icmp_ln260_5_reg_2132 <= icmp_ln260_5_fu_501_p2;
        icmp_ln260_6_reg_2137 <= icmp_ln260_6_fu_507_p2;
        icmp_ln260_7_reg_2142 <= icmp_ln260_7_fu_513_p2;
        icmp_ln260_8_reg_2147 <= icmp_ln260_8_fu_519_p2;
        icmp_ln260_9_reg_2152 <= icmp_ln260_9_fu_525_p2;
        icmp_ln260_reg_2110 <= icmp_ln260_fu_379_p2;
        ip_header_out_read_reg_2051 <= ip_header_out_dout;
        tmp_i_reg_2047 <= tmp_i_nbreadreq_fu_342_p3;
        tmp_reg_2233 <= {{ip_header_out_dout[576:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        add_ln284_1_reg_2248 <= add_ln284_1_fu_1848_p2;
        add_ln284_2_reg_2258 <= add_ln284_2_fu_1872_p2;
        add_ln284_3_reg_2268 <= add_ln284_3_fu_1890_p2;
        add_ln284_reg_2238 <= add_ln284_fu_1824_p2;
        currWord_data_reg_2105_pp0_iter1_reg <= currWord_data_reg_2105;
        tmp_i_reg_2047_pp0_iter1_reg <= tmp_i_reg_2047;
        tmp_reg_2233_pp0_iter1_reg <= tmp_reg_2233;
        trunc_ln284_1_reg_2253 <= trunc_ln284_1_fu_1854_p1;
        trunc_ln284_2_reg_2263 <= trunc_ln284_2_fu_1878_p1;
        trunc_ln284_reg_2243 <= trunc_ln284_fu_1830_p1;
        trunc_ln287_reg_2273 <= trunc_ln287_fu_1896_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        currWord_data_reg_2105_pp0_iter2_reg <= currWord_data_reg_2105_pp0_iter1_reg;
        tmp_5_reg_2283 <= add_ln291_fu_1970_p2[32'd16];
        tmp_i_reg_2047_pp0_iter2_reg <= tmp_i_reg_2047_pp0_iter1_reg;
        tmp_reg_2233_pp0_iter2_reg <= tmp_reg_2233_pp0_iter1_reg;
        trunc_ln292_reg_2278 <= trunc_ln292_fu_1976_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_pp0_stage0_iter3)) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state4_pp0_stage0_iter3)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2047_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ip_header_checksum_blk_n = ip_header_checksum_full_n;
    end else begin
        ip_header_checksum_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state4_pp0_stage0_iter3)) & (tmp_i_reg_2047_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ip_header_checksum_write = 1'b1;
    end else begin
        ip_header_checksum_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        ip_header_out_blk_n = ip_header_out_empty_n;
    end else begin
        ip_header_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ip_header_out_read = 1'b1;
    end else begin
        ip_header_out_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'b0 == ap_block_state1_pp0_stage0_iter0))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_block_state1_pp0_stage0_iter0))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state4_pp0_stage0_iter3)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((ap_done_reg == 1'b1) | (1'b1 == ap_block_state4_pp0_stage0_iter3)) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_block_state4_pp0_stage0_iter3))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

assign add_ln271_10_fu_1666_p2 = (zext_ln271_21_fu_1662_p1 + zext_ln271_20_fu_1658_p1);

assign add_ln271_11_fu_1680_p2 = (zext_ln271_23_fu_1676_p1 + zext_ln271_22_fu_1672_p1);

assign add_ln271_12_fu_1694_p2 = (zext_ln271_25_fu_1690_p1 + zext_ln271_24_fu_1686_p1);

assign add_ln271_13_fu_1708_p2 = (zext_ln271_27_fu_1704_p1 + zext_ln271_26_fu_1700_p1);

assign add_ln271_1_fu_1568_p2 = (zext_ln271_3_fu_1564_p1 + zext_ln271_2_fu_1560_p1);

assign add_ln271_2_fu_697_p2 = (zext_ln271_5_fu_693_p1 + zext_ln271_4_fu_689_p1);

assign add_ln271_3_fu_1582_p2 = (zext_ln271_7_fu_1578_p1 + zext_ln271_6_fu_1574_p1);

assign add_ln271_4_fu_1596_p2 = (zext_ln271_9_fu_1592_p1 + zext_ln271_8_fu_1588_p1);

assign add_ln271_5_fu_1610_p2 = (zext_ln271_11_fu_1606_p1 + zext_ln271_10_fu_1602_p1);

assign add_ln271_6_fu_711_p2 = (zext_ln271_13_fu_707_p1 + zext_ln271_12_fu_703_p1);

assign add_ln271_7_fu_1624_p2 = (zext_ln271_15_fu_1620_p1 + zext_ln271_14_fu_1616_p1);

assign add_ln271_8_fu_1638_p2 = (zext_ln271_17_fu_1634_p1 + zext_ln271_16_fu_1630_p1);

assign add_ln271_9_fu_1652_p2 = (zext_ln271_19_fu_1648_p1 + zext_ln271_18_fu_1644_p1);

assign add_ln271_fu_1554_p2 = (zext_ln271_1_fu_1550_p1 + zext_ln271_fu_1546_p1);

assign add_ln277_1_fu_1735_p2 = (zext_ln277_2_fu_1728_p1 + zext_ln277_3_fu_1731_p1);

assign add_ln277_2_fu_1749_p2 = (zext_ln277_4_fu_1741_p1 + zext_ln277_5_fu_1745_p1);

assign add_ln277_3_fu_1762_p2 = (zext_ln277_6_fu_1755_p1 + zext_ln277_7_fu_1758_p1);

assign add_ln277_4_fu_1776_p2 = (zext_ln277_8_fu_1768_p1 + zext_ln277_9_fu_1772_p1);

assign add_ln277_5_fu_1790_p2 = (zext_ln277_10_fu_1782_p1 + zext_ln277_11_fu_1786_p1);

assign add_ln277_6_fu_1804_p2 = (zext_ln277_12_fu_1796_p1 + zext_ln277_13_fu_1800_p1);

assign add_ln277_fu_1722_p2 = (zext_ln277_fu_1714_p1 + zext_ln277_1_fu_1718_p1);

assign add_ln284_1_fu_1848_p2 = (zext_ln284_2_fu_1834_p1 + zext_ln284_3_fu_1838_p1);

assign add_ln284_2_fu_1872_p2 = (zext_ln284_4_fu_1858_p1 + zext_ln284_5_fu_1862_p1);

assign add_ln284_3_fu_1890_p2 = (zext_ln284_7_fu_1886_p1 + zext_ln284_6_fu_1882_p1);

assign add_ln284_4_fu_1818_p2 = (add_ln277_1_fu_1735_p2 + add_ln277_fu_1722_p2);

assign add_ln284_5_fu_1842_p2 = (add_ln277_3_fu_1762_p2 + add_ln277_2_fu_1749_p2);

assign add_ln284_6_fu_1866_p2 = (add_ln277_5_fu_1790_p2 + add_ln277_4_fu_1776_p2);

assign add_ln284_fu_1824_p2 = (zext_ln284_fu_1810_p1 + zext_ln284_1_fu_1814_p1);

assign add_ln287_fu_1910_p2 = (zext_ln287_fu_1900_p1 + zext_ln287_1_fu_1903_p1);

assign add_ln288_2_fu_1906_p2 = (trunc_ln284_1_reg_2253 + trunc_ln284_reg_2243);

assign add_ln288_fu_1926_p2 = (zext_ln288_fu_1916_p1 + zext_ln288_1_fu_1919_p1);

assign add_ln290_1_fu_1946_p2 = (zext_ln290_fu_1932_p1 + zext_ln290_1_fu_1936_p1);

assign add_ln290_2_fu_1922_p2 = (trunc_ln287_reg_2273 + trunc_ln284_2_reg_2263);

assign add_ln290_fu_1940_p2 = (add_ln290_2_fu_1922_p2 + add_ln288_2_fu_1906_p2);

assign add_ln291_fu_1970_p2 = (zext_ln291_fu_1962_p1 + zext_ln291_1_fu_1966_p1);

assign add_ln292_fu_1991_p2 = (zext_ln292_fu_1988_p1 + trunc_ln292_reg_2278);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | ((tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((tmp_i_reg_2047_pp0_iter2_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0));
end

assign currWord_data_1_fu_2024_p5 = {{currWord_data_reg_2105_pp0_iter2_reg[511:96]}, {tmp_1_i_fu_2016_p3}, {currWord_data_reg_2105_pp0_iter2_reg[79:0]}};

assign currWord_data_fu_363_p1 = ip_header_out_dout[511:0];

assign icmp_ln260_10_fu_611_p2 = ((trunc_ln253_fu_367_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln260_11_fu_617_p2 = ((mul_i_i_i_fu_371_p3 > 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln260_12_fu_623_p2 = ((trunc_ln253_fu_367_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln260_13_fu_629_p2 = ((mul_i_i_i_fu_371_p3 > 5'd19) ? 1'b1 : 1'b0);

assign icmp_ln260_14_fu_635_p2 = ((trunc_ln253_fu_367_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln260_15_fu_641_p2 = ((mul_i_i_i_fu_371_p3 > 5'd21) ? 1'b1 : 1'b0);

assign icmp_ln260_16_fu_647_p2 = ((trunc_ln253_fu_367_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln260_17_fu_653_p2 = ((mul_i_i_i_fu_371_p3 > 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln260_18_fu_659_p2 = ((trunc_ln253_fu_367_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln260_19_fu_665_p2 = ((mul_i_i_i_fu_371_p3 > 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln260_1_fu_395_p2 = ((tmp_2_fu_385_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln260_20_fu_671_p2 = ((trunc_ln253_fu_367_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln260_21_fu_677_p2 = ((mul_i_i_i_fu_371_p3 > 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln260_22_fu_683_p2 = ((trunc_ln253_fu_367_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln260_2_fu_401_p2 = ((trunc_ln253_fu_367_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln260_3_fu_445_p2 = ((tmp_3_fu_435_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln260_4_fu_495_p2 = ((trunc_ln253_fu_367_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln260_5_fu_501_p2 = ((mul_i_i_i_fu_371_p3 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln260_6_fu_507_p2 = ((trunc_ln253_fu_367_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln260_7_fu_513_p2 = ((mul_i_i_i_fu_371_p3 > 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln260_8_fu_519_p2 = ((trunc_ln253_fu_367_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln260_9_fu_525_p2 = ((mul_i_i_i_fu_371_p3 > 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln260_fu_379_p2 = ((trunc_ln253_fu_367_p1 != 4'd0) ? 1'b1 : 1'b0);

assign ip_header_checksum_din = tmp_1_fu_2035_p3;

assign mul_i_i_i_fu_371_p3 = {{trunc_ln253_fu_367_p1}, {1'd0}};

assign select_ln260_10_fu_1011_p3 = ((icmp_ln260_7_reg_2142[0:0] == 1'b1) ? temp_10_fu_1003_p3 : 16'd0);

assign select_ln260_11_fu_1044_p3 = ((icmp_ln260_8_reg_2147[0:0] == 1'b1) ? temp_11_fu_1036_p3 : 16'd0);

assign select_ln260_12_fu_1077_p3 = ((icmp_ln260_9_reg_2152[0:0] == 1'b1) ? temp_12_fu_1069_p3 : 16'd0);

assign select_ln260_13_fu_567_p3 = ((tmp_4_fu_559_p3[0:0] == 1'b1) ? temp_13_fu_551_p3 : 16'd0);

assign select_ln260_14_fu_603_p3 = ((tmp_4_fu_559_p3[0:0] == 1'b1) ? temp_14_fu_595_p3 : 16'd0);

assign select_ln260_15_fu_1110_p3 = ((icmp_ln260_10_reg_2157[0:0] == 1'b1) ? temp_15_fu_1102_p3 : 16'd0);

assign select_ln260_16_fu_1143_p3 = ((icmp_ln260_11_reg_2162[0:0] == 1'b1) ? temp_16_fu_1135_p3 : 16'd0);

assign select_ln260_17_fu_1176_p3 = ((icmp_ln260_12_reg_2167[0:0] == 1'b1) ? temp_17_fu_1168_p3 : 16'd0);

assign select_ln260_18_fu_1209_p3 = ((icmp_ln260_13_reg_2172[0:0] == 1'b1) ? temp_18_fu_1201_p3 : 16'd0);

assign select_ln260_19_fu_1242_p3 = ((icmp_ln260_14_reg_2177[0:0] == 1'b1) ? temp_19_fu_1234_p3 : 16'd0);

assign select_ln260_1_fu_780_p3 = ((icmp_ln260_reg_2110[0:0] == 1'b1) ? temp_1_fu_772_p3 : 16'd0);

assign select_ln260_20_fu_1275_p3 = ((icmp_ln260_15_reg_2182[0:0] == 1'b1) ? temp_20_fu_1267_p3 : 16'd0);

assign select_ln260_21_fu_1308_p3 = ((icmp_ln260_16_reg_2187[0:0] == 1'b1) ? temp_21_fu_1300_p3 : 16'd0);

assign select_ln260_22_fu_1341_p3 = ((icmp_ln260_17_reg_2192[0:0] == 1'b1) ? temp_22_fu_1333_p3 : 16'd0);

assign select_ln260_23_fu_1374_p3 = ((icmp_ln260_18_reg_2197[0:0] == 1'b1) ? temp_23_fu_1366_p3 : 16'd0);

assign select_ln260_24_fu_1407_p3 = ((icmp_ln260_19_reg_2202[0:0] == 1'b1) ? temp_24_fu_1399_p3 : 16'd0);

assign select_ln260_25_fu_1440_p3 = ((icmp_ln260_20_reg_2207[0:0] == 1'b1) ? temp_25_fu_1432_p3 : 16'd0);

assign select_ln260_26_fu_1473_p3 = ((icmp_ln260_21_reg_2212[0:0] == 1'b1) ? temp_26_fu_1465_p3 : 16'd0);

assign select_ln260_27_fu_1506_p3 = ((icmp_ln260_22_reg_2217[0:0] == 1'b1) ? temp_27_fu_1498_p3 : 16'd0);

assign select_ln260_28_fu_1539_p3 = ((icmp_ln260_22_reg_2217[0:0] == 1'b1) ? temp_28_fu_1531_p3 : 16'd0);

assign select_ln260_2_fu_813_p3 = ((icmp_ln260_1_reg_2116[0:0] == 1'b1) ? temp_2_fu_805_p3 : 16'd0);

assign select_ln260_3_fu_846_p3 = ((icmp_ln260_1_reg_2116[0:0] == 1'b1) ? temp_3_fu_838_p3 : 16'd0);

assign select_ln260_4_fu_879_p3 = ((icmp_ln260_2_reg_2122[0:0] == 1'b1) ? temp_4_fu_871_p3 : 16'd0);

assign select_ln260_5_fu_451_p3 = ((icmp_ln260_3_fu_445_p2[0:0] == 1'b1) ? temp_5_fu_427_p3 : 16'd0);

assign select_ln260_6_fu_487_p3 = ((icmp_ln260_3_fu_445_p2[0:0] == 1'b1) ? temp_6_fu_479_p3 : 16'd0);

assign select_ln260_7_fu_912_p3 = ((icmp_ln260_4_reg_2127[0:0] == 1'b1) ? temp_7_fu_904_p3 : 16'd0);

assign select_ln260_8_fu_945_p3 = ((icmp_ln260_5_reg_2132[0:0] == 1'b1) ? temp_8_fu_937_p3 : 16'd0);

assign select_ln260_9_fu_978_p3 = ((icmp_ln260_6_reg_2137[0:0] == 1'b1) ? temp_9_fu_970_p3 : 16'd0);

assign select_ln260_fu_747_p3 = ((icmp_ln260_reg_2110[0:0] == 1'b1) ? temp_fu_739_p3 : 16'd0);

assign temp_10_fu_1003_p3 = {{tmp_34_i_fu_994_p4}, {tmp_33_i_fu_985_p4}};

assign temp_11_fu_1036_p3 = {{tmp_36_i_fu_1027_p4}, {tmp_35_i_fu_1018_p4}};

assign temp_12_fu_1069_p3 = {{tmp_38_i_fu_1060_p4}, {tmp_37_i_fu_1051_p4}};

assign temp_13_fu_551_p3 = {{tmp_40_i_fu_541_p4}, {tmp_39_i_fu_531_p4}};

assign temp_14_fu_595_p3 = {{tmp_42_i_fu_585_p4}, {tmp_41_i_fu_575_p4}};

assign temp_15_fu_1102_p3 = {{tmp_44_i_fu_1093_p4}, {tmp_43_i_fu_1084_p4}};

assign temp_16_fu_1135_p3 = {{tmp_46_i_fu_1126_p4}, {tmp_45_i_fu_1117_p4}};

assign temp_17_fu_1168_p3 = {{tmp_48_i_fu_1159_p4}, {tmp_47_i_fu_1150_p4}};

assign temp_18_fu_1201_p3 = {{tmp_50_i_fu_1192_p4}, {tmp_49_i_fu_1183_p4}};

assign temp_19_fu_1234_p3 = {{tmp_52_i_fu_1225_p4}, {tmp_51_i_fu_1216_p4}};

assign temp_1_fu_772_p3 = {{tmp_16_i_fu_763_p4}, {tmp_15_i_fu_754_p4}};

assign temp_20_fu_1267_p3 = {{tmp_54_i_fu_1258_p4}, {tmp_53_i_fu_1249_p4}};

assign temp_21_fu_1300_p3 = {{tmp_56_i_fu_1291_p4}, {tmp_55_i_fu_1282_p4}};

assign temp_22_fu_1333_p3 = {{tmp_58_i_fu_1324_p4}, {tmp_57_i_fu_1315_p4}};

assign temp_23_fu_1366_p3 = {{tmp_60_i_fu_1357_p4}, {tmp_59_i_fu_1348_p4}};

assign temp_24_fu_1399_p3 = {{tmp_62_i_fu_1390_p4}, {tmp_61_i_fu_1381_p4}};

assign temp_25_fu_1432_p3 = {{tmp_64_i_fu_1423_p4}, {tmp_63_i_fu_1414_p4}};

assign temp_26_fu_1465_p3 = {{tmp_66_i_fu_1456_p4}, {tmp_65_i_fu_1447_p4}};

assign temp_27_fu_1498_p3 = {{tmp_68_i_fu_1489_p4}, {tmp_67_i_fu_1480_p4}};

assign temp_28_fu_1531_p3 = {{tmp_70_i_fu_1522_p4}, {tmp_69_i_fu_1513_p4}};

assign temp_2_fu_805_p3 = {{tmp_18_i_fu_796_p4}, {tmp_17_i_fu_787_p4}};

assign temp_3_fu_838_p3 = {{tmp_20_i_fu_829_p4}, {tmp_19_i_fu_820_p4}};

assign temp_4_fu_871_p3 = {{tmp_22_i_fu_862_p4}, {tmp_21_i_fu_853_p4}};

assign temp_5_fu_427_p3 = {{tmp_24_i_fu_417_p4}, {tmp_23_i_fu_407_p4}};

assign temp_6_fu_479_p3 = {{tmp_26_i_fu_469_p4}, {tmp_25_i_fu_459_p4}};

assign temp_7_fu_904_p3 = {{tmp_28_i_fu_895_p4}, {tmp_27_i_fu_886_p4}};

assign temp_8_fu_937_p3 = {{tmp_30_i_fu_928_p4}, {tmp_29_i_fu_919_p4}};

assign temp_9_fu_970_p3 = {{tmp_32_i_fu_961_p4}, {tmp_31_i_fu_952_p4}};

assign temp_fu_739_p3 = {{trunc_ln259_fu_736_p1}, {tmp_13_i_fu_727_p4}};

assign tmp_13_i_fu_727_p4 = {{ip_header_out_read_reg_2051[15:8]}};

assign tmp_15_i_fu_754_p4 = {{ip_header_out_read_reg_2051[31:24]}};

assign tmp_16_i_fu_763_p4 = {{ip_header_out_read_reg_2051[23:16]}};

assign tmp_17_i_fu_787_p4 = {{ip_header_out_read_reg_2051[47:40]}};

assign tmp_18_i_fu_796_p4 = {{ip_header_out_read_reg_2051[39:32]}};

assign tmp_19_i_fu_820_p4 = {{ip_header_out_read_reg_2051[63:56]}};

assign tmp_1_fu_2035_p3 = {{tmp_reg_2233_pp0_iter2_reg}, {currWord_data_1_fu_2024_p5}};

assign tmp_1_i_fu_2016_p3 = {{trunc_ln296_fu_2002_p1}, {tmp_75_i_fu_2006_p4}};

assign tmp_20_i_fu_829_p4 = {{ip_header_out_read_reg_2051[55:48]}};

assign tmp_21_i_fu_853_p4 = {{ip_header_out_read_reg_2051[79:72]}};

assign tmp_22_i_fu_862_p4 = {{ip_header_out_read_reg_2051[71:64]}};

assign tmp_23_i_fu_407_p4 = {{ip_header_out_dout[111:104]}};

assign tmp_24_i_fu_417_p4 = {{ip_header_out_dout[103:96]}};

assign tmp_25_i_fu_459_p4 = {{ip_header_out_dout[127:120]}};

assign tmp_26_i_fu_469_p4 = {{ip_header_out_dout[119:112]}};

assign tmp_27_i_fu_886_p4 = {{ip_header_out_read_reg_2051[143:136]}};

assign tmp_28_i_fu_895_p4 = {{ip_header_out_read_reg_2051[135:128]}};

assign tmp_29_i_fu_919_p4 = {{ip_header_out_read_reg_2051[159:152]}};

assign tmp_2_fu_385_p4 = {{ip_header_out_dout[3:1]}};

assign tmp_30_i_fu_928_p4 = {{ip_header_out_read_reg_2051[151:144]}};

assign tmp_31_i_fu_952_p4 = {{ip_header_out_read_reg_2051[175:168]}};

assign tmp_32_i_fu_961_p4 = {{ip_header_out_read_reg_2051[167:160]}};

assign tmp_33_i_fu_985_p4 = {{ip_header_out_read_reg_2051[191:184]}};

assign tmp_34_i_fu_994_p4 = {{ip_header_out_read_reg_2051[183:176]}};

assign tmp_35_i_fu_1018_p4 = {{ip_header_out_read_reg_2051[207:200]}};

assign tmp_36_i_fu_1027_p4 = {{ip_header_out_read_reg_2051[199:192]}};

assign tmp_37_i_fu_1051_p4 = {{ip_header_out_read_reg_2051[223:216]}};

assign tmp_38_i_fu_1060_p4 = {{ip_header_out_read_reg_2051[215:208]}};

assign tmp_39_i_fu_531_p4 = {{ip_header_out_dout[239:232]}};

assign tmp_3_fu_435_p4 = {{ip_header_out_dout[3:2]}};

assign tmp_40_i_fu_541_p4 = {{ip_header_out_dout[231:224]}};

assign tmp_41_i_fu_575_p4 = {{ip_header_out_dout[255:248]}};

assign tmp_42_i_fu_585_p4 = {{ip_header_out_dout[247:240]}};

assign tmp_43_i_fu_1084_p4 = {{ip_header_out_read_reg_2051[271:264]}};

assign tmp_44_i_fu_1093_p4 = {{ip_header_out_read_reg_2051[263:256]}};

assign tmp_45_i_fu_1117_p4 = {{ip_header_out_read_reg_2051[287:280]}};

assign tmp_46_i_fu_1126_p4 = {{ip_header_out_read_reg_2051[279:272]}};

assign tmp_47_i_fu_1150_p4 = {{ip_header_out_read_reg_2051[303:296]}};

assign tmp_48_i_fu_1159_p4 = {{ip_header_out_read_reg_2051[295:288]}};

assign tmp_49_i_fu_1183_p4 = {{ip_header_out_read_reg_2051[319:312]}};

assign tmp_4_fu_559_p3 = ip_header_out_dout[32'd3];

assign tmp_50_i_fu_1192_p4 = {{ip_header_out_read_reg_2051[311:304]}};

assign tmp_51_i_fu_1216_p4 = {{ip_header_out_read_reg_2051[335:328]}};

assign tmp_52_i_fu_1225_p4 = {{ip_header_out_read_reg_2051[327:320]}};

assign tmp_53_i_fu_1249_p4 = {{ip_header_out_read_reg_2051[351:344]}};

assign tmp_54_i_fu_1258_p4 = {{ip_header_out_read_reg_2051[343:336]}};

assign tmp_55_i_fu_1282_p4 = {{ip_header_out_read_reg_2051[367:360]}};

assign tmp_56_i_fu_1291_p4 = {{ip_header_out_read_reg_2051[359:352]}};

assign tmp_57_i_fu_1315_p4 = {{ip_header_out_read_reg_2051[383:376]}};

assign tmp_58_i_fu_1324_p4 = {{ip_header_out_read_reg_2051[375:368]}};

assign tmp_59_i_fu_1348_p4 = {{ip_header_out_read_reg_2051[399:392]}};

assign tmp_60_i_fu_1357_p4 = {{ip_header_out_read_reg_2051[391:384]}};

assign tmp_61_i_fu_1381_p4 = {{ip_header_out_read_reg_2051[415:408]}};

assign tmp_62_i_fu_1390_p4 = {{ip_header_out_read_reg_2051[407:400]}};

assign tmp_63_i_fu_1414_p4 = {{ip_header_out_read_reg_2051[431:424]}};

assign tmp_64_i_fu_1423_p4 = {{ip_header_out_read_reg_2051[423:416]}};

assign tmp_65_i_fu_1447_p4 = {{ip_header_out_read_reg_2051[447:440]}};

assign tmp_66_i_fu_1456_p4 = {{ip_header_out_read_reg_2051[439:432]}};

assign tmp_67_i_fu_1480_p4 = {{ip_header_out_read_reg_2051[463:456]}};

assign tmp_68_i_fu_1489_p4 = {{ip_header_out_read_reg_2051[455:448]}};

assign tmp_69_i_fu_1513_p4 = {{ip_header_out_read_reg_2051[479:472]}};

assign tmp_70_i_fu_1522_p4 = {{ip_header_out_read_reg_2051[471:464]}};

assign tmp_72_i_fu_1952_p4 = {{add_ln290_1_fu_1946_p2[20:16]}};

assign tmp_75_i_fu_2006_p4 = {{xor_ln293_fu_1996_p2[15:8]}};

assign tmp_i_nbreadreq_fu_342_p3 = ip_header_out_empty_n;

assign trunc_ln253_fu_367_p1 = ip_header_out_dout[3:0];

assign trunc_ln259_fu_736_p1 = ip_header_out_read_reg_2051[7:0];

assign trunc_ln284_1_fu_1854_p1 = add_ln284_5_fu_1842_p2[15:0];

assign trunc_ln284_2_fu_1878_p1 = add_ln284_6_fu_1866_p2[15:0];

assign trunc_ln284_fu_1830_p1 = add_ln284_4_fu_1818_p2[15:0];

assign trunc_ln287_fu_1896_p1 = add_ln284_3_fu_1890_p2[15:0];

assign trunc_ln292_fu_1976_p1 = add_ln291_fu_1970_p2[15:0];

assign trunc_ln296_fu_2002_p1 = xor_ln293_fu_1996_p2[7:0];

assign xor_ln293_fu_1996_p2 = (16'd65535 ^ add_ln292_fu_1991_p2);

assign zext_ln271_10_fu_1602_p1 = select_ln260_11_fu_1044_p3;

assign zext_ln271_11_fu_1606_p1 = select_ln260_12_fu_1077_p3;

assign zext_ln271_12_fu_703_p1 = select_ln260_13_fu_567_p3;

assign zext_ln271_13_fu_707_p1 = select_ln260_14_fu_603_p3;

assign zext_ln271_14_fu_1616_p1 = select_ln260_15_fu_1110_p3;

assign zext_ln271_15_fu_1620_p1 = select_ln260_16_fu_1143_p3;

assign zext_ln271_16_fu_1630_p1 = select_ln260_17_fu_1176_p3;

assign zext_ln271_17_fu_1634_p1 = select_ln260_18_fu_1209_p3;

assign zext_ln271_18_fu_1644_p1 = select_ln260_19_fu_1242_p3;

assign zext_ln271_19_fu_1648_p1 = select_ln260_20_fu_1275_p3;

assign zext_ln271_1_fu_1550_p1 = select_ln260_1_fu_780_p3;

assign zext_ln271_20_fu_1658_p1 = select_ln260_21_fu_1308_p3;

assign zext_ln271_21_fu_1662_p1 = select_ln260_22_fu_1341_p3;

assign zext_ln271_22_fu_1672_p1 = select_ln260_23_fu_1374_p3;

assign zext_ln271_23_fu_1676_p1 = select_ln260_24_fu_1407_p3;

assign zext_ln271_24_fu_1686_p1 = select_ln260_25_fu_1440_p3;

assign zext_ln271_25_fu_1690_p1 = select_ln260_26_fu_1473_p3;

assign zext_ln271_26_fu_1700_p1 = select_ln260_27_fu_1506_p3;

assign zext_ln271_27_fu_1704_p1 = select_ln260_28_fu_1539_p3;

assign zext_ln271_2_fu_1560_p1 = select_ln260_2_fu_813_p3;

assign zext_ln271_3_fu_1564_p1 = select_ln260_3_fu_846_p3;

assign zext_ln271_4_fu_689_p1 = select_ln260_5_fu_451_p3;

assign zext_ln271_5_fu_693_p1 = select_ln260_6_fu_487_p3;

assign zext_ln271_6_fu_1574_p1 = select_ln260_7_fu_912_p3;

assign zext_ln271_7_fu_1578_p1 = select_ln260_8_fu_945_p3;

assign zext_ln271_8_fu_1588_p1 = select_ln260_9_fu_978_p3;

assign zext_ln271_9_fu_1592_p1 = select_ln260_10_fu_1011_p3;

assign zext_ln271_fu_1546_p1 = select_ln260_fu_747_p3;

assign zext_ln277_10_fu_1782_p1 = add_ln271_10_fu_1666_p2;

assign zext_ln277_11_fu_1786_p1 = add_ln271_9_fu_1652_p2;

assign zext_ln277_12_fu_1796_p1 = add_ln271_12_fu_1694_p2;

assign zext_ln277_13_fu_1800_p1 = add_ln271_11_fu_1680_p2;

assign zext_ln277_1_fu_1718_p1 = add_ln271_fu_1554_p2;

assign zext_ln277_2_fu_1728_p1 = add_ln271_2_reg_2223;

assign zext_ln277_3_fu_1731_p1 = select_ln260_4_fu_879_p3;

assign zext_ln277_4_fu_1741_p1 = add_ln271_4_fu_1596_p2;

assign zext_ln277_5_fu_1745_p1 = add_ln271_3_fu_1582_p2;

assign zext_ln277_6_fu_1755_p1 = add_ln271_6_reg_2228;

assign zext_ln277_7_fu_1758_p1 = add_ln271_5_fu_1610_p2;

assign zext_ln277_8_fu_1768_p1 = add_ln271_8_fu_1638_p2;

assign zext_ln277_9_fu_1772_p1 = add_ln271_7_fu_1624_p2;

assign zext_ln277_fu_1714_p1 = add_ln271_1_fu_1568_p2;

assign zext_ln284_1_fu_1814_p1 = add_ln277_fu_1722_p2;

assign zext_ln284_2_fu_1834_p1 = add_ln277_3_fu_1762_p2;

assign zext_ln284_3_fu_1838_p1 = add_ln277_2_fu_1749_p2;

assign zext_ln284_4_fu_1858_p1 = add_ln277_5_fu_1790_p2;

assign zext_ln284_5_fu_1862_p1 = add_ln277_4_fu_1776_p2;

assign zext_ln284_6_fu_1882_p1 = add_ln271_13_fu_1708_p2;

assign zext_ln284_7_fu_1886_p1 = add_ln277_6_fu_1804_p2;

assign zext_ln284_fu_1810_p1 = add_ln277_1_fu_1735_p2;

assign zext_ln287_1_fu_1903_p1 = add_ln284_reg_2238;

assign zext_ln287_fu_1900_p1 = add_ln284_1_reg_2248;

assign zext_ln288_1_fu_1919_p1 = add_ln284_2_reg_2258;

assign zext_ln288_fu_1916_p1 = add_ln284_3_reg_2268;

assign zext_ln290_1_fu_1936_p1 = add_ln287_fu_1910_p2;

assign zext_ln290_fu_1932_p1 = add_ln288_fu_1926_p2;

assign zext_ln291_1_fu_1966_p1 = tmp_72_i_fu_1952_p4;

assign zext_ln291_fu_1962_p1 = add_ln290_fu_1940_p2;

assign zext_ln292_fu_1988_p1 = tmp_5_reg_2283;

endmodule //ethernet_header_inserter_compute_and_insert_ip_checksum
