// Seed: 741790043
module module_0 (
    input  tri1 id_0,
    input  wand id_1,
    output wand id_2,
    input  tri0 id_3,
    input  tri0 id_4
);
  assign id_2 = 1;
  parameter id_6 = 1;
  wire id_7;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_3 = 32'd12
) (
    input tri1 id_0,
    output tri1 id_1,
    output tri1 _id_2,
    output tri _id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
    , id_17,
    input tri1 id_7,
    input wor id_8,
    input tri id_9,
    output tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    output uwire id_13,
    output uwire id_14,
    input supply0 id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_5,
      id_5
  );
  logic [id_2 : id_3] id_19;
endmodule
