# (c) Copyright 2012-2020 PRO DESIGN Electronic GmbH.
# All rights reserved.
#
# This file is owned and controlled by PRO DESIGN and must be used solely
# for design, simulation, implementation and creation of design files
# limited to profpga systems or technologies. Use with non-profpga
# systems or technologies is expressly prohibited and immediately
# terminates your license.
#
# PRO DESIGN IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY
# FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR PRO DESIGN SYSTEMS. BY
# PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE
# IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, PRO DESIGN IS
# MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY
# CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY
# RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION. PRO DESIGN EXPRESSLY
# DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
# IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
# REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
# INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
# PARTICULAR PURPOSE.
#
# PRO DESIGN products are not intended for use in life support appliances,
# devices, or systems. Use in such applications are expressly
# prohibited.
#
# This file was generated by profpga_brdgen version 14.0
#   on Mon Jul 18 15:32:45 2022


# FPGA module FM-XC7Z100-R1
# pins which are not connected to an x-board
set_property  IOSTANDARD LVDS_25 [get_ports {CLK0_N}]
set_property  PACKAGE_PIN AD28 [get_ports {CLK0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK0_P}]
set_property  PACKAGE_PIN AC28 [get_ports {CLK0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK1_N}]
set_property  PACKAGE_PIN AF28 [get_ports {CLK1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK1_P}]
set_property  PACKAGE_PIN AE28 [get_ports {CLK1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK2_N}]
set_property  PACKAGE_PIN U27 [get_ports {CLK2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK2_P}]
set_property  PACKAGE_PIN U26 [get_ports {CLK2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK3_N}]
set_property  PACKAGE_PIN R26 [get_ports {CLK3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK3_P}]
set_property  PACKAGE_PIN R25 [get_ports {CLK3_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK4_N}]
set_property  PACKAGE_PIN AC27 [get_ports {CLK4_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK4_P}]
set_property  PACKAGE_PIN AB27 [get_ports {CLK4_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK5_N}]
set_property  PACKAGE_PIN AF27 [get_ports {CLK5_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK5_P}]
set_property  PACKAGE_PIN AE27 [get_ports {CLK5_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK6_N}]
set_property  PACKAGE_PIN V26 [get_ports {CLK6_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK6_P}]
set_property  PACKAGE_PIN U25 [get_ports {CLK6_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK7_N}]
set_property  PACKAGE_PIN T27 [get_ports {CLK7_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK7_P}]
set_property  PACKAGE_PIN R27 [get_ports {CLK7_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC0_N}]
set_property  PACKAGE_PIN V22 [get_ports {SYNC0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC0_P}]
set_property  PACKAGE_PIN U22 [get_ports {SYNC0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC1_N}]
set_property  PACKAGE_PIN R23 [get_ports {SYNC1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC1_P}]
set_property  PACKAGE_PIN R22 [get_ports {SYNC1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC2_N}]
set_property  PACKAGE_PIN R21 [get_ports {SYNC2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC2_P}]
set_property  PACKAGE_PIN P21 [get_ports {SYNC2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC3_N}]
set_property  PACKAGE_PIN P28 [get_ports {SYNC3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC3_P}]
set_property  PACKAGE_PIN N28 [get_ports {SYNC3_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC4_N}]
set_property  PACKAGE_PIN T23 [get_ports {SYNC4_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC4_P}]
set_property  PACKAGE_PIN T22 [get_ports {SYNC4_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC5_N}]
set_property  PACKAGE_PIN U29 [get_ports {SYNC5_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC5_P}]
set_property  PACKAGE_PIN T29 [get_ports {SYNC5_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC6_N}]
set_property  PACKAGE_PIN U30 [get_ports {SYNC6_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC6_P}]
set_property  PACKAGE_PIN T30 [get_ports {SYNC6_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC7_N}]
set_property  PACKAGE_PIN T28 [get_ports {SYNC7_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC7_P}]
set_property  PACKAGE_PIN R28 [get_ports {SYNC7_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK0_N}]
set_property  PACKAGE_PIN N27 [get_ports {SRC_CLK0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK0_P}]
set_property  PACKAGE_PIN N26 [get_ports {SRC_CLK0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK1_N}]
set_property  PACKAGE_PIN P26 [get_ports {SRC_CLK1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK1_P}]
set_property  PACKAGE_PIN P25 [get_ports {SRC_CLK1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK2_N}]
set_property  PACKAGE_PIN T25 [get_ports {SRC_CLK2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK2_P}]
set_property  PACKAGE_PIN T24 [get_ports {SRC_CLK2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK3_N}]
set_property  PACKAGE_PIN P24 [get_ports {SRC_CLK3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK3_P}]
set_property  PACKAGE_PIN P23 [get_ports {SRC_CLK3_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC0_N}]
set_property  PACKAGE_PIN R30 [get_ports {SRC_SYNC0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC0_P}]
set_property  PACKAGE_PIN P30 [get_ports {SRC_SYNC0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC1_N}]
set_property  PACKAGE_PIN P29 [get_ports {SRC_SYNC1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC1_P}]
set_property  PACKAGE_PIN N29 [get_ports {SRC_SYNC1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC2_N}]
set_property  PACKAGE_PIN W30 [get_ports {SRC_SYNC2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC2_P}]
set_property  PACKAGE_PIN W29 [get_ports {SRC_SYNC2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC3_N}]
set_property  PACKAGE_PIN V29 [get_ports {SRC_SYNC3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC3_P}]
set_property  PACKAGE_PIN V28 [get_ports {SRC_SYNC3_P}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_RXD}]
set_property  PACKAGE_PIN W28 [get_ports {UART_RXD}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_RTS}]
set_property  PACKAGE_PIN V27 [get_ports {UART_RTS}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_CTS}]
set_property  PACKAGE_PIN W26 [get_ports {UART_CTS}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_TXD}]
set_property  PACKAGE_PIN W25 [get_ports {UART_TXD}]
set_property  IOSTANDARD LVCMOS25 [get_ports {DMBI_H2F[*]}]
set_property  PACKAGE_PIN AD25 [get_ports {DMBI_H2F[19]}]
set_property  PACKAGE_PIN AD29 [get_ports {DMBI_H2F[18]}]
set_property  PACKAGE_PIN AC29 [get_ports {DMBI_H2F[17]}]
set_property  PACKAGE_PIN AE30 [get_ports {DMBI_H2F[16]}]
set_property  PACKAGE_PIN AD30 [get_ports {DMBI_H2F[15]}]
set_property  PACKAGE_PIN AD26 [get_ports {DMBI_H2F[14]}]
set_property  PACKAGE_PIN AC26 [get_ports {DMBI_H2F[13]}]
set_property  PACKAGE_PIN AB26 [get_ports {DMBI_H2F[12]}]
set_property  PACKAGE_PIN AB25 [get_ports {DMBI_H2F[11]}]
set_property  PACKAGE_PIN AA28 [get_ports {DMBI_H2F[10]}]
set_property  PACKAGE_PIN AA27 [get_ports {DMBI_H2F[9]}]
set_property  PACKAGE_PIN AA29 [get_ports {DMBI_H2F[8]}]
set_property  PACKAGE_PIN Y28 [get_ports {DMBI_H2F[7]}]
set_property  PACKAGE_PIN Y27 [get_ports {DMBI_H2F[6]}]
set_property  PACKAGE_PIN Y26 [get_ports {DMBI_H2F[5]}]
set_property  PACKAGE_PIN AB30 [get_ports {DMBI_H2F[4]}]
set_property  PACKAGE_PIN AB29 [get_ports {DMBI_H2F[3]}]
set_property  PACKAGE_PIN AA30 [get_ports {DMBI_H2F[2]}]
set_property  PACKAGE_PIN Y30 [get_ports {DMBI_H2F[1]}]
set_property  PACKAGE_PIN Y25 [get_ports {DMBI_H2F[0]}]
set_property  IOSTANDARD LVCMOS25 [get_ports {DMBI_F2H[*]}]
set_property  PACKAGE_PIN AK26 [get_ports {DMBI_F2H[19]}]
set_property  PACKAGE_PIN AJ26 [get_ports {DMBI_F2H[18]}]
set_property  PACKAGE_PIN AH27 [get_ports {DMBI_F2H[17]}]
set_property  PACKAGE_PIN AH26 [get_ports {DMBI_F2H[16]}]
set_property  PACKAGE_PIN AK28 [get_ports {DMBI_F2H[15]}]
set_property  PACKAGE_PIN AK27 [get_ports {DMBI_F2H[14]}]
set_property  PACKAGE_PIN AJ29 [get_ports {DMBI_F2H[13]}]
set_property  PACKAGE_PIN AJ28 [get_ports {DMBI_F2H[12]}]
set_property  PACKAGE_PIN AK30 [get_ports {DMBI_F2H[11]}]
set_property  PACKAGE_PIN AJ30 [get_ports {DMBI_F2H[10]}]
set_property  PACKAGE_PIN AH29 [get_ports {DMBI_F2H[9]}]
set_property  PACKAGE_PIN AH28 [get_ports {DMBI_F2H[8]}]
set_property  PACKAGE_PIN AF25 [get_ports {DMBI_F2H[7]}]
set_property  PACKAGE_PIN AE25 [get_ports {DMBI_F2H[6]}]
set_property  PACKAGE_PIN AG27 [get_ports {DMBI_F2H[5]}]
set_property  PACKAGE_PIN AG26 [get_ports {DMBI_F2H[4]}]
set_property  PACKAGE_PIN AG30 [get_ports {DMBI_F2H[3]}]
set_property  PACKAGE_PIN AF30 [get_ports {DMBI_F2H[2]}]
set_property  PACKAGE_PIN AG29 [get_ports {DMBI_F2H[1]}]
set_property  PACKAGE_PIN AF29 [get_ports {DMBI_F2H[0]}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_BLUE_LED}]
set_property  PACKAGE_PIN U24 [get_ports {LED_BLUE_LED}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_YELLOW_LED}]
set_property  PACKAGE_PIN V24 [get_ports {LED_YELLOW_LED}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_RED_LED}]
set_property  PACKAGE_PIN V23 [get_ports {LED_RED_LED}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_GREEN_LED}]
set_property  PACKAGE_PIN W24 [get_ports {LED_GREEN_LED}]

# pins which are connected to motherboard connector FA2_TA2
# and connector BA1 on x-board EB-PDS-DDR3-R2
set_property  PACKAGE_PIN H12 [get_ports {fa2_ta2_eb1_A0}]
set_property  PACKAGE_PIN H11 [get_ports {fa2_ta2_eb1_A1}]
set_property  PACKAGE_PIN J11 [get_ports {fa2_ta2_eb1_A2}]
set_property  PACKAGE_PIN D10 [get_ports {fa2_ta2_eb1_A3}]
set_property  PACKAGE_PIN E10 [get_ports {fa2_ta2_eb1_A4}]
set_property  PACKAGE_PIN K7 [get_ports {fa2_ta2_eb1_A5}]
set_property  PACKAGE_PIN L7 [get_ports {fa2_ta2_eb1_A6}]
set_property  PACKAGE_PIN K12 [get_ports {fa2_ta2_eb1_A7}]
set_property  PACKAGE_PIN L12 [get_ports {fa2_ta2_eb1_A8}]
set_property  PACKAGE_PIN L9 [get_ports {fa2_ta2_eb1_A9}]
set_property  PACKAGE_PIN L10 [get_ports {fa2_ta2_eb1_A10}]
set_property  PACKAGE_PIN K10 [get_ports {fa2_ta2_eb1_A11}]
set_property  PACKAGE_PIN K11 [get_ports {fa2_ta2_eb1_A12}]
set_property  PACKAGE_PIN J9 [get_ports {fa2_ta2_eb1_A13}]
set_property  PACKAGE_PIN J10 [get_ports {fa2_ta2_eb1_A14}]
set_property  PACKAGE_PIN D11 [get_ports {fa2_ta2_eb1_BA0}]
set_property  PACKAGE_PIN E11 [get_ports {fa2_ta2_eb1_BA1}]
set_property  PACKAGE_PIN G11 [get_ports {fa2_ta2_eb1_BA2}]
set_property  PACKAGE_PIN F10 [get_ports {fa2_ta2_eb1_CASn}]
set_property  PACKAGE_PIN L8 [get_ports {fa2_ta2_eb1_CK}]
set_property  PACKAGE_PIN J8 [get_ports {fa2_ta2_eb1_CKE}]
set_property  PACKAGE_PIN F8 [get_ports {fa2_ta2_eb1_CKE1}]
set_property  PACKAGE_PIN K8 [get_ports {fa2_ta2_eb1_CKn}]
set_property  PACKAGE_PIN H9 [get_ports {fa2_ta2_eb1_CLK_200MHZ}]
set_property  PACKAGE_PIN G9 [get_ports {fa2_ta2_eb1_CLK_200MHZn}]
set_property  PACKAGE_PIN D6 [get_ports {fa2_ta2_eb1_CS1n}]
set_property  PACKAGE_PIN D8 [get_ports {fa2_ta2_eb1_CSn}]
set_property  PACKAGE_PIN K1 [get_ports {fa2_ta2_eb1_DQ00_D0}]
set_property  PACKAGE_PIN K5 [get_ports {fa2_ta2_eb1_DQ00_D1}]
set_property  PACKAGE_PIN J5 [get_ports {fa2_ta2_eb1_DQ00_D2}]
set_property  PACKAGE_PIN L3 [get_ports {fa2_ta2_eb1_DQ00_D3}]
set_property  PACKAGE_PIN L2 [get_ports {fa2_ta2_eb1_DQ00_D4}]
set_property  PACKAGE_PIN J4 [get_ports {fa2_ta2_eb1_DQ00_D5}]
set_property  PACKAGE_PIN J3 [get_ports {fa2_ta2_eb1_DQ00_D6}]
set_property  PACKAGE_PIN K6 [get_ports {fa2_ta2_eb1_DQ00_D7}]
set_property  PACKAGE_PIN L1 [get_ports {fa2_ta2_eb1_DQ00_DM}]
set_property  PACKAGE_PIN K3 [get_ports {fa2_ta2_eb1_DQ00_DQS}]
set_property  PACKAGE_PIN K2 [get_ports {fa2_ta2_eb1_DQ00_DQSn}]
set_property  PACKAGE_PIN F2 [get_ports {fa2_ta2_eb1_DQ01_D0}]
set_property  PACKAGE_PIN H6 [get_ports {fa2_ta2_eb1_DQ01_D1}]
set_property  PACKAGE_PIN G6 [get_ports {fa2_ta2_eb1_DQ01_D2}]
set_property  PACKAGE_PIN H2 [get_ports {fa2_ta2_eb1_DQ01_D3}]
set_property  PACKAGE_PIN G1 [get_ports {fa2_ta2_eb1_DQ01_D4}]
set_property  PACKAGE_PIN H4 [get_ports {fa2_ta2_eb1_DQ01_D5}]
set_property  PACKAGE_PIN H3 [get_ports {fa2_ta2_eb1_DQ01_D6}]
set_property  PACKAGE_PIN G5 [get_ports {fa2_ta2_eb1_DQ01_D7}]
set_property  PACKAGE_PIN G2 [get_ports {fa2_ta2_eb1_DQ01_DM}]
set_property  PACKAGE_PIN J1 [get_ports {fa2_ta2_eb1_DQ01_DQS}]
set_property  PACKAGE_PIN H1 [get_ports {fa2_ta2_eb1_DQ01_DQSn}]
set_property  PACKAGE_PIN F5 [get_ports {fa2_ta2_eb1_DQ02_D0}]
set_property  PACKAGE_PIN E5 [get_ports {fa2_ta2_eb1_DQ02_D1}]
set_property  PACKAGE_PIN F4 [get_ports {fa2_ta2_eb1_DQ02_D2}]
set_property  PACKAGE_PIN F3 [get_ports {fa2_ta2_eb1_DQ02_D3}]
set_property  PACKAGE_PIN D3 [get_ports {fa2_ta2_eb1_DQ02_D4}]
set_property  PACKAGE_PIN E1 [get_ports {fa2_ta2_eb1_DQ02_D5}]
set_property  PACKAGE_PIN D1 [get_ports {fa2_ta2_eb1_DQ02_D6}]
set_property  PACKAGE_PIN E3 [get_ports {fa2_ta2_eb1_DQ02_D7}]
set_property  PACKAGE_PIN D4 [get_ports {fa2_ta2_eb1_DQ02_DM}]
set_property  PACKAGE_PIN E6 [get_ports {fa2_ta2_eb1_DQ02_DQS}]
set_property  PACKAGE_PIN D5 [get_ports {fa2_ta2_eb1_DQ02_DQSn}]
set_property  PACKAGE_PIN A13 [get_ports {fa2_ta2_eb1_DQ03_D0}]
set_property  PACKAGE_PIN A12 [get_ports {fa2_ta2_eb1_DQ03_D1}]
set_property  PACKAGE_PIN C11 [get_ports {fa2_ta2_eb1_DQ03_D2}]
set_property  PACKAGE_PIN B11 [get_ports {fa2_ta2_eb1_DQ03_D3}]
set_property  PACKAGE_PIN B14 [get_ports {fa2_ta2_eb1_DQ03_D4}]
set_property  PACKAGE_PIN A14 [get_ports {fa2_ta2_eb1_DQ03_D5}]
set_property  PACKAGE_PIN C12 [get_ports {fa2_ta2_eb1_DQ03_D6}]
set_property  PACKAGE_PIN B12 [get_ports {fa2_ta2_eb1_DQ03_D7}]
set_property  PACKAGE_PIN C14 [get_ports {fa2_ta2_eb1_DQ03_DM}]
set_property  PACKAGE_PIN B15 [get_ports {fa2_ta2_eb1_DQ03_DQS}]
set_property  PACKAGE_PIN A15 [get_ports {fa2_ta2_eb1_DQ03_DQSn}]
set_property  PACKAGE_PIN A2 [get_ports {fa2_ta2_eb1_DQ04_D0}]
set_property  PACKAGE_PIN B2 [get_ports {fa2_ta2_eb1_DQ04_D1}]
set_property  PACKAGE_PIN B1 [get_ports {fa2_ta2_eb1_DQ04_D2}]
set_property  PACKAGE_PIN B5 [get_ports {fa2_ta2_eb1_DQ04_D3}]
set_property  PACKAGE_PIN B4 [get_ports {fa2_ta2_eb1_DQ04_D4}]
set_property  PACKAGE_PIN C2 [get_ports {fa2_ta2_eb1_DQ04_D5}]
set_property  PACKAGE_PIN C1 [get_ports {fa2_ta2_eb1_DQ04_D6}]
set_property  PACKAGE_PIN C4 [get_ports {fa2_ta2_eb1_DQ04_D7}]
set_property  PACKAGE_PIN A3 [get_ports {fa2_ta2_eb1_DQ04_DM}]
set_property  PACKAGE_PIN A5 [get_ports {fa2_ta2_eb1_DQ04_DQS}]
set_property  PACKAGE_PIN A4 [get_ports {fa2_ta2_eb1_DQ04_DQSn}]
set_property  PACKAGE_PIN G16 [get_ports {fa2_ta2_eb1_DQ05_D0}]
set_property  PACKAGE_PIN G15 [get_ports {fa2_ta2_eb1_DQ05_D1}]
set_property  PACKAGE_PIN G14 [get_ports {fa2_ta2_eb1_DQ05_D2}]
set_property  PACKAGE_PIN F13 [get_ports {fa2_ta2_eb1_DQ05_D3}]
set_property  PACKAGE_PIN E12 [get_ports {fa2_ta2_eb1_DQ05_D4}]
set_property  PACKAGE_PIN E13 [get_ports {fa2_ta2_eb1_DQ05_D5}]
set_property  PACKAGE_PIN D13 [get_ports {fa2_ta2_eb1_DQ05_D6}]
set_property  PACKAGE_PIN F15 [get_ports {fa2_ta2_eb1_DQ05_D7}]
set_property  PACKAGE_PIN G17 [get_ports {fa2_ta2_eb1_DQ05_DM}]
set_property  PACKAGE_PIN G12 [get_ports {fa2_ta2_eb1_DQ05_DQS}]
set_property  PACKAGE_PIN F12 [get_ports {fa2_ta2_eb1_DQ05_DQSn}]
set_property  PACKAGE_PIN E16 [get_ports {fa2_ta2_eb1_DQ06_D0}]
set_property  PACKAGE_PIN E15 [get_ports {fa2_ta2_eb1_DQ06_D1}]
set_property  PACKAGE_PIN D15 [get_ports {fa2_ta2_eb1_DQ06_D2}]
set_property  PACKAGE_PIN D14 [get_ports {fa2_ta2_eb1_DQ06_D3}]
set_property  PACKAGE_PIN B16 [get_ports {fa2_ta2_eb1_DQ06_D4}]
set_property  PACKAGE_PIN D16 [get_ports {fa2_ta2_eb1_DQ06_D5}]
set_property  PACKAGE_PIN C16 [get_ports {fa2_ta2_eb1_DQ06_D6}]
set_property  PACKAGE_PIN B17 [get_ports {fa2_ta2_eb1_DQ06_D7}]
set_property  PACKAGE_PIN C17 [get_ports {fa2_ta2_eb1_DQ06_DM}]
set_property  PACKAGE_PIN F17 [get_ports {fa2_ta2_eb1_DQ06_DQS}]
set_property  PACKAGE_PIN E17 [get_ports {fa2_ta2_eb1_DQ06_DQSn}]
set_property  PACKAGE_PIN L15 [get_ports {fa2_ta2_eb1_DQ07_D0}]
set_property  PACKAGE_PIN L14 [get_ports {fa2_ta2_eb1_DQ07_D1}]
set_property  PACKAGE_PIN J14 [get_ports {fa2_ta2_eb1_DQ07_D2}]
set_property  PACKAGE_PIN H14 [get_ports {fa2_ta2_eb1_DQ07_D3}]
set_property  PACKAGE_PIN J13 [get_ports {fa2_ta2_eb1_DQ07_D4}]
set_property  PACKAGE_PIN H13 [get_ports {fa2_ta2_eb1_DQ07_D5}]
set_property  PACKAGE_PIN K15 [get_ports {fa2_ta2_eb1_DQ07_D6}]
set_property  PACKAGE_PIN J15 [get_ports {fa2_ta2_eb1_DQ07_D7}]
set_property  PACKAGE_PIN J16 [get_ports {fa2_ta2_eb1_DQ07_DM}]
set_property  PACKAGE_PIN L13 [get_ports {fa2_ta2_eb1_DQ07_DQS}]
set_property  PACKAGE_PIN K13 [get_ports {fa2_ta2_eb1_DQ07_DQSn}]
set_property PACKAGE_PIN C9 [get_ports fa2_ta2_eb1_LED01]
set_property PACKAGE_PIN A9 [get_ports fa2_ta2_eb1_LED02]
set_property PACKAGE_PIN B9 [get_ports fa2_ta2_eb1_LED03]
set_property PACKAGE_PIN B7 [get_ports fa2_ta2_eb1_LED04]
set_property PACKAGE_PIN C7 [get_ports fa2_ta2_eb1_LED05]
set_property PACKAGE_PIN B6 [get_ports fa2_ta2_eb1_LED06]
set_property PACKAGE_PIN C6 [get_ports fa2_ta2_eb1_LED07]
set_property PACKAGE_PIN A10 [get_ports fa2_ta2_eb1_LED08]
set_property PACKAGE_PIN B10 [get_ports fa2_ta2_eb1_LED09]
set_property PACKAGE_PIN A7 [get_ports fa2_ta2_eb1_LED10]
set_property PACKAGE_PIN A8 [get_ports fa2_ta2_eb1_LED11]
set_property PACKAGE_PIN E7 [get_ports fa2_ta2_eb1_LED12]
set_property PACKAGE_PIN F14 [get_ports fa2_ta2_eb1_LED13]
set_property PACKAGE_PIN A17 [get_ports fa2_ta2_eb1_LED14]
set_property PACKAGE_PIN F9 [get_ports fa2_ta2_eb1_LED15]
set_property PACKAGE_PIN E8 [get_ports fa2_ta2_eb1_LED16]
set_property  PACKAGE_PIN H8 [get_ports {fa2_ta2_eb1_ODT}]
set_property  PACKAGE_PIN F7 [get_ports {fa2_ta2_eb1_ODT1}]
set_property  PACKAGE_PIN G10 [get_ports {fa2_ta2_eb1_RASn}]
set_property  PACKAGE_PIN E2 [get_ports {fa2_ta2_eb1_RESETn}]
set_property  PACKAGE_PIN G7 [get_ports {fa2_ta2_eb1_SW1}]
set_property  PACKAGE_PIN H7 [get_ports {fa2_ta2_eb1_SW2}]
set_property  PACKAGE_PIN G4 [get_ports {fa2_ta2_eb1_SW3}]
set_property  PACKAGE_PIN D9 [get_ports {fa2_ta2_eb1_WEn}]


# VREF/DCI constraints for banks related to connector TA2
#   set_property DCI_CASCADE {33 35} [get_iobanks 34]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 34]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 35]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 33]

set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED01]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED02]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED03]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED04]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED05]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED06]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED07]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED08]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED09]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED10]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED11]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED12]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED13]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED14]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED15]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED16]

connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask]]


connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAck]]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newReadyIndex]]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newTaskWriteDone]]


connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/detintr]]

connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr[31]}]]

connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/highestPriorityTask[7]}]]


connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[3]__0[7]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[2]__0[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[1]__0[7]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[0]__0[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[1]__0[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[2]__0[7]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[0]__0[7]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQActivation[3]__0[31]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[1]__0[7]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[2]__0[7]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQIndex[3]__0[7]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[0]__0[31]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[1]__0[31]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[3]__0[31]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQDeadline[2]__0[31]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQIndex[0]__0[7]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/deadlineMiss]]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/deadlineMissPulse]]



connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/WCETexceededPulse]]

connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/detintr_dbg]]





create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[1]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[2]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[3]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskTime[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[1]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsDeadline[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/number_of_ready_tasks_reg[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/nextRunningTaskIndex[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/newAbsActivation[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[0]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[3]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[0]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[0]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[2]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[1]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[2]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[1]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsDeadlines[3]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/AbsActivations[3]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/runningTaskIndex[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[7]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[8]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[9]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[10]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[11]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[12]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[13]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[14]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[15]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[16]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[17]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[18]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[19]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[20]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[21]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[22]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[23]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[24]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[25]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[26]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[27]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[28]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[29]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[30]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPtr_dbg[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationIndex[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 8 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/activationQ[2]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 8 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[0]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[1]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[2]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[3]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[4]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[5]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[6]} {design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/readyQ[0]__0[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskPending]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskReady]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskWriteDone]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/taskWriteStarted]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/waitingAck]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/scheduler_0/inst/scheduler_v1_0_S_AXI_inst/WCETexceeded]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
