      Lattice Mapping Report File for Design Module 'DinoProject_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.1.0.43.2
Mapped on: Wed Dec 22 12:43:21 2021

Design Information
------------------

Command line:   map -i DinoProject_impl_1_syn.udb -pdc
     C:/Users/mathe/Downloads/dinoFinal-20211222T174150Z-001/dinoFinal/pins.pdc
     -o DinoProject_impl_1_map.udb -mp DinoProject_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  53 out of  5280 (1%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           299 out of  5280 (6%)
      Number of logic LUT4s:             197
      Number of inserted feedthru LUT4s:   2
      Number of ripple logic:             50 (100 LUT4s)
   Number of IO sites used:   11 out of 39 (28%)
      Number of IO sites used for general PIO: 11
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 11 out of 36 (31%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 11 out of 39 (28%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             2 out of 30 (6%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net ref_clk_c: 31 loads, 31 rising, 0 falling (Driver: Port ref_clk)
      Net outglobal: 12 loads, 12 rising, 0 falling (Driver: Pin
     dut.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  6
      Net RGB_pad[3].vcc: 2 loads, 0 SLICEs
      Net n225: 6 loads, 6 SLICEs
      Net dut3.n125: 10 loads, 10 SLICEs
      Net dut3.n1059: 5 loads, 5 SLICEs
      Net dut3.n1060: 5 loads, 5 SLICEs
      Net cactusX_9__N_106: 2 loads, 2 SLICEs
   Number of LSRs:  3
      Net columns_9__N_31: 6 loads, 6 SLICEs
      Net rows_9__N_42: 6 loads, 6 SLICEs
      Net dut3.n1086: 5 loads, 5 SLICEs
   Top 10 highest fanout non-clock nets:

                                    Page 1





Design Summary (cont)
---------------------
      Net RGB_pad[3].vcc: 33 loads
      Net col[1]: 28 loads
      Net col[2]: 18 loads
      Net row[2]: 14 loads
      Net col[3]: 13 loads
      Net row[1]: 13 loads
      Net col[4]: 12 loads
      Net col[5]: 12 loads
      Net col[6]: 12 loads
      Net row[3]: 12 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[3]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsyncout            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsyncout            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[1]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| testOut             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_clk             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| btn                 | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            dut/lscc_pll_inst/u_PLL_B

                                    Page 2





PLL/DLL Summary (cont)
----------------------
  Input Reference Clock:               PIN      ref_clk_c
  Output Clock(CoreA):                 PIN      testOut_c
  Output Clock(GlobalA):               NODE     outglobal
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     dut.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     dut.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: dut/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: dut3/romCactus/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].me
     m_file.mem0/iCE40UP.sp4k
         Type: EBR
Instance Name: dut3/rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file
     .mem0/iCE40UP.sp4k
         Type: EBR
Instance Name: dut3/btn2_c
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB










                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
