{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741438817896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741438817900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 21:00:17 2025 " "Processing started: Sat Mar 08 21:00:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741438817900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438817900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438817900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741438818110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741438818110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741438823753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file divider50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider50MHz " "Found entity 1: Divider50MHz" {  } { { "Divider50MHz.v" "" { Text "F:/fp/q2/controller/Divider50MHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741438823754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741438823757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741438823769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(32) " "Verilog HDL assignment warning at controller.v(32): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741438823770 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(34) " "Verilog HDL assignment warning at controller.v(34): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741438823770 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(54) " "Verilog HDL assignment warning at controller.v(54): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741438823770 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(58) " "Verilog HDL assignment warning at controller.v(58): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741438823770 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(61) " "Verilog HDL assignment warning at controller.v(61): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741438823770 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(65) " "Verilog HDL assignment warning at controller.v(65): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741438823770 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider50MHz Divider50MHz:u1 " "Elaborating entity \"Divider50MHz\" for hierarchy \"Divider50MHz:u1\"" {  } { { "controller.v" "u1" { Text "F:/fp/q2/controller/controller.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741438823777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:u2 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:u2\"" {  } { { "controller.v" "u2" { Text "F:/fp/q2/controller/controller.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SEG7_LUT.v(7) " "Verilog HDL Case Statement warning at SEG7_LUT.v(7): incomplete case statement has no default case item" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "os SEG7_LUT.v(5) " "Verilog HDL Always Construct warning at SEG7_LUT.v(5): inferring latch(es) for variable \"os\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[0\] SEG7_LUT.v(5) " "Inferred latch for \"os\[0\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[1\] SEG7_LUT.v(5) " "Inferred latch for \"os\[1\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[2\] SEG7_LUT.v(5) " "Inferred latch for \"os\[2\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[3\] SEG7_LUT.v(5) " "Inferred latch for \"os\[3\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[4\] SEG7_LUT.v(5) " "Inferred latch for \"os\[4\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[5\] SEG7_LUT.v(5) " "Inferred latch for \"os\[5\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "os\[6\] SEG7_LUT.v(5) " "Inferred latch for \"os\[6\]\" at SEG7_LUT.v(5)" {  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438823778 "|controller|SEG7_LUT:u2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u2\|os\[0\] " "Latch SEG7_LUT:u2\|os\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerL\[1\] " "Ports D and ENA on the latch are fed by the same signal TimerL\[1\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824026 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u2\|os\[1\] " "Latch SEG7_LUT:u2\|os\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerL\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerL\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824026 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u2\|os\[2\] " "Latch SEG7_LUT:u2\|os\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerL\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerL\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824026 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u2\|os\[3\] " "Latch SEG7_LUT:u2\|os\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerL\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerL\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824026 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u2\|os\[4\] " "Latch SEG7_LUT:u2\|os\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerL\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerL\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u2\|os\[5\] " "Latch SEG7_LUT:u2\|os\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerL\[1\] " "Ports D and ENA on the latch are fed by the same signal TimerL\[1\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u2\|os\[6\] " "Latch SEG7_LUT:u2\|os\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerL\[1\] " "Ports D and ENA on the latch are fed by the same signal TimerL\[1\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u3\|os\[0\] " "Latch SEG7_LUT:u3\|os\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerH\[1\] " "Ports D and ENA on the latch are fed by the same signal TimerH\[1\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u3\|os\[1\] " "Latch SEG7_LUT:u3\|os\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerH\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerH\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u3\|os\[2\] " "Latch SEG7_LUT:u3\|os\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerH\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerH\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u3\|os\[3\] " "Latch SEG7_LUT:u3\|os\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerH\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerH\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u3\|os\[4\] " "Latch SEG7_LUT:u3\|os\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerH\[2\] " "Ports D and ENA on the latch are fed by the same signal TimerH\[2\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u3\|os\[5\] " "Latch SEG7_LUT:u3\|os\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerH\[1\] " "Ports D and ENA on the latch are fed by the same signal TimerH\[1\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:u3\|os\[6\] " "Latch SEG7_LUT:u3\|os\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TimerH\[1\] " "Ports D and ENA on the latch are fed by the same signal TimerH\[1\]" {  } { { "controller.v" "" { Text "F:/fp/q2/controller/controller.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741438824027 ""}  } { { "SEG7_LUT.v" "" { Text "F:/fp/q2/controller/SEG7_LUT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741438824027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741438824095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741438824329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741438824385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741438824385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741438824402 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741438824402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741438824402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741438824402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741438824409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 21:00:24 2025 " "Processing ended: Sat Mar 08 21:00:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741438824409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741438824409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741438824409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741438824409 ""}
