//--------------------------------------------------------------------------------
// Auto-generated by LiteX (65f5463) on 2025-07-10 06:24:16
//--------------------------------------------------------------------------------
#ifndef __GENERATED_SOC_H
#define __GENERATED_SOC_H
#define CONFIG_PLATFORM_NAME "platform"
#define CONFIG_CLOCK_FREQUENCY 100000000
#define CONFIG_CPU_TYPE_NONE
#define CONFIG_CPU_VARIANT_STANDARD
#define CONFIG_CPU_FAMILY
#define CONFIG_CPU_NAME
#define CONFIG_CPU_HUMAN_NAME "Unknown"
#define CONFIG_CSR_DATA_WIDTH 32
#define CONFIG_CSR_ALIGNMENT 32
#define CONFIG_BUS_STANDARD "wishbone"
#define CONFIG_BUS_DATA_WIDTH 32
#define CONFIG_BUS_ADDRESS_WIDTH 32
#define CONFIG_BUS_BURSTING 0
#define ETHMAC_RX_SLOTS 2
#define ETHMAC_TX_SLOTS 2
#define ETHMAC_SLOT_SIZE 2048

#ifndef __ASSEMBLER__
static inline const char * config_platform_name_read(void) {
	return "platform";
}
static inline int config_clock_frequency_read(void) {
	return 100000000;
}
static inline const char * config_cpu_human_name_read(void) {
	return "Unknown";
}
static inline int config_csr_data_width_read(void) {
	return 32;
}
static inline int config_csr_alignment_read(void) {
	return 32;
}
static inline const char * config_bus_standard_read(void) {
	return "wishbone";
}
static inline int config_bus_data_width_read(void) {
	return 32;
}
static inline int config_bus_address_width_read(void) {
	return 32;
}
static inline int config_bus_bursting_read(void) {
	return 0;
}
static inline int ethmac_rx_slots_read(void) {
	return 2;
}
static inline int ethmac_tx_slots_read(void) {
	return 2;
}
static inline int ethmac_slot_size_read(void) {
	return 2048;
}
#endif // !__ASSEMBLER__

#endif
