---
title: 5-Stage Pipelined Processor (RISC-V)
thumbnail: https://github.com/radic2682/radic2682.github.io/assets/11177959/a9282af8-8e2e-4a0f-a95a-2e89324b9f36
layout: post
author: Sun Hong
categories:
  - Project
  - Hardware Project
tags:
  - verilog
  - C
excerpt: Hazard를 고려한 5-stage Pipelined Processor 설계
project_rank: "800"
sticker: emoji//1f4aa
---
![image](https://github.com/radic2682/radic2682.github.io/assets/11177959/a9282af8-8e2e-4a0f-a95a-2e89324b9f36)