 
****************************************
Report : area
Design : TRAFFIC_lights
Version: H-2013.03-SP5-2
Date   : Wed Feb  3 16:25:16 2016
****************************************

Library(s) Used:

    saed32rvt_ff0p85v25c (File: /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db)

Number of ports:                           10
Number of nets:                            80
Number of cells:                           69
Number of combinational cells:             50
Number of sequential cells:                19
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                      19

Combinational area:                105.978049
Buf/Inv area:                        8.895040
Noncombinational area:             113.856514
Macro/Black Box area:                0.000000
Net Interconnect area:              35.827906

Total cell area:                   219.834564
Total area:                        255.662470
1
