{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647309200252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647309200265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 21:53:20 2022 " "Processing started: Mon Mar 14 21:53:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647309200265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309200265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309200265 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309201218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647309201283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647309201284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n dct.sv(25) " "Verilog HDL Declaration information at dct.sv(25): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647309215180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct.sv 2 2 " "Found 2 design units, including 2 entities, in source file dct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_dct " "Found entity 1: avalon_dct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215185 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos " "Found entity 2: cos" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/processor.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4_mult.sv(85) " "Verilog HDL information at lab4_mult.sv(85): always construct contains both blocking and non-blocking assignments" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647309215200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_mult.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fp_mult " "Found entity 1: avalon_fp_mult" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215203 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_mult_lab4 " "Found entity 2: fp_mult_lab4" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_bus " "Found entity 1: avalon_bus" {  } { { "data_bus.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_top " "Found entity 1: de1soc_top" {  } { { "de1soc_top.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_ps2 " "Found entity 1: avalon_ps2" {  } { { "ps2.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse.v(139) " "Verilog HDL information at ps2_mouse.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647309215246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dct_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dct_rom " "Found entity 1: dct_rom" {  } { { "dct_rom.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309215261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309215261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fp_en lab4_mult.sv(20) " "Verilog HDL Implicit Net warning at lab4_mult.sv(20): created implicit net for \"fp_en\"" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309215262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IDRA_RXD de1soc_top.sv(44) " "Verilog HDL Implicit Net warning at de1soc_top.sv(44): created implicit net for \"IDRA_RXD\"" {  } { { "de1soc_top.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309215262 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "avalon_dct dct.sv(20) " "Verilog HDL Parameter Declaration warning at dct.sv(20): Parameter Declaration in module \"avalon_dct\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647309215263 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "avalon_dct dct.sv(34) " "Verilog HDL Parameter Declaration warning at dct.sv(34): Parameter Declaration in module \"avalon_dct\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647309215263 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(64) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(64): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647309215291 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(65) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(65): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647309215291 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(66) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(66): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647309215291 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(88) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(88): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647309215292 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2_mouse ps2_mouse.v(117) " "Verilog HDL Parameter Declaration warning at ps2_mouse.v(117): Parameter Declaration in module \"ps2_mouse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647309215292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1soc_top " "Elaborating entity \"de1soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647309218056 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IDRA_RXD 0 de1soc_top.sv(44) " "Net \"IDRA_RXD\" at de1soc_top.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "de1soc_top.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647309218073 "|de1soc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:InstrMem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:InstrMem\"" {  } { { "de1soc_top.sv" "InstrMem" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:InstrMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:InstrMem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:InstrMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:InstrMem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:InstrMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:InstrMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647309218370 ""}  } { { "inst_mem.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647309218370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1po1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1po1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1po1 " "Found entity 1: altsyncram_1po1" {  } { { "db/altsyncram_1po1.tdf" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/db/altsyncram_1po1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647309218502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309218502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1po1 inst_mem:InstrMem\|altsyncram:altsyncram_component\|altsyncram_1po1:auto_generated " "Elaborating entity \"altsyncram_1po1\" for hierarchy \"inst_mem:InstrMem\|altsyncram:altsyncram_component\|altsyncram_1po1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218506 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "180 256 0 1 1 " "180 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "76 255 " "Addresses ranging from 76 to 255 are not initialized" {  } { { "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.mif" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1647309218524 ""}  } { { "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.mif" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1647309218524 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 256 C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.mif " "Memory depth (4096) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "inst_mem.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1647309218524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_bus avalon_bus:data_bus " "Elaborating entity \"avalon_bus\" for hierarchy \"avalon_bus:data_bus\"" {  } { { "de1soc_top.sv" "data_bus" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 data_bus.sv(64) " "Verilog HDL assignment warning at data_bus.sv(64): truncated value with size 8 to match size of target (7)" {  } { { "data_bus.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218612 "|de1soc_top|avalon_bus:data_bus"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "data_bus.sv(73) " "Verilog HDL warning at data_bus.sv(73): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "data_bus.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 73 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1647309218612 "|de1soc_top|avalon_bus:data_bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_ps2 avalon_bus:data_bus\|avalon_ps2:ps2_cont " "Elaborating entity \"avalon_ps2\" for hierarchy \"avalon_bus:data_bus\|avalon_ps2:ps2_cont\"" {  } { { "data_bus.sv" "ps2_cont" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse avalon_bus:data_bus\|avalon_ps2:ps2_cont\|ps2_mouse:U1 " "Elaborating entity \"ps2_mouse\" for hierarchy \"avalon_bus:data_bus\|avalon_ps2:ps2_cont\|ps2_mouse:U1\"" {  } { { "ps2.sv" "U1" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_mouse.v(126) " "Verilog HDL assignment warning at ps2_mouse.v(126): truncated value with size 32 to match size of target (9)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218712 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_mouse.v(198) " "Verilog HDL assignment warning at ps2_mouse.v(198): truncated value with size 32 to match size of target (8)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218712 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_mouse.v(205) " "Verilog HDL assignment warning at ps2_mouse.v(205): truncated value with size 32 to match size of target (1)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218712 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ps2_mouse.v(211) " "Verilog HDL assignment warning at ps2_mouse.v(211): truncated value with size 32 to match size of target (6)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218713 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(239) " "Verilog HDL assignment warning at ps2_mouse.v(239): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218713 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(247) " "Verilog HDL assignment warning at ps2_mouse.v(247): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218713 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(256) " "Verilog HDL assignment warning at ps2_mouse.v(256): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218713 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2_mouse.v(264) " "Verilog HDL assignment warning at ps2_mouse.v(264): truncated value with size 32 to match size of target (10)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218713 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_mouse.v(278) " "Verilog HDL assignment warning at ps2_mouse.v(278): truncated value with size 32 to match size of target (4)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218713 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_mouse.v(294) " "Verilog HDL assignment warning at ps2_mouse.v(294): truncated value with size 32 to match size of target (4)" {  } { { "ps2_mouse.v" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218713 "|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fp_mult avalon_bus:data_bus\|avalon_fp_mult:fp_mult " "Elaborating entity \"avalon_fp_mult\" for hierarchy \"avalon_bus:data_bus\|avalon_fp_mult:fp_mult\"" {  } { { "data_bus.sv" "fp_mult" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218720 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4_mult.sv(51) " "Verilog HDL Case Statement warning at lab4_mult.sv(51): incomplete case statement has no default case item" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1647309218742 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4_mult.sv(96) " "Verilog HDL assignment warning at lab4_mult.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218742 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4_mult.sv(105) " "Verilog HDL assignment warning at lab4_mult.sv(105): truncated value with size 32 to match size of target (4)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218742 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4_mult.sv(122) " "Verilog HDL Case Statement warning at lab4_mult.sv(122): incomplete case statement has no default case item" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 122 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1647309218742 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult_lab4 avalon_bus:data_bus\|avalon_fp_mult:fp_mult\|fp_mult_lab4:fpm " "Elaborating entity \"fp_mult_lab4\" for hierarchy \"avalon_bus:data_bus\|avalon_fp_mult:fp_mult\|fp_mult_lab4:fpm\"" {  } { { "lab4_mult.sv" "fpm" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab4_mult.sv(207) " "Verilog HDL assignment warning at lab4_mult.sv(207): truncated value with size 32 to match size of target (8)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218778 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab4_mult.sv(218) " "Verilog HDL assignment warning at lab4_mult.sv(218): truncated value with size 32 to match size of target (8)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218779 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab4_mult.sv(248) " "Verilog HDL assignment warning at lab4_mult.sv(248): truncated value with size 32 to match size of target (8)" {  } { { "lab4_mult.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647309218779 "|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_dct avalon_bus:data_bus\|avalon_dct:dct " "Elaborating entity \"avalon_dct\" for hierarchy \"avalon_bus:data_bus\|avalon_dct:dct\"" {  } { { "data_bus.sv" "dct" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N dct.sv(25) " "Verilog HDL or VHDL warning at dct.sv(25): object \"N\" assigned a value but never read" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647309218793 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Error" "EVRFX_VERI_EXPONENT_NOT_SUPPORTED_FOR_THE_OPERANDS" "exponent must be unsigned or constant positive. dct.sv(89) " "Verilog HDL error at dct.sv(89): exponentiation is not supported for specified operands, exponent must be unsigned or constant positive." {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 89 0 0 } }  } 0 10256 "Verilog HDL error at %2!s!: exponentiation is not supported for specified operands, %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309218847 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "size dct.sv(74) " "Verilog HDL Always Construct warning at dct.sv(74): inferring latch(es) for variable \"size\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647309218848 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "K dct.sv(74) " "Verilog HDL Always Construct warning at dct.sv(74): inferring latch(es) for variable \"K\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647309218849 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_ready dct.sv(74) " "Verilog HDL Always Construct warning at dct.sv(74): inferring latch(es) for variable \"data_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647309218849 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_valid dct.sv(74) " "Verilog HDL Always Construct warning at dct.sv(74): inferring latch(es) for variable \"result_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647309218849 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cos_pos_start dct.sv(74) " "Verilog HDL Always Construct warning at dct.sv(74): inferring latch(es) for variable \"cos_pos_start\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647309218850 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dct_term_latch dct.sv(74) " "Verilog HDL Always Construct warning at dct.sv(74): inferring latch(es) for variable \"dct_term_latch\", which holds its previous value in one or more paths through the always construct" {  } { { "dct.sv" "" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647309218850 "|de1soc_top|avalon_bus:data_bus|avalon_dct:dct"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "avalon_bus:data_bus\|avalon_dct:dct " "Can't elaborate user hierarchy \"avalon_bus:data_bus\|avalon_dct:dct\"" {  } { { "data_bus.sv" "dct" { Text "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv" 118 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647309218861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/out/de1soc.map.smsg " "Generated suppressed messages file C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/out/de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309219002 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 40 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647309219122 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 14 21:53:39 2022 " "Processing ended: Mon Mar 14 21:53:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647309219122 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647309219122 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647309219122 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309219122 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 40 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 40 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647309219944 ""}
