#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561d8f5cba50 .scope module, "reg_rw_tb" "reg_rw_tb" 2 23;
 .timescale 0 0;
v0x561d8f5cabe0_0 .var "clk", 0 0;
v0x561d8f5eb6a0_0 .var "datain", 31 0;
v0x561d8f5eb740_0 .net "dataout", 31 0, L_0x561d8f5c2fa0;  1 drivers
v0x561d8f5eb840_0 .var "rst_n", 0 0;
v0x561d8f5eb910_0 .var "wenble", 0 0;
E_0x561d8f5c3630 .event posedge, v0x561d8f5c9a80_0;
S_0x561d8f5cbbd0 .scope module, "test" "reg_rw" 2 31, 3 23 0, S_0x561d8f5cba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wenble"
    .port_info 3 /INPUT 32 "datain"
    .port_info 4 /OUTPUT 32 "dataout"
P_0x561d8f5c19b0 .param/l "INIVAL" 0 3 30, C4<00000000000000000000000000000000>;
P_0x561d8f5c19f0 .param/l "XLEN" 0 3 29, +C4<00000000000000000000000000100000>;
L_0x561d8f5c2fa0 .functor BUFZ 32, v0x561d8f5c9d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561d8f5c9a80_0 .net "clk", 0 0, v0x561d8f5cabe0_0;  1 drivers
v0x561d8f5c9d20_0 .var "data", 31 0;
v0x561d8f5ca030_0 .net "datain", 31 0, v0x561d8f5eb6a0_0;  1 drivers
v0x561d8f5ca330_0 .net "dataout", 31 0, L_0x561d8f5c2fa0;  alias, 1 drivers
v0x561d8f5ca5d0_0 .net "rst_n", 0 0, v0x561d8f5eb840_0;  1 drivers
v0x561d8f5ca8e0_0 .net "wenble", 0 0, v0x561d8f5eb910_0;  1 drivers
E_0x561d8f5c3950/0 .event negedge, v0x561d8f5ca5d0_0;
E_0x561d8f5c3950/1 .event posedge, v0x561d8f5c9a80_0;
E_0x561d8f5c3950 .event/or E_0x561d8f5c3950/0, E_0x561d8f5c3950/1;
    .scope S_0x561d8f5cbbd0;
T_0 ;
    %wait E_0x561d8f5c3950;
    %load/vec4 v0x561d8f5ca5d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561d8f5c9d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561d8f5ca8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561d8f5ca030_0;
    %assign/vec4 v0x561d8f5c9d20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x561d8f5c9d20_0;
    %assign/vec4 v0x561d8f5c9d20_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561d8f5cba50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d8f5cabe0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x561d8f5cba50;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x561d8f5cabe0_0;
    %inv;
    %store/vec4 v0x561d8f5cabe0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561d8f5cba50;
T_3 ;
    %vpi_call 2 44 "$dumpfile", "reg_rw.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561d8f5cba50 {0 0 0};
    %vpi_call 2 46 "$monitor", "%t: en=%b  in=%h out=%h", $time, v0x561d8f5eb910_0, v0x561d8f5eb6a0_0, v0x561d8f5eb740_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d8f5eb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561d8f5eb6a0_0, 0, 32;
    %wait E_0x561d8f5c3630;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d8f5eb840_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x561d8f5eb6a0_0, 0, 32;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x561d8f5eb6a0_0, 0, 32;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561d8f5eb6a0_0, 0, 32;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x561d8f5eb6a0_0, 0, 32;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %wait E_0x561d8f5c3630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d8f5eb910_0, 0, 1;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_rw_tb.v";
    "../../../HDL_SRC/CORE/RegisterFile/reg_rw.v";
