// Seed: 3659794564
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4
);
  type_7(
      1, 1'd0
  );
  assign id_3 = 1;
endmodule
