<stg><name>im_pros</name>


<trans_list>

<trans id="209" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageIn, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5 %empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageOut, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageOut

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln17 = br void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %i = phi i7 0, void, i7 %select_ln17_1, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %indvars_iv_next303 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next303"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:12 %tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %indvars_iv_next303, i7 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln215_1 = zext i14 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %imageIn_addr_2 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="imageIn_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="14">
<![CDATA[
:17 %rhs = load i14 %imageIn_addr_2

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i14 0, void, i14 %add_ln17, void

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %j = phi i7 0, void, i7 %add_ln18, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %cmp2 = icmp_eq  i7 %i, i7 0

]]></Node>
<StgValue><ssdm name="cmp2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="14">
<![CDATA[
:17 %rhs = load i14 %imageIn_addr_2

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:24 %icmp_ln17 = icmp_eq  i14 %indvar_flatten, i14 12065

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25 %br_ln17 = br i1 %icmp_ln17, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:2 %icmp_ln18 = icmp_eq  i7 %j, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:3 %select_ln17 = select i1 %icmp_ln18, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:4 %select_ln17_1 = select i1 %icmp_ln18, i7 %indvars_iv_next303, i7 %i

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:8 %cmp2_mid1 = icmp_eq  i7 %indvars_iv_next303, i7 0

]]></Node>
<StgValue><ssdm name="cmp2_mid1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split2:9 %select_ln17_2 = select i1 %icmp_ln18, i1 %cmp2_mid1, i1 %cmp2

]]></Node>
<StgValue><ssdm name="select_ln17_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7">
<![CDATA[
.split2:38 %trunc_ln17 = trunc i7 %select_ln17_1

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:43 %tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="14">
<![CDATA[
.split2:44 %zext_ln34 = zext i14 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:45 %imageOut_addr_2 = getelementptr i8 %imageOut, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="imageOut_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:51 %or_ln20 = or i7 %select_ln17, i7 %select_ln17_1

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:52 %icmp_ln20_1 = icmp_eq  i7 %or_ln20, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:53 %br_ln20 = br i1 %icmp_ln20_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %imageIn_addr_3 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="imageIn_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="14">
<![CDATA[
:1 %imageIn_load = load i14 %imageIn_addr_3

]]></Node>
<StgValue><ssdm name="imageIn_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln24 = br i1 %select_ln17_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:5 %tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:39 %xor_ln17 = xor i1 %trunc_ln17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:50 %icmp_ln20 = icmp_eq  i7 %select_ln17, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="14">
<![CDATA[
:1 %imageIn_load = load i14 %imageIn_addr_3

]]></Node>
<StgValue><ssdm name="imageIn_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:0 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln17

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="8">
<![CDATA[
:1 %sext_ln215 = sext i8 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln215_2 = add i14 %sext_ln215, i14 %tmp_8

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %lshr_ln215_1 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215_2, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln215_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:4 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln215_1, i7 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="14">
<![CDATA[
:5 %zext_ln215_14 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %imageIn_addr_7 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_14

]]></Node>
<StgValue><ssdm name="imageIn_addr_7"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="14">
<![CDATA[
:7 %imageIn_load_6 = load i14 %imageIn_addr_7

]]></Node>
<StgValue><ssdm name="imageIn_load_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln28 = br i1 %icmp_ln20, void, void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:0 %tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln17, i7 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln215_11 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %imageIn_addr_4 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_11

]]></Node>
<StgValue><ssdm name="imageIn_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="14">
<![CDATA[
:3 %imageIn_load_3 = load i14 %imageIn_addr_4

]]></Node>
<StgValue><ssdm name="imageIn_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6 %tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %i, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:10 %indvars_iv_next303_mid1 = add i7 %i, i7 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next303_mid1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:40 %select_ln17_6 = select i1 %icmp_ln18, i7 %indvars_iv_next303_mid1, i7 %indvars_iv_next303

]]></Node>
<StgValue><ssdm name="select_ln17_6"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="7">
<![CDATA[
.split2:46 %zext_ln18_1 = zext i7 %select_ln17

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="14">
<![CDATA[
:7 %imageIn_load_6 = load i14 %imageIn_addr_7

]]></Node>
<StgValue><ssdm name="imageIn_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8">
<![CDATA[
:8 %zext_ln1346_2 = zext i8 %imageIn_load

]]></Node>
<StgValue><ssdm name="zext_ln1346_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8">
<![CDATA[
:9 %zext_ln1346_3 = zext i8 %imageIn_load_6

]]></Node>
<StgValue><ssdm name="zext_ln1346_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10 %ret_4 = add i9 %zext_ln1346_3, i9 %zext_ln1346_2

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:0 %tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_6, i7 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="14">
<![CDATA[
:1 %zext_ln215_18 = zext i14 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %imageIn_addr_8 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_18

]]></Node>
<StgValue><ssdm name="imageIn_addr_8"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="14">
<![CDATA[
:3 %imageIn_load_7 = load i14 %imageIn_addr_8

]]></Node>
<StgValue><ssdm name="imageIn_load_7"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="14">
<![CDATA[
:3 %imageIn_load_3 = load i14 %imageIn_addr_4

]]></Node>
<StgValue><ssdm name="imageIn_load_3"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8">
<![CDATA[
:4 %zext_ln1346 = zext i8 %imageIn_load

]]></Node>
<StgValue><ssdm name="zext_ln1346"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8">
<![CDATA[
:5 %zext_ln1346_1 = zext i8 %imageIn_load_3

]]></Node>
<StgValue><ssdm name="zext_ln1346_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %ret_11 = add i9 %zext_ln1346_1, i9 %zext_ln1346

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln26 = add i8 %zext_ln18_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8 %add_ln215 = add i7 %select_ln17, i7 127

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:11 %select_ln215 = select i1 %tmp_15, i7 127, i7 0

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:12 %tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln215, i7 %add_ln215

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln215_17 = zext i14 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %imageIn_addr_5 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_17

]]></Node>
<StgValue><ssdm name="imageIn_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="14">
<![CDATA[
:15 %rhs_2 = load i14 %imageIn_addr_5

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="14">
<![CDATA[
:3 %imageIn_load_7 = load i14 %imageIn_addr_8

]]></Node>
<StgValue><ssdm name="imageIn_load_7"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7 %add_ln215_3 = add i7 %select_ln17, i7 127

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:8 %tmp_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %add_ln215_3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="14">
<![CDATA[
:9 %zext_ln215_19 = zext i14 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %imageIn_addr_9 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_19

]]></Node>
<StgValue><ssdm name="imageIn_addr_9"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="14">
<![CDATA[
:11 %rhs_4 = load i14 %imageIn_addr_9

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="14">
<![CDATA[
:15 %rhs_2 = load i14 %imageIn_addr_5

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18 %add_ln215_1 = add i7 %select_ln17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="7">
<![CDATA[
:19 %zext_ln215_13 = zext i7 %add_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %imageIn_addr_6 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_13

]]></Node>
<StgValue><ssdm name="imageIn_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="14">
<![CDATA[
:21 %rhs_3 = load i14 %imageIn_addr_6

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split2:17 %or_ln17 = or i14 %tmp_8, i14 1

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="7">
<![CDATA[
.split2:41 %zext_ln18 = zext i7 %select_ln17

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:42 %imageOut_addr_1 = getelementptr i8 %imageOut, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="imageOut_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="7">
<![CDATA[
.split2:47 %zext_ln18_2 = zext i7 %select_ln17

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="9">
<![CDATA[
:4 %zext_ln1346_6 = zext i9 %ret_4

]]></Node>
<StgValue><ssdm name="zext_ln1346_6"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="8">
<![CDATA[
:5 %zext_ln1346_7 = zext i8 %imageIn_load_7

]]></Node>
<StgValue><ssdm name="zext_ln1346_7"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6 %ret_14 = add i10 %zext_ln1346_6, i10 %zext_ln1346_7

]]></Node>
<StgValue><ssdm name="ret_14"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="14">
<![CDATA[
:11 %rhs_4 = load i14 %imageIn_addr_9

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="8">
<![CDATA[
:12 %zext_ln1346_8 = zext i8 %rhs_4

]]></Node>
<StgValue><ssdm name="zext_ln1346_8"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13 %ret_15 = add i10 %ret_14, i10 %zext_ln1346_8

]]></Node>
<StgValue><ssdm name="ret_15"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:15 %add_ln215_4 = add i14 %zext_ln18_2, i14 %or_ln17

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16 %add_ln215_5 = add i7 %select_ln17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %lshr_ln215_2 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215_4, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln215_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:18 %tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln215_2, i7 %add_ln215_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="14">
<![CDATA[
:19 %zext_ln215_15 = zext i14 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %imageIn_addr_10 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_15

]]></Node>
<StgValue><ssdm name="imageIn_addr_10"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="14">
<![CDATA[
:21 %rhs_5 = load i14 %imageIn_addr_10

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="9">
<![CDATA[
:9 %zext_ln215_10 = zext i9 %ret_11

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="8">
<![CDATA[
:16 %zext_ln215_12 = zext i8 %rhs_2

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17 %ret_12 = add i10 %zext_ln215_10, i10 %zext_ln215_12

]]></Node>
<StgValue><ssdm name="ret_12"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="14">
<![CDATA[
:21 %rhs_3 = load i14 %imageIn_addr_6

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8">
<![CDATA[
:22 %zext_ln1346_5 = zext i8 %rhs_3

]]></Node>
<StgValue><ssdm name="zext_ln1346_5"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23 %ret_3 = add i10 %ret_12, i10 %zext_ln1346_5

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24 %trunc_ln213_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln213_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:25 %store_ln26 = store i8 %trunc_ln213_1, i14 %imageOut_addr_1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln27 = br void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %add_ln18 = add i7 %select_ln17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="14">
<![CDATA[
:7 %zext_ln215 = zext i14 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %imageIn_addr = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="imageIn_addr"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="14">
<![CDATA[
:15 %lhs = load i14 %imageIn_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:14 %tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %indvars_iv_next303_mid1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="14">
<![CDATA[
.split2:15 %zext_ln215_6 = zext i14 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:16 %imageIn_addr_12 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="imageIn_addr_12"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="14">
<![CDATA[
.split2:18 %imageIn_load_5 = load i14 %imageIn_addr_12

]]></Node>
<StgValue><ssdm name="imageIn_load_5"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.split2:29 %select_ln17_4 = select i1 %icmp_ln18, i14 %tmp_5, i14 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln17_4"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="10">
<![CDATA[
:14 %zext_ln1346_9 = zext i10 %ret_15

]]></Node>
<StgValue><ssdm name="zext_ln1346_9"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="14">
<![CDATA[
:21 %rhs_5 = load i14 %imageIn_addr_10

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="8">
<![CDATA[
:22 %zext_ln1346_10 = zext i8 %rhs_5

]]></Node>
<StgValue><ssdm name="zext_ln1346_10"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:23 %ret_9 = add i11 %zext_ln1346_9, i11 %zext_ln1346_10

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="23" op_0_bw="11">
<![CDATA[
:24 %zext_ln1364 = zext i11 %ret_9

]]></Node>
<StgValue><ssdm name="zext_ln1364"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:25 %mul_ln1364 = mul i23 %zext_ln1364, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %or_ln215 = or i14 %tmp, i14 1

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:10 %tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 0, i14 %or_ln215

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %imageIn_addr_1 = getelementptr i8 %imageIn, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="imageIn_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="14">
<![CDATA[
:15 %lhs = load i14 %imageIn_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
:16 %zext_ln215_2 = zext i8 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
:18 %zext_ln215_3 = zext i8 %rhs

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19 %ret_10 = add i9 %zext_ln215_3, i9 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="14">
<![CDATA[
:21 %rhs_1 = load i14 %imageIn_addr_1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split2:11 %or_ln215_1 = or i14 %tmp_2, i14 1

]]></Node>
<StgValue><ssdm name="or_ln215_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
.split2:12 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 0, i14 %or_ln215_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:13 %imageIn_addr_11 = getelementptr i8 %imageIn, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="imageIn_addr_11"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="14">
<![CDATA[
.split2:18 %imageIn_load_5 = load i14 %imageIn_addr_12

]]></Node>
<StgValue><ssdm name="imageIn_load_5"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
.split2:19 %zext_ln215_7 = zext i8 %imageIn_load_5

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:20 %add_ln1346_2 = add i9 %zext_ln215_7, i9 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="add_ln1346_2"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="14">
<![CDATA[
.split2:22 %imageIn_load_8 = load i14 %imageIn_addr_11

]]></Node>
<StgValue><ssdm name="imageIn_load_8"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:34 %select_ln17_5 = select i1 %icmp_ln18, i64 %tmp_4, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln17_5"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:25 %mul_ln1364 = mul i23 %zext_ln1364, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %add_ln17 = add i14 %indvar_flatten, i14 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="9">
<![CDATA[
:20 %zext_ln215_4 = zext i9 %ret_10

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="14">
<![CDATA[
:21 %rhs_1 = load i14 %imageIn_addr_1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="8">
<![CDATA[
:22 %zext_ln215_5 = zext i8 %rhs_1

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23 %ret = add i10 %zext_ln215_4, i10 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="9">
<![CDATA[
.split2:21 %zext_ln215_8 = zext i9 %add_ln1346_2

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="14">
<![CDATA[
.split2:22 %imageIn_load_8 = load i14 %imageIn_addr_11

]]></Node>
<StgValue><ssdm name="imageIn_load_8"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="8">
<![CDATA[
.split2:23 %zext_ln215_9 = zext i8 %imageIn_load_8

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:24 %add_ln1346_3 = add i10 %zext_ln215_8, i10 %zext_ln215_9

]]></Node>
<StgValue><ssdm name="add_ln1346_3"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.split2:25 %select_ln17_3 = select i1 %icmp_ln18, i10 %add_ln1346_3, i10 %ret

]]></Node>
<StgValue><ssdm name="select_ln17_3"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="21" op_0_bw="10">
<![CDATA[
.split2:26 %zext_ln17 = zext i10 %select_ln17_3

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:27 %mul_ln17 = mul i21 %zext_ln17, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="14">
<![CDATA[
.split2:30 %zext_ln215_16 = zext i14 %select_ln17_4

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:31 %imageIn_addr_13 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_16

]]></Node>
<StgValue><ssdm name="imageIn_addr_13"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
.split2:32 %imageIn_load_9 = load i14 %imageIn_addr_13

]]></Node>
<StgValue><ssdm name="imageIn_load_9"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:25 %mul_ln1364 = mul i23 %zext_ln1364, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:27 %mul_ln17 = mul i21 %zext_ln17, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
.split2:32 %imageIn_load_9 = load i14 %imageIn_addr_13

]]></Node>
<StgValue><ssdm name="imageIn_load_9"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:35 %imageIn_addr_14 = getelementptr i8 %imageIn, i64 0, i64 %select_ln17_5

]]></Node>
<StgValue><ssdm name="imageIn_addr_14"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="14">
<![CDATA[
.split2:36 %imageIn_load_10 = load i14 %imageIn_addr_14

]]></Node>
<StgValue><ssdm name="imageIn_load_10"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:25 %mul_ln1364 = mul i23 %zext_ln1364, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26 %trunc_ln213_3 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %mul_ln1364, i32 14, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln213_3"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:27 %store_ln34 = store i8 %trunc_ln213_3, i14 %imageOut_addr_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:28 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="14">
<![CDATA[
.split2:6 %zext_ln22 = zext i14 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:7 %imageOut_addr = getelementptr i8 %imageOut, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="imageOut_addr"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:27 %mul_ln17 = mul i21 %zext_ln17, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="8">
<![CDATA[
.split2:33 %zext_ln17_1 = zext i8 %imageIn_load_9

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="14">
<![CDATA[
.split2:36 %imageIn_load_10 = load i14 %imageIn_addr_14

]]></Node>
<StgValue><ssdm name="imageIn_load_10"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="8">
<![CDATA[
.split2:37 %zext_ln17_2 = zext i8 %imageIn_load_10

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="9">
<![CDATA[
:0 %zext_ln1346_4 = zext i9 %ret_4

]]></Node>
<StgValue><ssdm name="zext_ln1346_4"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %ret_13 = add i10 %zext_ln1346_4, i10 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="ret_13"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %ret_6 = add i10 %ret_13, i10 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln213_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_6, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln213_2"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:4 %store_ln30 = store i8 %trunc_ln213_2, i14 %imageOut_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
<literal name="select_ln17_2" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln31 = br void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:1 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12065, i64 12065, i64 12065

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:27 %mul_ln17 = mul i21 %zext_ln17, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:28 %trunc_ln213_mid2 = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul_ln17, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln213_mid2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:48 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:49 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:0 %store_ln22 = store i8 %trunc_ln213_mid2, i14 %imageOut_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
:0 %ret_ln38 = ret

]]></Node>
<StgValue><ssdm name="ret_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
