#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr  4 15:19:15 2025
# Process ID         : 53914
# Current directory  : /home/sj/Documents/study/asic/project_1
# Command line       : vivado
# Log file           : /home/sj/Documents/study/asic/project_1/vivado.log
# Journal file       : /home/sj/Documents/study/asic/project_1/vivado.jou
# Running On         : sj-Inspiron-13-5310
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 430.152 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16500 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20795 MB
# Available Virtual  : 17299 MB
#-----------------------------------------------------------
start_gui
open_project /home/sj/Documents/study/asic/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/sj/Documents/study/asic/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv] -no_script -reset -force -quiet
remove_files  /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv
file delete -force /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv
export_ip_user_files -of_objects  [get_files /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top_.v] -no_script -reset -force -quiet
remove_files  /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top_.v
file delete -force /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top_.v
close [ open /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v w ]
add_files /home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 434
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7973.145 ; gain = 68.211 ; free physical = 5928 ; free virtual = 15710
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 425
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8025.160 ; gain = 52.016 ; free physical = 5936 ; free virtual = 15718
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/top/rom/bram_inst}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 425
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8025.160 ; gain = 0.000 ; free physical = 5940 ; free virtual = 15718
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 425
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8043.164 ; gain = 18.004 ; free physical = 5908 ; free virtual = 15691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 425
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8060.988 ; gain = 17.824 ; free physical = 5899 ; free virtual = 15682
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/top/pg1}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 425
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8060.988 ; gain = 0.000 ; free physical = 5921 ; free virtual = 15700
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/top/rom/bram_inst}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 425
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8060.988 ; gain = 0.000 ; free physical = 5651 ; free virtual = 15528
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'addr' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v:28]
ERROR: [VRFC 10-8616] 'ROM' requires 3 arguments [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 419
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8096.996 ; gain = 35.984 ; free physical = 5635 ; free virtual = 15519
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 419
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8124.000 ; gain = 19.977 ; free physical = 5453 ; free virtual = 15466
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sj/Documents/study/asic/project_1/project_1.srcs/sim_1/new/mem_init0.mem w ]
add_files -fileset sim_1 /home/sj/Documents/study/asic/project_1/project_1.srcs/sim_1/new/mem_init0.mem
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init0.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" Line 416
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8178.012 ; gain = 54.012 ; free physical = 5439 ; free virtual = 15434
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  4 17:21:39 2025...
