Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jul 14 14:53:26 2023
| Host         : HHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
LUTAR-1    Warning           LUT drives async reset alert                            2           
TIMING-20  Warning           Non-clocked latch                                       107         
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2498)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (171)
5. checking no_input_delay (25)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2498)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[3]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[10]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[11]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[12]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[13]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[14]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[15]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[16]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[17]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[18]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[19]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[1]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[20]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[21]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[22]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[23]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[24]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[25]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[26]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[27]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[28]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[29]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[2]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[30]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[31]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[3]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[4]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[5]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[6]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[7]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[8]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (171)
--------------------------------------------------
 There are 171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.200        0.000                      0                10291        0.180        0.000                      0                10291        3.000        0.000                       0                  9286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        3.200        0.000                      0                10291        0.180        0.000                      0                10291        8.750        0.000                       0                  9282  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.100ns  (logic 2.140ns (13.292%)  route 13.960ns (86.708%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 20.904 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.876    12.552    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.328    12.880 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1/O
                         net (fo=128, routed)         4.007    16.888    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WE
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.656    20.904    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WCLK
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.176    20.729    
                         clock uncertainty           -0.108    20.621    
    SLICE_X56Y30         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.088    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -16.888    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.100ns  (logic 2.140ns (13.292%)  route 13.960ns (86.708%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 20.904 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.876    12.552    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.328    12.880 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1/O
                         net (fo=128, routed)         4.007    16.888    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WE
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.656    20.904    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WCLK
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.176    20.729    
                         clock uncertainty           -0.108    20.621    
    SLICE_X56Y30         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.088    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -16.888    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.100ns  (logic 2.140ns (13.292%)  route 13.960ns (86.708%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 20.904 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.876    12.552    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.328    12.880 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1/O
                         net (fo=128, routed)         4.007    16.888    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WE
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.656    20.904    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WCLK
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.176    20.729    
                         clock uncertainty           -0.108    20.621    
    SLICE_X56Y30         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.088    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -16.888    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.100ns  (logic 2.140ns (13.292%)  route 13.960ns (86.708%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 20.904 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.876    12.552    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.328    12.880 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1/O
                         net (fo=128, routed)         4.007    16.888    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WE
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.656    20.904    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/WCLK
    SLICE_X56Y30         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.176    20.729    
                         clock uncertainty           -0.108    20.621    
    SLICE_X56Y30         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.088    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -16.888    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.771ns  (logic 2.140ns (13.569%)  route 13.631ns (86.431%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 20.760 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.800    12.477    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.328    12.805 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1/O
                         net (fo=128, routed)         3.754    16.559    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WE
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.511    20.760    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WCLK
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.176    20.584    
                         clock uncertainty           -0.108    20.477    
    SLICE_X12Y68         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    19.944    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.944    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.771ns  (logic 2.140ns (13.569%)  route 13.631ns (86.431%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 20.760 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.800    12.477    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.328    12.805 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1/O
                         net (fo=128, routed)         3.754    16.559    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WE
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.511    20.760    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WCLK
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.176    20.584    
                         clock uncertainty           -0.108    20.477    
    SLICE_X12Y68         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    19.944    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         19.944    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.771ns  (logic 2.140ns (13.569%)  route 13.631ns (86.431%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 20.760 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.800    12.477    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.328    12.805 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1/O
                         net (fo=128, routed)         3.754    16.559    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WE
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.511    20.760    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WCLK
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.176    20.584    
                         clock uncertainty           -0.108    20.477    
    SLICE_X12Y68         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    19.944    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         19.944    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.771ns  (logic 2.140ns (13.569%)  route 13.631ns (86.431%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 20.760 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.800    12.477    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.328    12.805 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1/O
                         net (fo=128, routed)         3.754    16.559    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WE
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.511    20.760    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/WCLK
    SLICE_X12Y68         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.176    20.584    
                         clock uncertainty           -0.108    20.477    
    SLICE_X12Y68         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    19.944    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         19.944    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.923ns  (logic 2.140ns (13.439%)  route 13.783ns (86.561%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.921ns = ( 20.921 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.876    12.552    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.328    12.880 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1/O
                         net (fo=128, routed)         3.831    16.711    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/WE
    SLICE_X62Y44         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.673    20.921    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/WCLK
    SLICE_X62Y44         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_A/CLK
                         clock pessimism             -0.176    20.746    
                         clock uncertainty           -0.108    20.638    
    SLICE_X62Y44         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.105    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         20.105    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.923ns  (logic 2.140ns (13.439%)  route 13.783ns (86.561%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.921ns = ( 20.921 - 20.000 ) 
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.122    -1.869    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.745 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722    -1.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.927 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.715     0.788    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X82Y107        FDPE                                         r  Core_cpu/IF/PC_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDPE (Prop_fdpe_C_Q)         0.456     1.244 f  Core_cpu/IF/PC_pc_reg[20]/Q
                         net (fo=4, routed)           0.803     2.047    Core_cpu/IF/Q[19]
    SLICE_X79Y107        LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.407     2.578    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X79Y107        LUT5 (Prop_lut5_I4_O)        0.124     2.702 r  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.433     3.135    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X79Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.951     4.211    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.809     5.144    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.268 r  Core_cpu/IF/Mem_IROM_i_10/O
                         net (fo=57, routed)          1.774     7.042    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     7.599    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.723 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     8.147    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X71Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.271 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          1.099     9.370    LED/spo[4]
    SLICE_X72Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.596    10.090    Core_cpu/EX/LED_out_reg[23]
    SLICE_X72Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.214 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.347    11.561    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X66Y124        LUT2 (Prop_lut2_I0_O)        0.116    11.677 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.876    12.552    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.328    12.880 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1/O
                         net (fo=128, routed)         3.831    16.711    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/WE
    SLICE_X62Y44         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    18.417    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.517 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640    19.157    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.248 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.673    20.921    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/WCLK
    SLICE_X62Y44         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_B/CLK
                         clock pessimism             -0.176    20.746    
                         clock uncertainty           -0.108    20.638    
    SLICE_X62Y44         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.105    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         20.105    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                  3.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.214%)  route 0.146ns (50.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X43Y114        FDCE                                         r  Digital_LEDs/dig_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDCE (Prop_fdce_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[0]/Q
                         net (fo=5, routed)           0.146     0.859    Digital_LEDs/Q[0]
    SLICE_X40Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.831     1.157    Digital_LEDs/cpu_clk_BUFG
    SLICE_X40Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[1]_lopt_replica/C
                         clock pessimism             -0.547     0.610    
    SLICE_X40Y114        FDPE (Hold_fdpe_C_D)         0.070     0.680    Digital_LEDs/dig_en_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X40Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[2]/Q
                         net (fo=6, routed)           0.130     0.844    Digital_LEDs/Q[2]
    SLICE_X41Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.831     1.157    Digital_LEDs/cpu_clk_BUFG
    SLICE_X41Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[3]_lopt_replica/C
                         clock pessimism             -0.571     0.586    
    SLICE_X41Y114        FDPE (Hold_fdpe_C_D)         0.070     0.656    Digital_LEDs/dig_en_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.098%)  route 0.135ns (48.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[3]/Q
                         net (fo=5, routed)           0.135     0.849    Digital_LEDs/Q[3]
    SLICE_X43Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.828     1.155    Digital_LEDs/cpu_clk_BUFG
    SLICE_X43Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[4]_lopt_replica/C
                         clock pessimism             -0.567     0.588    
    SLICE_X43Y114        FDPE (Hold_fdpe_C_D)         0.070     0.658    Digital_LEDs/dig_en_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X41Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[5]/Q
                         net (fo=5, routed)           0.132     0.846    Digital_LEDs/Q[5]
    SLICE_X41Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.831     1.157    Digital_LEDs/cpu_clk_BUFG
    SLICE_X41Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[6]_lopt_replica/C
                         clock pessimism             -0.584     0.573    
    SLICE_X41Y114        FDPE (Hold_fdpe_C_D)         0.072     0.645    Digital_LEDs/dig_en_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.911%)  route 0.212ns (60.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X41Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[5]/Q
                         net (fo=5, routed)           0.212     0.926    Digital_LEDs/Q[5]
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.828     1.155    Digital_LEDs/cpu_clk_BUFG
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[6]/C
                         clock pessimism             -0.547     0.608    
    SLICE_X44Y114        FDPE (Hold_fdpe_C_D)         0.072     0.680    Digital_LEDs/dig_en_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.797%)  route 0.213ns (60.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X40Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[2]/Q
                         net (fo=6, routed)           0.213     0.927    Digital_LEDs/Q[2]
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.828     1.155    Digital_LEDs/cpu_clk_BUFG
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[3]/C
                         clock pessimism             -0.547     0.608    
    SLICE_X44Y114        FDPE (Hold_fdpe_C_D)         0.066     0.674    Digital_LEDs/dig_en_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.869%)  route 0.204ns (59.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[6]/Q
                         net (fo=6, routed)           0.204     0.918    Digital_LEDs/Q[6]
    SLICE_X43Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.828     1.155    Digital_LEDs/cpu_clk_BUFG
    SLICE_X43Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[7]/C
                         clock pessimism             -0.567     0.588    
    SLICE_X43Y114        FDPE (Hold_fdpe_C_D)         0.072     0.660    Digital_LEDs/dig_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.235%)  route 0.209ns (59.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X43Y114        FDCE                                         r  Digital_LEDs/dig_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDCE (Prop_fdce_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[0]/Q
                         net (fo=5, routed)           0.209     0.923    Digital_LEDs/Q[0]
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.828     1.155    Digital_LEDs/cpu_clk_BUFG
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[1]/C
                         clock pessimism             -0.567     0.588    
    SLICE_X44Y114        FDPE (Hold_fdpe_C_D)         0.070     0.658    Digital_LEDs/dig_en_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Core_cpu/IF/PC_pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/IF/PC_pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.593     0.606    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X77Y103        FDCE                                         r  Core_cpu/IF/PC_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.141     0.747 r  Core_cpu/IF/PC_pc_reg[0]/Q
                         net (fo=5, routed)           0.180     0.927    Core_cpu/IF/Q[0]
    SLICE_X77Y103        LUT5 (Prop_lut5_I3_O)        0.045     0.972 r  Core_cpu/IF/PC_pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.972    Core_cpu/IF/PC_din[0]
    SLICE_X77Y103        FDCE                                         r  Core_cpu/IF/PC_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.866     1.192    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X77Y103        FDCE                                         r  Core_cpu/IF/PC_pc_reg[0]/C
                         clock pessimism             -0.586     0.606    
    SLICE_X77Y103        FDCE (Hold_fdce_C_D)         0.091     0.697    Core_cpu/IF/PC_pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LEDs/dig_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.538%)  route 0.207ns (59.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.725    -0.325    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267    -0.013    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.013 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.560     0.573    Digital_LEDs/cpu_clk_BUFG
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  Digital_LEDs/dig_en_reg[3]/Q
                         net (fo=5, routed)           0.207     0.921    Digital_LEDs/Q[3]
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.031    -0.060    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.004 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     0.298    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.327 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.828     1.155    Digital_LEDs/cpu_clk_BUFG
    SLICE_X44Y114        FDPE                                         r  Digital_LEDs/dig_en_reg[4]/C
                         clock pessimism             -0.582     0.573    
    SLICE_X44Y114        FDPE (Hold_fdpe_C_D)         0.070     0.643    Digital_LEDs/dig_en_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5   Clkgen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X81Y95    Core_cpu/ID/RF_reg_reg[10][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X88Y118   Core_cpu/ID/RF_reg_reg[10][10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y108   Core_cpu/ID/RF_reg_reg[10][11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X88Y118   Core_cpu/ID/RF_reg_reg[10][12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X84Y122   Core_cpu/ID/RF_reg_reg[10][13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X88Y118   Core_cpu/ID/RF_reg_reg[10][14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X88Y118   Core_cpu/ID/RF_reg_reg[10][15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



