INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/603/Desktop/FPGA/final/final.srcs/sources_1/new/subway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUBWAY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/603/Desktop/FPGA/final/final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
