Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Sep 25 13:35:33 2023
| Host              : workstation running 64-bit unknown
| Command           : report_bus_skew -warn_on_violation -file bsp_sis8300ku_top_bus_skew_routed.rpt -pb bsp_sis8300ku_top_bus_skew_routed.pb -rpx bsp_sis8300ku_top_bus_skew_routed.rpx
| Design            : bsp_sis8300ku_top
| Device            : xcku040-ffva1156
| Speed File        : -1  PRODUCTION 1.25 12-04-2018
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   110       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       1.042      3.958
2   112       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.998      4.002
3   114       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.778      4.222
4   116       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.850      4.150
5   118       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.862      4.138
6   120       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.934      4.066
7   122       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.923      4.077
8   124       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.893      4.107
9   126       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.951      4.049
10  128       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.871      4.129
11  130       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       1.032      3.968
12  134       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.996      4.004
13  136       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.780      4.220
14  138       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.934      4.066
15  140       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.053      6.947
16  142       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.810      7.190
17  144       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.959      7.041
18  146       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.001      6.999
19  148       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       1.060      6.940
20  150       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.800      7.200
21  152       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.779      7.221
22  154       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.869      7.131
23  156       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.934      7.066
24  158       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.684      7.316
25  160       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.757      7.243
26  162       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.668      7.332
27  164       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.899      7.101
28  166       [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.960      7.040
29  216       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       1.002     18.998
30  218       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.972     19.028
31  221       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.798     19.202
32  223       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       1.058     18.942


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.042      3.958


Slack (MET) :             3.958ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.689ns
  Reference Relative Delay:  -3.131ns
  Relative CRPR:              0.561ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            1.042ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.038     3.513    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X35Y147        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     3.652 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.873     4.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X35Y147        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.277     6.150    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X35Y147        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     6.150    
    SLICE_X35Y147        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     6.214    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.525    
                         clock arrival                          6.214    
  -------------------------------------------------------------------
                         relative delay                        -1.689    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.675     3.073    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X33Y148        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     3.196 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.382     3.578    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X34Y147        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.624     6.579    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X34Y147        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     6.579    
    SLICE_X34Y147        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     6.709    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.578    
                         clock arrival                          6.709    
  -------------------------------------------------------------------
                         relative delay                        -3.131    



Id: 2
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.998      4.002


Slack (MET) :             4.002ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.541ns
  Reference Relative Delay:   3.143ns
  Relative CRPR:              0.561ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.998ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.604     6.559    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X35Y150        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y150        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     6.696 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.968     7.664    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X35Y150        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.661     3.059    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X35Y150        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.059    
    SLICE_X35Y150        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     3.123    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           7.664    
                         clock arrival                          3.123    
  -------------------------------------------------------------------
                         relative delay                         4.541    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.286     6.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X33Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.123     6.282 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.534     6.816    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X33Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.070     3.545    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X33Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.545    
    SLICE_X33Y151        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.128     3.673    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           6.816    
                         clock arrival                          3.673    
  -------------------------------------------------------------------
                         relative delay                         3.143    



Id: 3
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.778      4.222


Slack (MET) :             4.222ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.695ns
  Reference Relative Delay:  -2.978ns
  Relative CRPR:              0.665ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.778ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.070     3.545    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X33Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     3.683 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.871     4.554    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X33Y153        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.312     6.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X33Y153        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     6.185    
    SLICE_X33Y153        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.064     6.249    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.554    
                         clock arrival                          6.249    
  -------------------------------------------------------------------
                         relative delay                        -1.695    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.689     3.087    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X32Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y151        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.123     3.210 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.527     3.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X30Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.632     6.587    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X30Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     6.587    
    SLICE_X30Y151        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.128     6.715    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.737    
                         clock arrival                          6.715    
  -------------------------------------------------------------------
                         relative delay                        -2.978    



Id: 4
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.850      4.150


Slack (MET) :             4.150ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.328ns
  Reference Relative Delay:   3.078ns
  Relative CRPR:              0.560ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.850ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.658     6.613    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X33Y148        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.139     6.752 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.715     7.467    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X33Y148        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.675     3.073    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X33Y148        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.073    
    SLICE_X33Y148        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.066     3.139    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           7.467    
                         clock arrival                          3.139    
  -------------------------------------------------------------------
                         relative delay                         4.328    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.303     6.176    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X31Y150        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y150        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     6.299 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.458     6.757    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X32Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.075     3.550    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X32Y151        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.550    
    SLICE_X32Y151        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.129     3.679    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           6.757    
                         clock arrival                          3.679    
  -------------------------------------------------------------------
                         relative delay                         3.078    



Id: 5
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.862      4.138


Slack (MET) :             4.138ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.287ns
  Reference Relative Delay:   3.045ns
  Relative CRPR:              0.541ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.862ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.622     6.577    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X33Y99         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.716 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.712     7.428    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X33Y99         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.676     3.074    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X33Y99         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.074    
    SLICE_X33Y99         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.141    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           7.428    
                         clock arrival                          3.141    
  -------------------------------------------------------------------
                         relative delay                         4.287    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.272     6.145    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X34Y102        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     6.268 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.404     6.672    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X34Y101        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.022     3.497    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X34Y101        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     3.497    
    SLICE_X34Y101        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     3.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           6.672    
                         clock arrival                          3.627    
  -------------------------------------------------------------------
                         relative delay                         3.045    



Id: 6
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.934      4.066


Slack (MET) :             4.066ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.717ns
  Reference Relative Delay:  -3.031ns
  Relative CRPR:              0.541ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.934ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.021     3.496    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X35Y100        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     3.633 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.844     4.477    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X35Y100        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.257     6.130    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X35Y100        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     6.130    
    SLICE_X35Y100        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     6.194    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.477    
                         clock arrival                          6.194    
  -------------------------------------------------------------------
                         relative delay                        -1.717    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.679     3.077    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X33Y103        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.123     3.200 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     3.659    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X33Y100        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.607     6.562    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X33Y100        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     6.562    
    SLICE_X33Y100        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.128     6.690    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.659    
                         clock arrival                          6.690    
  -------------------------------------------------------------------
                         relative delay                        -3.031    



Id: 7
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.923      4.077


Slack (MET) :             4.077ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.454ns
  Reference Relative Delay:   3.131ns
  Relative CRPR:              0.561ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.923ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.637     6.592    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X44Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     6.729 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.834     7.563    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X43Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.647     3.045    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X43Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.045    
    SLICE_X43Y146        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     3.109    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           7.563    
                         clock arrival                          3.109    
  -------------------------------------------------------------------
                         relative delay                         4.454    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.283     6.156    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X46Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y146        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.123     6.279 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.509     6.788    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X46Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.054     3.529    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X46Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.529    
    SLICE_X46Y146        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.128     3.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           6.788    
                         clock arrival                          3.657    
  -------------------------------------------------------------------
                         relative delay                         3.131    



Id: 8
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.893      4.107


Slack (MET) :             4.107ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.818ns
  Reference Relative Delay:  -3.112ns
  Relative CRPR:              0.561ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.893ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.019     3.494    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X44Y141        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.633 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.793     4.426    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X44Y141        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.304     6.177    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X44Y141        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     6.177    
    SLICE_X44Y141        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     6.244    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.426    
                         clock arrival                          6.244    
  -------------------------------------------------------------------
                         relative delay                        -1.818    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.670     3.068    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X46Y145        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     3.191 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.390     3.581    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X46Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.609     6.564    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X46Y146        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     6.564    
    SLICE_X46Y146        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.129     6.693    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.581    
                         clock arrival                          6.693    
  -------------------------------------------------------------------
                         relative delay                        -3.112    



Id: 9
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.951      4.049


Slack (MET) :             4.049ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.670ns
  Reference Relative Delay:  -3.020ns
  Relative CRPR:              0.560ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.951ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.096     3.571    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X32Y177        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y177        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     3.711 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.858     4.569    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X32Y177        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.302     6.175    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X32Y177        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     6.175    
    SLICE_X32Y177        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     6.239    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.569    
                         clock arrival                          6.239    
  -------------------------------------------------------------------
                         relative delay                        -1.670    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.700     3.098    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X31Y173        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y173        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.121     3.219 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.482     3.701    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X31Y172        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.636     6.591    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X31Y172        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     6.591    
    SLICE_X31Y172        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     6.721    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.701    
                         clock arrival                          6.721    
  -------------------------------------------------------------------
                         relative delay                        -3.020    



Id: 10
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.871      4.129


Slack (MET) :             4.129ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.458ns
  Reference Relative Delay:   3.106ns
  Relative CRPR:              0.641ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.871ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.652     6.607    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X31Y173        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y173        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.746 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.873     7.619    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X30Y173        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.699     3.097    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X30Y173        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.097    
    SLICE_X30Y173        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     3.161    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           7.619    
                         clock arrival                          3.161    
  -------------------------------------------------------------------
                         relative delay                         4.458    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.306     6.179    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X30Y176        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y176        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.122     6.301 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.506     6.807    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X32Y177        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.096     3.571    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X32Y177        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.571    
    SLICE_X32Y177        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.130     3.701    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           6.807    
                         clock arrival                          3.701    
  -------------------------------------------------------------------
                         relative delay                         3.106    



Id: 11
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.032      3.968


Slack (MET) :             3.968ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.632ns
  Reference Relative Delay:  -3.148ns
  Relative CRPR:              0.645ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            1.032ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.098     3.573    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X30Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y178        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     3.712 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.898     4.610    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X30Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.305     6.178    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X30Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     6.178    
    SLICE_X30Y178        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     6.242    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.610    
                         clock arrival                          6.242    
  -------------------------------------------------------------------
                         relative delay                        -1.632    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.708     3.106    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X30Y177        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y177        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.121     3.227 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     3.594    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X29Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.657     6.612    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X29Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     6.612    
    SLICE_X29Y178        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.130     6.742    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.594    
                         clock arrival                          6.742    
  -------------------------------------------------------------------
                         relative delay                        -3.148    



Id: 12
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.996      4.004


Slack (MET) :             4.004ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -2.446ns
  Reference Relative Delay:  -3.815ns
  Relative CRPR:              0.534ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.996ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.644     3.119    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X73Y93         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.258 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.833     4.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X72Y93         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.600     6.473    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X72Y93         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     6.473    
    SLICE_X72Y93         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     6.537    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.091    
                         clock arrival                          6.537    
  -------------------------------------------------------------------
                         relative delay                        -2.446    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.326     2.724    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X70Y105        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.123     2.847 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.400     3.247    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X70Y104        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.979     6.934    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X70Y104        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     6.934    
    SLICE_X70Y104        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.128     7.062    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.247    
                         clock arrival                          7.062    
  -------------------------------------------------------------------
                         relative delay                        -3.815    



Id: 13
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.780      4.220


Slack (MET) :             4.220ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.959ns
  Reference Relative Delay:   3.807ns
  Relative CRPR:              0.533ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.780ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.968     6.923    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X73Y107        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     7.062 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.696     7.758    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X73Y107        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.334     2.732    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X73Y107        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.732    
    SLICE_X73Y107        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     2.799    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           7.758    
                         clock arrival                          2.799    
  -------------------------------------------------------------------
                         relative delay                         4.959    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.620     6.493    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X70Y105        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.123     6.616 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.447     7.063    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X70Y105        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.653     3.128    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X70Y105        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.128    
    SLICE_X70Y105        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.128     3.256    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           7.063    
                         clock arrival                          3.256    
  -------------------------------------------------------------------
                         relative delay                         3.807    



Id: 14
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             mmcm_clkout0          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.934      4.066


Slack (MET) :             4.066ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -2.416ns
  Reference Relative Delay:  -3.826ns
  Relative CRPR:              0.637ns
  Uncertainty:                0.162ns
  Actual Bus Skew:            0.934ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.670     3.145    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X69Y102        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     3.283 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.865     4.148    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X68Y102        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.624     6.497    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X68Y102        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     6.497    
    SLICE_X68Y102        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     6.564    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.148    
                         clock arrival                          6.564    
  -------------------------------------------------------------------
                         relative delay                        -2.416    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.332     2.730    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X70Y102        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.121     2.851 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.404     3.255    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X70Y101        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.996     6.951    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X70Y101        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     6.951    
    SLICE_X70Y101        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     7.081    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.255    
                         clock arrival                          7.081    
  -------------------------------------------------------------------
                         relative delay                        -3.826    



Id: 15
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
APP_CLK               axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         1.053      6.947


Slack (MET) :             6.947ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.735ns
  Reference Relative Delay:   0.816ns
  Relative CRPR:              1.051ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            1.053ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.294     4.452    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X64Y90         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.589 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.946     5.535    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X64Y89         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.335     2.733    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X64Y89         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.733    
    SLICE_X64Y89         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     2.800    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.535    
                         clock arrival                          2.800    
  -------------------------------------------------------------------
                         relative delay                         2.735    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.922     3.493    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X63Y90         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.123     3.616 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     4.062    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X63Y90         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.641     3.116    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X63Y90         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.116    
    SLICE_X63Y90         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     3.246    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.062    
                         clock arrival                          3.246    
  -------------------------------------------------------------------
                         relative delay                         0.816    



Id: 16
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             APP_CLK               ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.810      7.190


Slack (MET) :             7.190ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.390ns
  Reference Relative Delay:  -1.319ns
  Relative CRPR:              1.085ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.810ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.701     3.176    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X68Y162        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     3.315 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.677     3.992    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X68Y163        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.964     3.535    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X68Y163        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     3.535    
    SLICE_X68Y163        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.602    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.992    
                         clock arrival                          3.602    
  -------------------------------------------------------------------
                         relative delay                         0.390    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.323     2.721    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X69Y160        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y160        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.123     2.844 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.472     3.316    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X69Y160        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.348     4.506    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X69Y160        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.506    
    SLICE_X69Y160        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.129     4.635    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.316    
                         clock arrival                          4.635    
  -------------------------------------------------------------------
                         relative delay                        -1.319    



Id: 17
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
APP_CLK               axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.959      7.041


Slack (MET) :             7.041ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.691ns
  Reference Relative Delay:   0.749ns
  Relative CRPR:              1.169ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.959ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.338     4.496    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X68Y157        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     4.635 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.843     5.478    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X67Y157        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.325     2.723    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X67Y157        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.723    
    SLICE_X67Y157        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     2.787    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.478    
                         clock arrival                          2.787    
  -------------------------------------------------------------------
                         relative delay                         2.691    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.963     3.534    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X69Y160        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.123     3.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.393     4.050    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X68Y162        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.698     3.173    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X68Y162        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     3.173    
    SLICE_X68Y162        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.128     3.301    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.050    
                         clock arrival                          3.301    
  -------------------------------------------------------------------
                         relative delay                         0.749    



Id: 18
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
APP_CLK               axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.001      6.999


Slack (MET) :             6.999ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.730ns
  Reference Relative Delay:   0.864ns
  Relative CRPR:              1.050ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            1.001ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.331     4.489    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X62Y70         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.139     4.628 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.925     5.553    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X60Y70         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.358     2.756    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X60Y70         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.756    
    SLICE_X60Y70         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     2.823    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.553    
                         clock arrival                          2.823    
  -------------------------------------------------------------------
                         relative delay                         2.730    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.934     3.505    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X56Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.123     3.628 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.523     4.151    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X56Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.683     3.158    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X56Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.158    
    SLICE_X56Y69         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.129     3.287    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.151    
                         clock arrival                          3.287    
  -------------------------------------------------------------------
                         relative delay                         0.864    



Id: 19
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             APP_CLK               ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         1.060      6.940


Slack (MET) :             6.940ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.529ns
  Reference Relative Delay:  -1.396ns
  Relative CRPR:              1.051ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            1.060ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.679     3.154    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X58Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.137     3.291 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.815     4.106    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X58Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.940     3.511    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X58Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.511    
    SLICE_X58Y69         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066     3.577    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.106    
                         clock arrival                          3.577    
  -------------------------------------------------------------------
                         relative delay                         0.529    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.359     2.757    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X53Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.123     2.880 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.302     3.182    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X54Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.290     4.448    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X54Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.448    
    SLICE_X54Y69         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     4.578    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.182    
                         clock arrival                          4.578    
  -------------------------------------------------------------------
                         relative delay                        -1.396    



Id: 20
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
APP_CLK               axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.800      7.200


Slack (MET) :             7.200ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.504ns
  Reference Relative Delay:   0.839ns
  Relative CRPR:              1.050ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.800ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.328     4.486    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X63Y70         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     4.623 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.690     5.313    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X62Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.347     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X62Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.745    
    SLICE_X62Y68         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     2.809    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.313    
                         clock arrival                          2.809    
  -------------------------------------------------------------------
                         relative delay                         2.504    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.952     3.523    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X64Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.123     3.646 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.460     4.106    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X64Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.662     3.137    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X64Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.137    
    SLICE_X64Y69         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.130     3.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.106    
                         clock arrival                          3.267    
  -------------------------------------------------------------------
                         relative delay                         0.839    



Id: 21
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             APP_CLK               ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.779      7.221


Slack (MET) :             7.221ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.447ns
  Reference Relative Delay:  -1.280ns
  Relative CRPR:              1.134ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.779ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.681     3.156    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X62Y70         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     3.295 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.729     4.024    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X61Y71         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.942     3.513    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X61Y71         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.513    
    SLICE_X61Y71         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     3.577    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.024    
                         clock arrival                          3.577    
  -------------------------------------------------------------------
                         relative delay                         0.447    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.356     2.754    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X63Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.123     2.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     3.323    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X63Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.315     4.473    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X63Y69         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.473    
    SLICE_X63Y69         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     4.603    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.323    
                         clock arrival                          4.603    
  -------------------------------------------------------------------
                         relative delay                        -1.280    



Id: 22
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
APP_CLK               axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.869      7.131


Slack (MET) :             7.131ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.611ns
  Reference Relative Delay:   0.843ns
  Relative CRPR:              1.085ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.869ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.355     4.513    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X68Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y143        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.652 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.762     5.414    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X69Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.338     2.736    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X69Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.736    
    SLICE_X69Y143        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     2.803    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.414    
                         clock arrival                          2.803    
  -------------------------------------------------------------------
                         relative delay                         2.611    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.954     3.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X66Y142        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.121     3.646 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     4.126    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X66Y144        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.678     3.153    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X66Y144        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.153    
    SLICE_X66Y144        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.130     3.283    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.126    
                         clock arrival                          3.283    
  -------------------------------------------------------------------
                         relative delay                         0.843    



Id: 23
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             APP_CLK               ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.934      7.066


Slack (MET) :             7.066ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.567ns
  Reference Relative Delay:  -1.354ns
  Relative CRPR:              1.173ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.934ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.665     3.140    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X66Y142        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     3.279 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.889     4.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X68Y142        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.966     3.537    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X68Y142        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     3.537    
    SLICE_X68Y142        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.064     3.601    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.168    
                         clock arrival                          3.601    
  -------------------------------------------------------------------
                         relative delay                         0.567    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.322     2.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X68Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.123     2.843 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.445     3.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X68Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.355     4.513    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X68Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.513    
    SLICE_X68Y143        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.129     4.642    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.288    
                         clock arrival                          4.642    
  -------------------------------------------------------------------
                         relative delay                        -1.354    



Id: 24
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
APP_CLK               axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.684      7.316


Slack (MET) :             7.316ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.586ns
  Reference Relative Delay:   0.832ns
  Relative CRPR:              1.256ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.684ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.346     4.504    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X70Y135        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     4.641 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.750     5.391    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X69Y135        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.343     2.741    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X69Y135        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.741    
    SLICE_X69Y135        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     2.805    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.391    
                         clock arrival                          2.805    
  -------------------------------------------------------------------
                         relative delay                         2.586    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.973     3.544    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X70Y136        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.124     3.668 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.434     4.102    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X70Y136        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.666     3.141    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X70Y136        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     3.141    
    SLICE_X70Y136        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.129     3.270    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.102    
                         clock arrival                          3.270    
  -------------------------------------------------------------------
                         relative delay                         0.832    



Id: 25
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             APP_CLK               ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.757      7.243


Slack (MET) :             7.243ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.476ns
  Reference Relative Delay:  -1.350ns
  Relative CRPR:              1.255ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.757ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.699     3.174    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X70Y135        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     3.311 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.773     4.084    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X70Y132        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.970     3.541    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X70Y132        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.541    
    SLICE_X70Y132        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.608    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.084    
                         clock arrival                          3.608    
  -------------------------------------------------------------------
                         relative delay                         0.476    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.329     2.727    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X70Y136        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.123     2.850 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.447     3.297    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X70Y136        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.361     4.519    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X70Y136        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.519    
    SLICE_X70Y136        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.128     4.647    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.297    
                         clock arrival                          4.647    
  -------------------------------------------------------------------
                         relative delay                        -1.350    



Id: 26
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             APP_CLK               ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.668      7.332


Slack (MET) :             7.332ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.464ns
  Reference Relative Delay:  -1.273ns
  Relative CRPR:              1.255ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.668ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.728     3.203    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X55Y179        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     3.340 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.693     4.033    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X55Y179        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.934     3.505    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X55Y179        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.505    
    SLICE_X55Y179        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     3.569    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.033    
                         clock arrival                          3.569    
  -------------------------------------------------------------------
                         relative delay                         0.464    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.369     2.767    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X56Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y178        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.122     2.889 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.464     3.353    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X55Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.340     4.498    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X55Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.498    
    SLICE_X55Y178        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.128     4.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.353    
                         clock arrival                          4.626    
  -------------------------------------------------------------------
                         relative delay                        -1.273    



Id: 27
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
APP_CLK               axi4_aclk             ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.899      7.101


Slack (MET) :             7.101ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.517ns
  Reference Relative Delay:   0.719ns
  Relative CRPR:              1.085ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.899ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.340     4.498    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X55Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y178        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.137     4.635 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.765     5.400    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X55Y180        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.421     2.819    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X55Y180        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.819    
    SLICE_X55Y180        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     2.883    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.400    
                         clock arrival                          2.883    
  -------------------------------------------------------------------
                         relative delay                         2.517    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.944     3.515    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X55Y178        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y178        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.123     3.638 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.412     4.050    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X56Y179        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.726     3.201    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X56Y179        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     3.201    
    SLICE_X56Y179        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     3.331    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.050    
                         clock arrival                          3.331    
  -------------------------------------------------------------------
                         relative delay                         0.719    



Id: 28
set_bus_skew -from [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
axi4_aclk             APP_CLK               ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.960      7.040


Slack (MET) :             7.040ns  (requirement - actual skew)
  Endpoint Source:        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Endpoint Destination:   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Reference Source:       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk)
  Reference Destination:  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.486ns
  Reference Relative Delay:  -1.339ns
  Relative CRPR:              1.051ns
  Uncertainty:                0.185ns
  Actual Bus Skew:            0.960ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.675     3.150    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X64Y88         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     3.290 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.765     4.055    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X64Y88         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.934     3.505    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X64Y88         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.505    
    SLICE_X64Y88         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     3.569    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.055    
                         clock arrival                          3.569    
  -------------------------------------------------------------------
                         relative delay                         0.486    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     0.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     0.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.327     2.725    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X64Y92         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.123     2.848 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.438     3.286    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X62Y92         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.339     4.497    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X62Y92         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     4.497    
    SLICE_X62Y92         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.128     4.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.286    
                         clock arrival                          4.625    
  -------------------------------------------------------------------
                         relative delay                        -1.339    



Id: 29
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                                                            Slow         1.002     18.998


Slack (MET) :             18.998ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.535ns
  Reference Relative Delay:  -0.596ns
  Relative CRPR:              1.304ns
  Uncertainty:                0.176ns
  Actual Bus Skew:            1.002ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.106     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X19Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.756     7.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X22Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386     3.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.977     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X22Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     5.814    
    SLICE_X22Y69         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     5.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           7.416    
                         clock arrival                          5.881    
  -------------------------------------------------------------------
                         relative delay                         1.535    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.818     5.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X15Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.122     5.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.383     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.325     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     6.236    
    SLICE_X21Y69         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.128     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.768    
                         clock arrival                          6.364    
  -------------------------------------------------------------------
                         relative delay                        -0.596    



Id: 30
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.972     19.028


Slack (MET) :             19.028ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.744ns
  Reference Relative Delay:  -0.356ns
  Relative CRPR:              1.304ns
  Uncertainty:                0.176ns
  Actual Bus Skew:            0.972ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.325     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.726     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X20Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.845     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X20Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     5.290    
    SLICE_X20Y73         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           7.101    
                         clock arrival                          5.357    
  -------------------------------------------------------------------
                         relative delay                         1.744    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386     3.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.972     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X19Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.121     5.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.364     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X19Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.106     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X19Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     6.520    
    SLICE_X19Y74         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.130     6.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.294    
                         clock arrival                          6.650    
  -------------------------------------------------------------------
                         relative delay                        -0.356    



Id: 31
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.798     19.202


Slack (MET) :             19.202ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.536ns
  Reference Relative Delay:  -0.393ns
  Relative CRPR:              1.306ns
  Uncertainty:                0.176ns
  Actual Bus Skew:            0.798ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.212     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X0Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.542     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756     5.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     5.201    
    SLICE_X0Y69          FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     5.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.804    
                         clock arrival                          5.268    
  -------------------------------------------------------------------
                         relative delay                         1.536    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386     3.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.919     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.123     5.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.350     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.078     6.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     6.492    
    SLICE_X1Y68          FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.130     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.229    
                         clock arrival                          6.622    
  -------------------------------------------------------------------
                         relative delay                        -0.393    



Id: 32
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         1.058     18.942


Slack (MET) :             18.942ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.955ns
  Reference Relative Delay:  -0.510ns
  Relative CRPR:              1.583ns
  Uncertainty:                0.176ns
  Actual Bus Skew:            1.058ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.076     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     6.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.147     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386     3.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.919     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     5.756    
    SLICE_X1Y69          FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     5.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           7.775    
                         clock arrival                          5.820    
  -------------------------------------------------------------------
                         relative delay                         1.955    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.784     5.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.123     5.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.399     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.220     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     6.131    
    SLICE_X1Y69          FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.130     6.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.751    
                         clock arrival                          6.261    
  -------------------------------------------------------------------
                         relative delay                        -0.510    



