
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= FU.OutID2=>B_EX.In                                     Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F17)
	S20= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F18)
	S21= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F20)
	S23= FU.Bub_ID=>CU_ID.Bub                                   Premise(F21)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F24)
	S27= FU.Bub_IF=>CU_IF.Bub                                   Premise(F25)
	S28= FU.Halt_IF=>CU_IF.Halt                                 Premise(F26)
	S29= ICache.Hit=>CU_IF.ICacheHit                            Premise(F27)
	S30= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F28)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F31)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F32)
	S35= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F33)
	S36= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F34)
	S37= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F35)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F36)
	S39= ICache.Hit=>FU.ICacheHit                               Premise(F37)
	S40= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F38)
	S41= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F39)
	S42= IR_EX.Out=>FU.IR_EX                                    Premise(F40)
	S43= IR_ID.Out=>FU.IR_ID                                    Premise(F41)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F42)
	S45= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F43)
	S46= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F44)
	S47= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F45)
	S48= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F46)
	S49= ALU.Out=>FU.InEX                                       Premise(F47)
	S50= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F48)
	S51= GPR.Rdata1=>FU.InID1                                   Premise(F49)
	S52= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F50)
	S53= GPR.Rdata2=>FU.InID2                                   Premise(F51)
	S54= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F52)
	S55= ALUOut_MEM.Out=>FU.InMEM                               Premise(F53)
	S56= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F54)
	S57= IR_ID.Out25_21=>GPR.RReg1                              Premise(F55)
	S58= IR_ID.Out20_16=>GPR.RReg2                              Premise(F56)
	S59= IMMU.Addr=>IAddrReg.In                                 Premise(F57)
	S60= PC.Out=>ICache.IEA                                     Premise(F58)
	S61= ICache.IEA=addr                                        Path(S5,S60)
	S62= ICache.Hit=ICacheHit(addr)                             ICache-Search(S61)
	S63= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S61,S3)
	S64= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S62,S29)
	S65= FU.ICacheHit=ICacheHit(addr)                           Path(S62,S39)
	S66= ICache.Out=>ICacheReg.In                               Premise(F59)
	S67= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S63,S66)
	S68= PC.Out=>IMMU.IEA                                       Premise(F60)
	S69= IMMU.IEA=addr                                          Path(S5,S68)
	S70= CP0.ASID=>IMMU.PID                                     Premise(F61)
	S71= IMMU.PID=pid                                           Path(S4,S70)
	S72= IMMU.Addr={pid,addr}                                   IMMU-Search(S71,S69)
	S73= IAddrReg.In={pid,addr}                                 Path(S72,S59)
	S74= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S71,S69)
	S75= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S74,S30)
	S76= IR_MEM.Out=>IR_DMMU1.In                                Premise(F62)
	S77= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F63)
	S78= IR_ID.Out=>IR_EX.In                                    Premise(F64)
	S79= ICache.Out=>IR_ID.In                                   Premise(F65)
	S80= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S63,S79)
	S81= ICache.Out=>IR_IMMU.In                                 Premise(F66)
	S82= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S63,S81)
	S83= IR_EX.Out=>IR_MEM.In                                   Premise(F67)
	S84= IR_DMMU2.Out=>IR_WB.In                                 Premise(F68)
	S85= IR_MEM.Out=>IR_WB.In                                   Premise(F69)
	S86= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F70)
	S87= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F71)
	S88= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F72)
	S89= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F73)
	S90= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F74)
	S91= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F75)
	S92= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F76)
	S93= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F77)
	S94= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F78)
	S95= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F79)
	S96= IR_EX.Out31_26=>CU_EX.Op                               Premise(F80)
	S97= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F81)
	S98= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F82)
	S99= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F83)
	S100= IR_ID.Out31_26=>CU_ID.Op                              Premise(F84)
	S101= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F85)
	S102= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F86)
	S103= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F87)
	S104= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F88)
	S105= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F89)
	S106= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F90)
	S107= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F91)
	S108= IR_WB.Out31_26=>CU_WB.Op                              Premise(F92)
	S109= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F93)
	S110= CtrlA_EX=0                                            Premise(F94)
	S111= CtrlB_EX=0                                            Premise(F95)
	S112= CtrlALUOut_MEM=0                                      Premise(F96)
	S113= CtrlALUOut_DMMU1=0                                    Premise(F97)
	S114= CtrlALUOut_DMMU2=0                                    Premise(F98)
	S115= CtrlALUOut_WB=0                                       Premise(F99)
	S116= CtrlA_MEM=0                                           Premise(F100)
	S117= CtrlA_WB=0                                            Premise(F101)
	S118= CtrlB_MEM=0                                           Premise(F102)
	S119= CtrlB_WB=0                                            Premise(F103)
	S120= CtrlICache=0                                          Premise(F104)
	S121= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S120)
	S122= CtrlIMMU=0                                            Premise(F105)
	S123= CtrlIR_DMMU1=0                                        Premise(F106)
	S124= CtrlIR_DMMU2=0                                        Premise(F107)
	S125= CtrlIR_EX=0                                           Premise(F108)
	S126= CtrlIR_ID=1                                           Premise(F109)
	S127= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S80,S126)
	S128= CtrlIR_IMMU=0                                         Premise(F110)
	S129= CtrlIR_MEM=0                                          Premise(F111)
	S130= CtrlIR_WB=0                                           Premise(F112)
	S131= CtrlGPR=0                                             Premise(F113)
	S132= CtrlIAddrReg=0                                        Premise(F114)
	S133= CtrlPC=0                                              Premise(F115)
	S134= CtrlPCInc=1                                           Premise(F116)
	S135= PC[Out]=addr+4                                        PC-Inc(S1,S133,S134)
	S136= PC[CIA]=addr                                          PC-Inc(S1,S133,S134)
	S137= CtrlIMem=0                                            Premise(F117)
	S138= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S137)
	S139= CtrlICacheReg=0                                       Premise(F118)
	S140= CtrlASIDIn=0                                          Premise(F119)
	S141= CtrlCP0=0                                             Premise(F120)
	S142= CP0[ASID]=pid                                         CP0-Hold(S0,S141)
	S143= CtrlEPCIn=0                                           Premise(F121)
	S144= CtrlExCodeIn=0                                        Premise(F122)
	S145= CtrlIRMux=0                                           Premise(F123)
	S146= GPR[rS]=a                                             Premise(F124)
	S147= GPR[rT]=b                                             Premise(F125)

ID	S148= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S127)
	S149= IR_ID.Out31_26=0                                      IR-Out(S127)
	S150= IR_ID.Out25_21=rS                                     IR-Out(S127)
	S151= IR_ID.Out20_16=rT                                     IR-Out(S127)
	S152= IR_ID.Out15_11=rD                                     IR-Out(S127)
	S153= IR_ID.Out10_6=0                                       IR-Out(S127)
	S154= IR_ID.Out5_0=37                                       IR-Out(S127)
	S155= PC.Out=addr+4                                         PC-Out(S135)
	S156= PC.CIA=addr                                           PC-Out(S136)
	S157= PC.CIA31_28=addr[31:28]                               PC-Out(S136)
	S158= CP0.ASID=pid                                          CP0-Read-ASID(S142)
	S159= A_EX.Out=>ALU.A                                       Premise(F246)
	S160= B_EX.Out=>ALU.B                                       Premise(F247)
	S161= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F248)
	S162= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F249)
	S163= ALU.Out=>ALUOut_MEM.In                                Premise(F250)
	S164= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F251)
	S165= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F252)
	S166= FU.OutID1=>A_EX.In                                    Premise(F253)
	S167= A_MEM.Out=>A_WB.In                                    Premise(F254)
	S168= FU.OutID2=>B_EX.In                                    Premise(F255)
	S169= B_MEM.Out=>B_WB.In                                    Premise(F256)
	S170= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F257)
	S171= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F258)
	S172= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F259)
	S173= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F260)
	S174= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F261)
	S175= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F262)
	S176= FU.Bub_ID=>CU_ID.Bub                                  Premise(F263)
	S177= FU.Halt_ID=>CU_ID.Halt                                Premise(F264)
	S178= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F265)
	S179= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F266)
	S180= FU.Bub_IF=>CU_IF.Bub                                  Premise(F267)
	S181= FU.Halt_IF=>CU_IF.Halt                                Premise(F268)
	S182= ICache.Hit=>CU_IF.ICacheHit                           Premise(F269)
	S183= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F270)
	S184= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F271)
	S185= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F272)
	S186= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F273)
	S187= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F274)
	S188= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F275)
	S189= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F276)
	S190= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F277)
	S191= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F278)
	S192= ICache.Hit=>FU.ICacheHit                              Premise(F279)
	S193= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F280)
	S194= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F281)
	S195= IR_EX.Out=>FU.IR_EX                                   Premise(F282)
	S196= IR_ID.Out=>FU.IR_ID                                   Premise(F283)
	S197= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S148,S196)
	S198= IR_MEM.Out=>FU.IR_MEM                                 Premise(F284)
	S199= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F285)
	S200= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F286)
	S201= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F287)
	S202= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F288)
	S203= ALU.Out=>FU.InEX                                      Premise(F289)
	S204= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F290)
	S205= GPR.Rdata1=>FU.InID1                                  Premise(F291)
	S206= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F292)
	S207= FU.InID1_RReg=rS                                      Path(S150,S206)
	S208= GPR.Rdata2=>FU.InID2                                  Premise(F293)
	S209= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F294)
	S210= FU.InID2_RReg=rT                                      Path(S151,S209)
	S211= ALUOut_MEM.Out=>FU.InMEM                              Premise(F295)
	S212= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F296)
	S213= IR_ID.Out25_21=>GPR.RReg1                             Premise(F297)
	S214= GPR.RReg1=rS                                          Path(S150,S213)
	S215= GPR.Rdata1=a                                          GPR-Read(S214,S146)
	S216= FU.InID1=a                                            Path(S215,S205)
	S217= FU.OutID1=FU(a)                                       FU-Forward(S216)
	S218= A_EX.In=FU(a)                                         Path(S217,S166)
	S219= IR_ID.Out20_16=>GPR.RReg2                             Premise(F298)
	S220= GPR.RReg2=rT                                          Path(S151,S219)
	S221= GPR.Rdata2=b                                          GPR-Read(S220,S147)
	S222= FU.InID2=b                                            Path(S221,S208)
	S223= FU.OutID2=FU(b)                                       FU-Forward(S222)
	S224= B_EX.In=FU(b)                                         Path(S223,S168)
	S225= IMMU.Addr=>IAddrReg.In                                Premise(F299)
	S226= PC.Out=>ICache.IEA                                    Premise(F300)
	S227= ICache.IEA=addr+4                                     Path(S155,S226)
	S228= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S227)
	S229= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S228,S182)
	S230= FU.ICacheHit=ICacheHit(addr+4)                        Path(S228,S192)
	S231= ICache.Out=>ICacheReg.In                              Premise(F301)
	S232= PC.Out=>IMMU.IEA                                      Premise(F302)
	S233= IMMU.IEA=addr+4                                       Path(S155,S232)
	S234= CP0.ASID=>IMMU.PID                                    Premise(F303)
	S235= IMMU.PID=pid                                          Path(S158,S234)
	S236= IMMU.Addr={pid,addr+4}                                IMMU-Search(S235,S233)
	S237= IAddrReg.In={pid,addr+4}                              Path(S236,S225)
	S238= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S235,S233)
	S239= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S238,S183)
	S240= IR_MEM.Out=>IR_DMMU1.In                               Premise(F304)
	S241= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F305)
	S242= IR_ID.Out=>IR_EX.In                                   Premise(F306)
	S243= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S148,S242)
	S244= ICache.Out=>IR_ID.In                                  Premise(F307)
	S245= ICache.Out=>IR_IMMU.In                                Premise(F308)
	S246= IR_EX.Out=>IR_MEM.In                                  Premise(F309)
	S247= IR_DMMU2.Out=>IR_WB.In                                Premise(F310)
	S248= IR_MEM.Out=>IR_WB.In                                  Premise(F311)
	S249= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F312)
	S250= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F313)
	S251= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F314)
	S252= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F315)
	S253= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F316)
	S254= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F317)
	S255= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F318)
	S256= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F319)
	S257= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F320)
	S258= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F321)
	S259= IR_EX.Out31_26=>CU_EX.Op                              Premise(F322)
	S260= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F323)
	S261= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F324)
	S262= CU_ID.IRFunc1=rT                                      Path(S151,S261)
	S263= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F325)
	S264= CU_ID.IRFunc2=rS                                      Path(S150,S263)
	S265= IR_ID.Out31_26=>CU_ID.Op                              Premise(F326)
	S266= CU_ID.Op=0                                            Path(S149,S265)
	S267= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F327)
	S268= CU_ID.IRFunc=37                                       Path(S154,S267)
	S269= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F328)
	S270= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F329)
	S271= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F330)
	S272= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F331)
	S273= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F332)
	S274= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F333)
	S275= IR_WB.Out31_26=>CU_WB.Op                              Premise(F334)
	S276= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F335)
	S277= CtrlA_EX=1                                            Premise(F336)
	S278= [A_EX]=FU(a)                                          A_EX-Write(S218,S277)
	S279= CtrlB_EX=1                                            Premise(F337)
	S280= [B_EX]=FU(b)                                          B_EX-Write(S224,S279)
	S281= CtrlALUOut_MEM=0                                      Premise(F338)
	S282= CtrlALUOut_DMMU1=0                                    Premise(F339)
	S283= CtrlALUOut_DMMU2=0                                    Premise(F340)
	S284= CtrlALUOut_WB=0                                       Premise(F341)
	S285= CtrlA_MEM=0                                           Premise(F342)
	S286= CtrlA_WB=0                                            Premise(F343)
	S287= CtrlB_MEM=0                                           Premise(F344)
	S288= CtrlB_WB=0                                            Premise(F345)
	S289= CtrlICache=0                                          Premise(F346)
	S290= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S121,S289)
	S291= CtrlIMMU=0                                            Premise(F347)
	S292= CtrlIR_DMMU1=0                                        Premise(F348)
	S293= CtrlIR_DMMU2=0                                        Premise(F349)
	S294= CtrlIR_EX=1                                           Premise(F350)
	S295= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S243,S294)
	S296= CtrlIR_ID=0                                           Premise(F351)
	S297= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S127,S296)
	S298= CtrlIR_IMMU=0                                         Premise(F352)
	S299= CtrlIR_MEM=0                                          Premise(F353)
	S300= CtrlIR_WB=0                                           Premise(F354)
	S301= CtrlGPR=0                                             Premise(F355)
	S302= GPR[rS]=a                                             GPR-Hold(S146,S301)
	S303= GPR[rT]=b                                             GPR-Hold(S147,S301)
	S304= CtrlIAddrReg=0                                        Premise(F356)
	S305= CtrlPC=0                                              Premise(F357)
	S306= CtrlPCInc=0                                           Premise(F358)
	S307= PC[CIA]=addr                                          PC-Hold(S136,S306)
	S308= PC[Out]=addr+4                                        PC-Hold(S135,S305,S306)
	S309= CtrlIMem=0                                            Premise(F359)
	S310= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S138,S309)
	S311= CtrlICacheReg=0                                       Premise(F360)
	S312= CtrlASIDIn=0                                          Premise(F361)
	S313= CtrlCP0=0                                             Premise(F362)
	S314= CP0[ASID]=pid                                         CP0-Hold(S142,S313)
	S315= CtrlEPCIn=0                                           Premise(F363)
	S316= CtrlExCodeIn=0                                        Premise(F364)
	S317= CtrlIRMux=0                                           Premise(F365)

EX	S318= A_EX.Out=FU(a)                                        A_EX-Out(S278)
	S319= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S278)
	S320= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S278)
	S321= B_EX.Out=FU(b)                                        B_EX-Out(S280)
	S322= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S280)
	S323= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S280)
	S324= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S295)
	S325= IR_EX.Out31_26=0                                      IR_EX-Out(S295)
	S326= IR_EX.Out25_21=rS                                     IR_EX-Out(S295)
	S327= IR_EX.Out20_16=rT                                     IR_EX-Out(S295)
	S328= IR_EX.Out15_11=rD                                     IR_EX-Out(S295)
	S329= IR_EX.Out10_6=0                                       IR_EX-Out(S295)
	S330= IR_EX.Out5_0=37                                       IR_EX-Out(S295)
	S331= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S297)
	S332= IR_ID.Out31_26=0                                      IR-Out(S297)
	S333= IR_ID.Out25_21=rS                                     IR-Out(S297)
	S334= IR_ID.Out20_16=rT                                     IR-Out(S297)
	S335= IR_ID.Out15_11=rD                                     IR-Out(S297)
	S336= IR_ID.Out10_6=0                                       IR-Out(S297)
	S337= IR_ID.Out5_0=37                                       IR-Out(S297)
	S338= PC.CIA=addr                                           PC-Out(S307)
	S339= PC.CIA31_28=addr[31:28]                               PC-Out(S307)
	S340= PC.Out=addr+4                                         PC-Out(S308)
	S341= CP0.ASID=pid                                          CP0-Read-ASID(S314)
	S342= A_EX.Out=>ALU.A                                       Premise(F366)
	S343= ALU.A=FU(a)                                           Path(S318,S342)
	S344= B_EX.Out=>ALU.B                                       Premise(F367)
	S345= ALU.B=FU(b)                                           Path(S321,S344)
	S346= ALU.Func=6'b000001                                    Premise(F368)
	S347= ALU.Out=FU(a)|FU(b)                                   ALU(S343,S345)
	S348= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S343,S345)
	S349= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S343,S345)
	S350= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S343,S345)
	S351= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S343,S345)
	S352= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F369)
	S353= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F370)
	S354= ALU.Out=>ALUOut_MEM.In                                Premise(F371)
	S355= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S347,S354)
	S356= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F372)
	S357= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F373)
	S358= FU.OutID1=>A_EX.In                                    Premise(F374)
	S359= A_MEM.Out=>A_WB.In                                    Premise(F375)
	S360= FU.OutID2=>B_EX.In                                    Premise(F376)
	S361= B_MEM.Out=>B_WB.In                                    Premise(F377)
	S362= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F378)
	S363= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F379)
	S364= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F380)
	S365= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F381)
	S366= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F382)
	S367= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F383)
	S368= FU.Bub_ID=>CU_ID.Bub                                  Premise(F384)
	S369= FU.Halt_ID=>CU_ID.Halt                                Premise(F385)
	S370= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F386)
	S371= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F387)
	S372= FU.Bub_IF=>CU_IF.Bub                                  Premise(F388)
	S373= FU.Halt_IF=>CU_IF.Halt                                Premise(F389)
	S374= ICache.Hit=>CU_IF.ICacheHit                           Premise(F390)
	S375= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F391)
	S376= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F392)
	S377= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F393)
	S378= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F394)
	S379= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F395)
	S380= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F396)
	S381= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F397)
	S382= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F398)
	S383= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F399)
	S384= ICache.Hit=>FU.ICacheHit                              Premise(F400)
	S385= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F401)
	S386= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F402)
	S387= IR_EX.Out=>FU.IR_EX                                   Premise(F403)
	S388= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S324,S387)
	S389= IR_ID.Out=>FU.IR_ID                                   Premise(F404)
	S390= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S331,S389)
	S391= IR_MEM.Out=>FU.IR_MEM                                 Premise(F405)
	S392= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F406)
	S393= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F407)
	S394= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F408)
	S395= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F409)
	S396= ALU.Out=>FU.InEX                                      Premise(F410)
	S397= FU.InEX=FU(a)|FU(b)                                   Path(S347,S396)
	S398= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F411)
	S399= FU.InEX_WReg=rD                                       Path(S328,S398)
	S400= GPR.Rdata1=>FU.InID1                                  Premise(F412)
	S401= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F413)
	S402= FU.InID1_RReg=rS                                      Path(S333,S401)
	S403= GPR.Rdata2=>FU.InID2                                  Premise(F414)
	S404= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F415)
	S405= FU.InID2_RReg=rT                                      Path(S334,S404)
	S406= ALUOut_MEM.Out=>FU.InMEM                              Premise(F416)
	S407= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F417)
	S408= IR_ID.Out25_21=>GPR.RReg1                             Premise(F418)
	S409= GPR.RReg1=rS                                          Path(S333,S408)
	S410= GPR.Rdata1=a                                          GPR-Read(S409,S302)
	S411= FU.InID1=a                                            Path(S410,S400)
	S412= FU.OutID1=FU(a)                                       FU-Forward(S411)
	S413= A_EX.In=FU(a)                                         Path(S412,S358)
	S414= IR_ID.Out20_16=>GPR.RReg2                             Premise(F419)
	S415= GPR.RReg2=rT                                          Path(S334,S414)
	S416= GPR.Rdata2=b                                          GPR-Read(S415,S303)
	S417= FU.InID2=b                                            Path(S416,S403)
	S418= FU.OutID2=FU(b)                                       FU-Forward(S417)
	S419= B_EX.In=FU(b)                                         Path(S418,S360)
	S420= IMMU.Addr=>IAddrReg.In                                Premise(F420)
	S421= PC.Out=>ICache.IEA                                    Premise(F421)
	S422= ICache.IEA=addr+4                                     Path(S340,S421)
	S423= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S422)
	S424= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S423,S374)
	S425= FU.ICacheHit=ICacheHit(addr+4)                        Path(S423,S384)
	S426= ICache.Out=>ICacheReg.In                              Premise(F422)
	S427= PC.Out=>IMMU.IEA                                      Premise(F423)
	S428= IMMU.IEA=addr+4                                       Path(S340,S427)
	S429= CP0.ASID=>IMMU.PID                                    Premise(F424)
	S430= IMMU.PID=pid                                          Path(S341,S429)
	S431= IMMU.Addr={pid,addr+4}                                IMMU-Search(S430,S428)
	S432= IAddrReg.In={pid,addr+4}                              Path(S431,S420)
	S433= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S430,S428)
	S434= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S433,S375)
	S435= IR_MEM.Out=>IR_DMMU1.In                               Premise(F425)
	S436= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F426)
	S437= IR_ID.Out=>IR_EX.In                                   Premise(F427)
	S438= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S331,S437)
	S439= ICache.Out=>IR_ID.In                                  Premise(F428)
	S440= ICache.Out=>IR_IMMU.In                                Premise(F429)
	S441= IR_EX.Out=>IR_MEM.In                                  Premise(F430)
	S442= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S324,S441)
	S443= IR_DMMU2.Out=>IR_WB.In                                Premise(F431)
	S444= IR_MEM.Out=>IR_WB.In                                  Premise(F432)
	S445= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F433)
	S446= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F434)
	S447= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F435)
	S448= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F436)
	S449= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F437)
	S450= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F438)
	S451= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F439)
	S452= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F440)
	S453= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F441)
	S454= CU_EX.IRFunc1=rT                                      Path(S327,S453)
	S455= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F442)
	S456= CU_EX.IRFunc2=rS                                      Path(S326,S455)
	S457= IR_EX.Out31_26=>CU_EX.Op                              Premise(F443)
	S458= CU_EX.Op=0                                            Path(S325,S457)
	S459= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F444)
	S460= CU_EX.IRFunc=37                                       Path(S330,S459)
	S461= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F445)
	S462= CU_ID.IRFunc1=rT                                      Path(S334,S461)
	S463= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F446)
	S464= CU_ID.IRFunc2=rS                                      Path(S333,S463)
	S465= IR_ID.Out31_26=>CU_ID.Op                              Premise(F447)
	S466= CU_ID.Op=0                                            Path(S332,S465)
	S467= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F448)
	S468= CU_ID.IRFunc=37                                       Path(S337,S467)
	S469= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F449)
	S470= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F450)
	S471= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F451)
	S472= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F452)
	S473= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F453)
	S474= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F454)
	S475= IR_WB.Out31_26=>CU_WB.Op                              Premise(F455)
	S476= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F456)
	S477= CtrlA_EX=0                                            Premise(F457)
	S478= [A_EX]=FU(a)                                          A_EX-Hold(S278,S477)
	S479= CtrlB_EX=0                                            Premise(F458)
	S480= [B_EX]=FU(b)                                          B_EX-Hold(S280,S479)
	S481= CtrlALUOut_MEM=1                                      Premise(F459)
	S482= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S355,S481)
	S483= CtrlALUOut_DMMU1=0                                    Premise(F460)
	S484= CtrlALUOut_DMMU2=0                                    Premise(F461)
	S485= CtrlALUOut_WB=0                                       Premise(F462)
	S486= CtrlA_MEM=0                                           Premise(F463)
	S487= CtrlA_WB=0                                            Premise(F464)
	S488= CtrlB_MEM=0                                           Premise(F465)
	S489= CtrlB_WB=0                                            Premise(F466)
	S490= CtrlICache=0                                          Premise(F467)
	S491= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S290,S490)
	S492= CtrlIMMU=0                                            Premise(F468)
	S493= CtrlIR_DMMU1=0                                        Premise(F469)
	S494= CtrlIR_DMMU2=0                                        Premise(F470)
	S495= CtrlIR_EX=0                                           Premise(F471)
	S496= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S295,S495)
	S497= CtrlIR_ID=0                                           Premise(F472)
	S498= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S297,S497)
	S499= CtrlIR_IMMU=0                                         Premise(F473)
	S500= CtrlIR_MEM=1                                          Premise(F474)
	S501= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Write(S442,S500)
	S502= CtrlIR_WB=0                                           Premise(F475)
	S503= CtrlGPR=0                                             Premise(F476)
	S504= GPR[rS]=a                                             GPR-Hold(S302,S503)
	S505= GPR[rT]=b                                             GPR-Hold(S303,S503)
	S506= CtrlIAddrReg=0                                        Premise(F477)
	S507= CtrlPC=0                                              Premise(F478)
	S508= CtrlPCInc=0                                           Premise(F479)
	S509= PC[CIA]=addr                                          PC-Hold(S307,S508)
	S510= PC[Out]=addr+4                                        PC-Hold(S308,S507,S508)
	S511= CtrlIMem=0                                            Premise(F480)
	S512= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S310,S511)
	S513= CtrlICacheReg=0                                       Premise(F481)
	S514= CtrlASIDIn=0                                          Premise(F482)
	S515= CtrlCP0=0                                             Premise(F483)
	S516= CP0[ASID]=pid                                         CP0-Hold(S314,S515)
	S517= CtrlEPCIn=0                                           Premise(F484)
	S518= CtrlExCodeIn=0                                        Premise(F485)
	S519= CtrlIRMux=0                                           Premise(F486)

MEM	S520= A_EX.Out=FU(a)                                        A_EX-Out(S478)
	S521= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S478)
	S522= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S478)
	S523= B_EX.Out=FU(b)                                        B_EX-Out(S480)
	S524= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S480)
	S525= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S480)
	S526= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S482)
	S527= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S482)
	S528= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S482)
	S529= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S496)
	S530= IR_EX.Out31_26=0                                      IR_EX-Out(S496)
	S531= IR_EX.Out25_21=rS                                     IR_EX-Out(S496)
	S532= IR_EX.Out20_16=rT                                     IR_EX-Out(S496)
	S533= IR_EX.Out15_11=rD                                     IR_EX-Out(S496)
	S534= IR_EX.Out10_6=0                                       IR_EX-Out(S496)
	S535= IR_EX.Out5_0=37                                       IR_EX-Out(S496)
	S536= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S498)
	S537= IR_ID.Out31_26=0                                      IR-Out(S498)
	S538= IR_ID.Out25_21=rS                                     IR-Out(S498)
	S539= IR_ID.Out20_16=rT                                     IR-Out(S498)
	S540= IR_ID.Out15_11=rD                                     IR-Out(S498)
	S541= IR_ID.Out10_6=0                                       IR-Out(S498)
	S542= IR_ID.Out5_0=37                                       IR-Out(S498)
	S543= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S501)
	S544= IR_MEM.Out31_26=0                                     IR_MEM-Out(S501)
	S545= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S501)
	S546= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S501)
	S547= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S501)
	S548= IR_MEM.Out10_6=0                                      IR_MEM-Out(S501)
	S549= IR_MEM.Out5_0=37                                      IR_MEM-Out(S501)
	S550= PC.CIA=addr                                           PC-Out(S509)
	S551= PC.CIA31_28=addr[31:28]                               PC-Out(S509)
	S552= PC.Out=addr+4                                         PC-Out(S510)
	S553= CP0.ASID=pid                                          CP0-Read-ASID(S516)
	S554= A_EX.Out=>ALU.A                                       Premise(F487)
	S555= ALU.A=FU(a)                                           Path(S520,S554)
	S556= B_EX.Out=>ALU.B                                       Premise(F488)
	S557= ALU.B=FU(b)                                           Path(S523,S556)
	S558= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F489)
	S559= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S526,S558)
	S560= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F490)
	S561= ALU.Out=>ALUOut_MEM.In                                Premise(F491)
	S562= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F492)
	S563= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F493)
	S564= ALUOut_WB.In=FU(a)|FU(b)                              Path(S526,S563)
	S565= FU.OutID1=>A_EX.In                                    Premise(F494)
	S566= A_MEM.Out=>A_WB.In                                    Premise(F495)
	S567= FU.OutID2=>B_EX.In                                    Premise(F496)
	S568= B_MEM.Out=>B_WB.In                                    Premise(F497)
	S569= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F498)
	S570= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F499)
	S571= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F500)
	S572= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F501)
	S573= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F502)
	S574= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F503)
	S575= FU.Bub_ID=>CU_ID.Bub                                  Premise(F504)
	S576= FU.Halt_ID=>CU_ID.Halt                                Premise(F505)
	S577= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F506)
	S578= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F507)
	S579= FU.Bub_IF=>CU_IF.Bub                                  Premise(F508)
	S580= FU.Halt_IF=>CU_IF.Halt                                Premise(F509)
	S581= ICache.Hit=>CU_IF.ICacheHit                           Premise(F510)
	S582= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F511)
	S583= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F512)
	S584= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F513)
	S585= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F514)
	S586= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F515)
	S587= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F516)
	S588= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F517)
	S589= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F518)
	S590= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F519)
	S591= ICache.Hit=>FU.ICacheHit                              Premise(F520)
	S592= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F521)
	S593= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F522)
	S594= IR_EX.Out=>FU.IR_EX                                   Premise(F523)
	S595= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S529,S594)
	S596= IR_ID.Out=>FU.IR_ID                                   Premise(F524)
	S597= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S536,S596)
	S598= IR_MEM.Out=>FU.IR_MEM                                 Premise(F525)
	S599= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S543,S598)
	S600= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F526)
	S601= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F527)
	S602= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F528)
	S603= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F529)
	S604= ALU.Out=>FU.InEX                                      Premise(F530)
	S605= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F531)
	S606= FU.InEX_WReg=rD                                       Path(S533,S605)
	S607= GPR.Rdata1=>FU.InID1                                  Premise(F532)
	S608= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F533)
	S609= FU.InID1_RReg=rS                                      Path(S538,S608)
	S610= GPR.Rdata2=>FU.InID2                                  Premise(F534)
	S611= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F535)
	S612= FU.InID2_RReg=rT                                      Path(S539,S611)
	S613= ALUOut_MEM.Out=>FU.InMEM                              Premise(F536)
	S614= FU.InMEM=FU(a)|FU(b)                                  Path(S526,S613)
	S615= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F537)
	S616= FU.InMEM_WReg=rD                                      Path(S547,S615)
	S617= IR_ID.Out25_21=>GPR.RReg1                             Premise(F538)
	S618= GPR.RReg1=rS                                          Path(S538,S617)
	S619= GPR.Rdata1=a                                          GPR-Read(S618,S504)
	S620= FU.InID1=a                                            Path(S619,S607)
	S621= FU.OutID1=FU(a)                                       FU-Forward(S620)
	S622= A_EX.In=FU(a)                                         Path(S621,S565)
	S623= IR_ID.Out20_16=>GPR.RReg2                             Premise(F539)
	S624= GPR.RReg2=rT                                          Path(S539,S623)
	S625= GPR.Rdata2=b                                          GPR-Read(S624,S505)
	S626= FU.InID2=b                                            Path(S625,S610)
	S627= FU.OutID2=FU(b)                                       FU-Forward(S626)
	S628= B_EX.In=FU(b)                                         Path(S627,S567)
	S629= IMMU.Addr=>IAddrReg.In                                Premise(F540)
	S630= PC.Out=>ICache.IEA                                    Premise(F541)
	S631= ICache.IEA=addr+4                                     Path(S552,S630)
	S632= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S631)
	S633= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S632,S581)
	S634= FU.ICacheHit=ICacheHit(addr+4)                        Path(S632,S591)
	S635= ICache.Out=>ICacheReg.In                              Premise(F542)
	S636= PC.Out=>IMMU.IEA                                      Premise(F543)
	S637= IMMU.IEA=addr+4                                       Path(S552,S636)
	S638= CP0.ASID=>IMMU.PID                                    Premise(F544)
	S639= IMMU.PID=pid                                          Path(S553,S638)
	S640= IMMU.Addr={pid,addr+4}                                IMMU-Search(S639,S637)
	S641= IAddrReg.In={pid,addr+4}                              Path(S640,S629)
	S642= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S639,S637)
	S643= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S642,S582)
	S644= IR_MEM.Out=>IR_DMMU1.In                               Premise(F545)
	S645= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S543,S644)
	S646= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F546)
	S647= IR_ID.Out=>IR_EX.In                                   Premise(F547)
	S648= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S536,S647)
	S649= ICache.Out=>IR_ID.In                                  Premise(F548)
	S650= ICache.Out=>IR_IMMU.In                                Premise(F549)
	S651= IR_EX.Out=>IR_MEM.In                                  Premise(F550)
	S652= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S529,S651)
	S653= IR_DMMU2.Out=>IR_WB.In                                Premise(F551)
	S654= IR_MEM.Out=>IR_WB.In                                  Premise(F552)
	S655= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S543,S654)
	S656= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F553)
	S657= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F554)
	S658= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F555)
	S659= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F556)
	S660= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F557)
	S661= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F558)
	S662= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F559)
	S663= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F560)
	S664= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F561)
	S665= CU_EX.IRFunc1=rT                                      Path(S532,S664)
	S666= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F562)
	S667= CU_EX.IRFunc2=rS                                      Path(S531,S666)
	S668= IR_EX.Out31_26=>CU_EX.Op                              Premise(F563)
	S669= CU_EX.Op=0                                            Path(S530,S668)
	S670= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F564)
	S671= CU_EX.IRFunc=37                                       Path(S535,S670)
	S672= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F565)
	S673= CU_ID.IRFunc1=rT                                      Path(S539,S672)
	S674= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F566)
	S675= CU_ID.IRFunc2=rS                                      Path(S538,S674)
	S676= IR_ID.Out31_26=>CU_ID.Op                              Premise(F567)
	S677= CU_ID.Op=0                                            Path(S537,S676)
	S678= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F568)
	S679= CU_ID.IRFunc=37                                       Path(S542,S678)
	S680= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F569)
	S681= CU_MEM.IRFunc1=rT                                     Path(S546,S680)
	S682= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F570)
	S683= CU_MEM.IRFunc2=rS                                     Path(S545,S682)
	S684= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F571)
	S685= CU_MEM.Op=0                                           Path(S544,S684)
	S686= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F572)
	S687= CU_MEM.IRFunc=37                                      Path(S549,S686)
	S688= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F573)
	S689= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F574)
	S690= IR_WB.Out31_26=>CU_WB.Op                              Premise(F575)
	S691= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F576)
	S692= CtrlA_EX=0                                            Premise(F577)
	S693= [A_EX]=FU(a)                                          A_EX-Hold(S478,S692)
	S694= CtrlB_EX=0                                            Premise(F578)
	S695= [B_EX]=FU(b)                                          B_EX-Hold(S480,S694)
	S696= CtrlALUOut_MEM=0                                      Premise(F579)
	S697= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S482,S696)
	S698= CtrlALUOut_DMMU1=1                                    Premise(F580)
	S699= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Write(S559,S698)
	S700= CtrlALUOut_DMMU2=0                                    Premise(F581)
	S701= CtrlALUOut_WB=1                                       Premise(F582)
	S702= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Write(S564,S701)
	S703= CtrlA_MEM=0                                           Premise(F583)
	S704= CtrlA_WB=1                                            Premise(F584)
	S705= CtrlB_MEM=0                                           Premise(F585)
	S706= CtrlB_WB=1                                            Premise(F586)
	S707= CtrlICache=0                                          Premise(F587)
	S708= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S491,S707)
	S709= CtrlIMMU=0                                            Premise(F588)
	S710= CtrlIR_DMMU1=1                                        Premise(F589)
	S711= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Write(S645,S710)
	S712= CtrlIR_DMMU2=0                                        Premise(F590)
	S713= CtrlIR_EX=0                                           Premise(F591)
	S714= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S496,S713)
	S715= CtrlIR_ID=0                                           Premise(F592)
	S716= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S498,S715)
	S717= CtrlIR_IMMU=0                                         Premise(F593)
	S718= CtrlIR_MEM=0                                          Premise(F594)
	S719= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S501,S718)
	S720= CtrlIR_WB=1                                           Premise(F595)
	S721= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Write(S655,S720)
	S722= CtrlGPR=0                                             Premise(F596)
	S723= GPR[rS]=a                                             GPR-Hold(S504,S722)
	S724= GPR[rT]=b                                             GPR-Hold(S505,S722)
	S725= CtrlIAddrReg=0                                        Premise(F597)
	S726= CtrlPC=0                                              Premise(F598)
	S727= CtrlPCInc=0                                           Premise(F599)
	S728= PC[CIA]=addr                                          PC-Hold(S509,S727)
	S729= PC[Out]=addr+4                                        PC-Hold(S510,S726,S727)
	S730= CtrlIMem=0                                            Premise(F600)
	S731= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S512,S730)
	S732= CtrlICacheReg=0                                       Premise(F601)
	S733= CtrlASIDIn=0                                          Premise(F602)
	S734= CtrlCP0=0                                             Premise(F603)
	S735= CP0[ASID]=pid                                         CP0-Hold(S516,S734)
	S736= CtrlEPCIn=0                                           Premise(F604)
	S737= CtrlExCodeIn=0                                        Premise(F605)
	S738= CtrlIRMux=0                                           Premise(F606)

WB	S739= A_EX.Out=FU(a)                                        A_EX-Out(S693)
	S740= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S693)
	S741= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S693)
	S742= B_EX.Out=FU(b)                                        B_EX-Out(S695)
	S743= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S695)
	S744= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S695)
	S745= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S697)
	S746= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S697)
	S747= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S697)
	S748= ALUOut_DMMU1.Out=FU(a)|FU(b)                          ALUOut_DMMU1-Out(S699)
	S749= ALUOut_DMMU1.Out1_0={FU(a)|FU(b)}[1:0]                ALUOut_DMMU1-Out(S699)
	S750= ALUOut_DMMU1.Out4_0={FU(a)|FU(b)}[4:0]                ALUOut_DMMU1-Out(S699)
	S751= ALUOut_WB.Out=FU(a)|FU(b)                             ALUOut_WB-Out(S702)
	S752= ALUOut_WB.Out1_0={FU(a)|FU(b)}[1:0]                   ALUOut_WB-Out(S702)
	S753= ALUOut_WB.Out4_0={FU(a)|FU(b)}[4:0]                   ALUOut_WB-Out(S702)
	S754= IR_DMMU1.Out={0,rS,rT,rD,0,37}                        IR_DMMU1-Out(S711)
	S755= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S711)
	S756= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S711)
	S757= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S711)
	S758= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S711)
	S759= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S711)
	S760= IR_DMMU1.Out5_0=37                                    IR_DMMU1-Out(S711)
	S761= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S714)
	S762= IR_EX.Out31_26=0                                      IR_EX-Out(S714)
	S763= IR_EX.Out25_21=rS                                     IR_EX-Out(S714)
	S764= IR_EX.Out20_16=rT                                     IR_EX-Out(S714)
	S765= IR_EX.Out15_11=rD                                     IR_EX-Out(S714)
	S766= IR_EX.Out10_6=0                                       IR_EX-Out(S714)
	S767= IR_EX.Out5_0=37                                       IR_EX-Out(S714)
	S768= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S716)
	S769= IR_ID.Out31_26=0                                      IR-Out(S716)
	S770= IR_ID.Out25_21=rS                                     IR-Out(S716)
	S771= IR_ID.Out20_16=rT                                     IR-Out(S716)
	S772= IR_ID.Out15_11=rD                                     IR-Out(S716)
	S773= IR_ID.Out10_6=0                                       IR-Out(S716)
	S774= IR_ID.Out5_0=37                                       IR-Out(S716)
	S775= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S719)
	S776= IR_MEM.Out31_26=0                                     IR_MEM-Out(S719)
	S777= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S719)
	S778= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S719)
	S779= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S719)
	S780= IR_MEM.Out10_6=0                                      IR_MEM-Out(S719)
	S781= IR_MEM.Out5_0=37                                      IR_MEM-Out(S719)
	S782= IR_WB.Out={0,rS,rT,rD,0,37}                           IR-Out(S721)
	S783= IR_WB.Out31_26=0                                      IR-Out(S721)
	S784= IR_WB.Out25_21=rS                                     IR-Out(S721)
	S785= IR_WB.Out20_16=rT                                     IR-Out(S721)
	S786= IR_WB.Out15_11=rD                                     IR-Out(S721)
	S787= IR_WB.Out10_6=0                                       IR-Out(S721)
	S788= IR_WB.Out5_0=37                                       IR-Out(S721)
	S789= PC.CIA=addr                                           PC-Out(S728)
	S790= PC.CIA31_28=addr[31:28]                               PC-Out(S728)
	S791= PC.Out=addr+4                                         PC-Out(S729)
	S792= CP0.ASID=pid                                          CP0-Read-ASID(S735)
	S793= A_EX.Out=>ALU.A                                       Premise(F847)
	S794= ALU.A=FU(a)                                           Path(S739,S793)
	S795= B_EX.Out=>ALU.B                                       Premise(F848)
	S796= ALU.B=FU(b)                                           Path(S742,S795)
	S797= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F849)
	S798= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S745,S797)
	S799= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F850)
	S800= ALUOut_DMMU2.In=FU(a)|FU(b)                           Path(S748,S799)
	S801= ALU.Out=>ALUOut_MEM.In                                Premise(F851)
	S802= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F852)
	S803= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F853)
	S804= ALUOut_WB.In=FU(a)|FU(b)                              Path(S745,S803)
	S805= FU.OutID1=>A_EX.In                                    Premise(F854)
	S806= A_MEM.Out=>A_WB.In                                    Premise(F855)
	S807= FU.OutID2=>B_EX.In                                    Premise(F856)
	S808= B_MEM.Out=>B_WB.In                                    Premise(F857)
	S809= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F858)
	S810= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F859)
	S811= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F860)
	S812= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F861)
	S813= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F862)
	S814= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F863)
	S815= FU.Bub_ID=>CU_ID.Bub                                  Premise(F864)
	S816= FU.Halt_ID=>CU_ID.Halt                                Premise(F865)
	S817= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F866)
	S818= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F867)
	S819= FU.Bub_IF=>CU_IF.Bub                                  Premise(F868)
	S820= FU.Halt_IF=>CU_IF.Halt                                Premise(F869)
	S821= ICache.Hit=>CU_IF.ICacheHit                           Premise(F870)
	S822= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F871)
	S823= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F872)
	S824= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F873)
	S825= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F874)
	S826= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F875)
	S827= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F876)
	S828= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F877)
	S829= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F878)
	S830= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F879)
	S831= ICache.Hit=>FU.ICacheHit                              Premise(F880)
	S832= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F881)
	S833= FU.IR_DMMU1={0,rS,rT,rD,0,37}                         Path(S754,S832)
	S834= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F882)
	S835= IR_EX.Out=>FU.IR_EX                                   Premise(F883)
	S836= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S761,S835)
	S837= IR_ID.Out=>FU.IR_ID                                   Premise(F884)
	S838= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S768,S837)
	S839= IR_MEM.Out=>FU.IR_MEM                                 Premise(F885)
	S840= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S775,S839)
	S841= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F886)
	S842= FU.InDMMU1=FU(a)|FU(b)                                Path(S748,S841)
	S843= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F887)
	S844= FU.InDMMU1_WReg=rD                                    Path(S758,S843)
	S845= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F888)
	S846= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F889)
	S847= ALU.Out=>FU.InEX                                      Premise(F890)
	S848= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F891)
	S849= FU.InEX_WReg=rD                                       Path(S765,S848)
	S850= GPR.Rdata1=>FU.InID1                                  Premise(F892)
	S851= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F893)
	S852= FU.InID1_RReg=rS                                      Path(S770,S851)
	S853= GPR.Rdata2=>FU.InID2                                  Premise(F894)
	S854= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F895)
	S855= FU.InID2_RReg=rT                                      Path(S771,S854)
	S856= ALUOut_MEM.Out=>FU.InMEM                              Premise(F896)
	S857= FU.InMEM=FU(a)|FU(b)                                  Path(S745,S856)
	S858= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F897)
	S859= FU.InMEM_WReg=rD                                      Path(S779,S858)
	S860= IR_ID.Out25_21=>GPR.RReg1                             Premise(F898)
	S861= GPR.RReg1=rS                                          Path(S770,S860)
	S862= GPR.Rdata1=a                                          GPR-Read(S861,S723)
	S863= FU.InID1=a                                            Path(S862,S850)
	S864= FU.OutID1=FU(a)                                       FU-Forward(S863)
	S865= A_EX.In=FU(a)                                         Path(S864,S805)
	S866= IR_ID.Out20_16=>GPR.RReg2                             Premise(F899)
	S867= GPR.RReg2=rT                                          Path(S771,S866)
	S868= GPR.Rdata2=b                                          GPR-Read(S867,S724)
	S869= FU.InID2=b                                            Path(S868,S853)
	S870= FU.OutID2=FU(b)                                       FU-Forward(S869)
	S871= B_EX.In=FU(b)                                         Path(S870,S807)
	S872= IMMU.Addr=>IAddrReg.In                                Premise(F900)
	S873= PC.Out=>ICache.IEA                                    Premise(F901)
	S874= ICache.IEA=addr+4                                     Path(S791,S873)
	S875= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S874)
	S876= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S875,S821)
	S877= FU.ICacheHit=ICacheHit(addr+4)                        Path(S875,S831)
	S878= ICache.Out=>ICacheReg.In                              Premise(F902)
	S879= PC.Out=>IMMU.IEA                                      Premise(F903)
	S880= IMMU.IEA=addr+4                                       Path(S791,S879)
	S881= CP0.ASID=>IMMU.PID                                    Premise(F904)
	S882= IMMU.PID=pid                                          Path(S792,S881)
	S883= IMMU.Addr={pid,addr+4}                                IMMU-Search(S882,S880)
	S884= IAddrReg.In={pid,addr+4}                              Path(S883,S872)
	S885= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S882,S880)
	S886= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S885,S822)
	S887= IR_MEM.Out=>IR_DMMU1.In                               Premise(F905)
	S888= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S775,S887)
	S889= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F906)
	S890= IR_DMMU2.In={0,rS,rT,rD,0,37}                         Path(S754,S889)
	S891= IR_ID.Out=>IR_EX.In                                   Premise(F907)
	S892= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S768,S891)
	S893= ICache.Out=>IR_ID.In                                  Premise(F908)
	S894= ICache.Out=>IR_IMMU.In                                Premise(F909)
	S895= IR_EX.Out=>IR_MEM.In                                  Premise(F910)
	S896= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S761,S895)
	S897= IR_DMMU2.Out=>IR_WB.In                                Premise(F911)
	S898= IR_MEM.Out=>IR_WB.In                                  Premise(F912)
	S899= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S775,S898)
	S900= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F913)
	S901= CU_DMMU1.IRFunc1=rT                                   Path(S757,S900)
	S902= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F914)
	S903= CU_DMMU1.IRFunc2=rS                                   Path(S756,S902)
	S904= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F915)
	S905= CU_DMMU1.Op=0                                         Path(S755,S904)
	S906= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F916)
	S907= CU_DMMU1.IRFunc=37                                    Path(S760,S906)
	S908= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F917)
	S909= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F918)
	S910= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F919)
	S911= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F920)
	S912= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F921)
	S913= CU_EX.IRFunc1=rT                                      Path(S764,S912)
	S914= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F922)
	S915= CU_EX.IRFunc2=rS                                      Path(S763,S914)
	S916= IR_EX.Out31_26=>CU_EX.Op                              Premise(F923)
	S917= CU_EX.Op=0                                            Path(S762,S916)
	S918= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F924)
	S919= CU_EX.IRFunc=37                                       Path(S767,S918)
	S920= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F925)
	S921= CU_ID.IRFunc1=rT                                      Path(S771,S920)
	S922= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F926)
	S923= CU_ID.IRFunc2=rS                                      Path(S770,S922)
	S924= IR_ID.Out31_26=>CU_ID.Op                              Premise(F927)
	S925= CU_ID.Op=0                                            Path(S769,S924)
	S926= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F928)
	S927= CU_ID.IRFunc=37                                       Path(S774,S926)
	S928= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F929)
	S929= CU_MEM.IRFunc1=rT                                     Path(S778,S928)
	S930= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F930)
	S931= CU_MEM.IRFunc2=rS                                     Path(S777,S930)
	S932= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F931)
	S933= CU_MEM.Op=0                                           Path(S776,S932)
	S934= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F932)
	S935= CU_MEM.IRFunc=37                                      Path(S781,S934)
	S936= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F933)
	S937= CU_WB.IRFunc1=rT                                      Path(S785,S936)
	S938= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F934)
	S939= CU_WB.IRFunc2=rS                                      Path(S784,S938)
	S940= IR_WB.Out31_26=>CU_WB.Op                              Premise(F935)
	S941= CU_WB.Op=0                                            Path(S783,S940)
	S942= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F936)
	S943= CU_WB.IRFunc=37                                       Path(S788,S942)
	S944= CtrlA_EX=0                                            Premise(F937)
	S945= [A_EX]=FU(a)                                          A_EX-Hold(S693,S944)
	S946= CtrlB_EX=0                                            Premise(F938)
	S947= [B_EX]=FU(b)                                          B_EX-Hold(S695,S946)
	S948= CtrlALUOut_MEM=0                                      Premise(F939)
	S949= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S697,S948)
	S950= CtrlALUOut_DMMU1=0                                    Premise(F940)
	S951= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S699,S950)
	S952= CtrlALUOut_DMMU2=0                                    Premise(F941)
	S953= CtrlALUOut_WB=0                                       Premise(F942)
	S954= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S702,S953)
	S955= CtrlA_MEM=0                                           Premise(F943)
	S956= CtrlA_WB=0                                            Premise(F944)
	S957= CtrlB_MEM=0                                           Premise(F945)
	S958= CtrlB_WB=0                                            Premise(F946)
	S959= CtrlICache=0                                          Premise(F947)
	S960= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S708,S959)
	S961= CtrlIMMU=0                                            Premise(F948)
	S962= CtrlIR_DMMU1=0                                        Premise(F949)
	S963= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S711,S962)
	S964= CtrlIR_DMMU2=0                                        Premise(F950)
	S965= CtrlIR_EX=0                                           Premise(F951)
	S966= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S714,S965)
	S967= CtrlIR_ID=0                                           Premise(F952)
	S968= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S716,S967)
	S969= CtrlIR_IMMU=0                                         Premise(F953)
	S970= CtrlIR_MEM=0                                          Premise(F954)
	S971= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S719,S970)
	S972= CtrlIR_WB=0                                           Premise(F955)
	S973= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S721,S972)
	S974= CtrlGPR=1                                             Premise(F956)
	S975= CtrlIAddrReg=0                                        Premise(F957)
	S976= CtrlPC=0                                              Premise(F958)
	S977= CtrlPCInc=0                                           Premise(F959)
	S978= PC[CIA]=addr                                          PC-Hold(S728,S977)
	S979= PC[Out]=addr+4                                        PC-Hold(S729,S976,S977)
	S980= CtrlIMem=0                                            Premise(F960)
	S981= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S731,S980)
	S982= CtrlICacheReg=0                                       Premise(F961)
	S983= CtrlASIDIn=0                                          Premise(F962)
	S984= CtrlCP0=0                                             Premise(F963)
	S985= CP0[ASID]=pid                                         CP0-Hold(S735,S984)
	S986= CtrlEPCIn=0                                           Premise(F964)
	S987= CtrlExCodeIn=0                                        Premise(F965)
	S988= CtrlIRMux=0                                           Premise(F966)

POST	S945= [A_EX]=FU(a)                                          A_EX-Hold(S693,S944)
	S947= [B_EX]=FU(b)                                          B_EX-Hold(S695,S946)
	S949= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S697,S948)
	S951= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S699,S950)
	S954= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S702,S953)
	S960= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S708,S959)
	S963= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S711,S962)
	S966= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S714,S965)
	S968= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S716,S967)
	S971= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S719,S970)
	S973= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S721,S972)
	S978= PC[CIA]=addr                                          PC-Hold(S728,S977)
	S979= PC[Out]=addr+4                                        PC-Hold(S729,S976,S977)
	S981= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S731,S980)
	S985= CP0[ASID]=pid                                         CP0-Hold(S735,S984)

