Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec  3 15:02:50 2023
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Flash_timing_summary_routed.rpt -pb Flash_timing_summary_routed.pb -rpx Flash_timing_summary_routed.rpx -warn_on_violation
| Design       : Flash
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  77          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 4.141ns (68.373%)  route 1.915ns (31.627%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  segment/seg_an_reg[0]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segment/seg_an_reg[0]/Q
                         net (fo=6, routed)           1.915     2.334    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.722     6.056 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.056    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 4.161ns (69.651%)  route 1.813ns (30.349%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE                         0.000     0.000 r  segment/seg_data_reg[3]/C
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segment/seg_data_reg[3]/Q
                         net (fo=1, routed)           1.813     2.232    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742     5.975 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.975    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 4.162ns (71.343%)  route 1.672ns (28.657%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  segment/seg_data_reg[1]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segment/seg_data_reg[1]/Q
                         net (fo=1, routed)           1.672     2.091    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.743     5.834 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.834    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.743ns  (logic 4.006ns (69.748%)  route 1.737ns (30.252%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  segment/seg_an_reg[1]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment/seg_an_reg[1]/Q
                         net (fo=6, routed)           1.737     2.193    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         3.550     5.743 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.743    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 4.015ns (70.089%)  route 1.713ns (29.911%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE                         0.000     0.000 r  segment/seg_an_reg[2]/C
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment/seg_an_reg[2]/Q
                         net (fo=6, routed)           1.713     2.169    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.559     5.728 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.728    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 4.029ns (70.695%)  route 1.670ns (29.305%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  segment/seg_data_reg[0]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment/seg_data_reg[0]/Q
                         net (fo=1, routed)           1.670     2.126    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573     5.699 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.699    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 4.024ns (70.647%)  route 1.672ns (29.353%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE                         0.000     0.000 r  segment/seg_data_reg[2]/C
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment/seg_data_reg[2]/Q
                         net (fo=1, routed)           1.672     2.128    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568     5.696 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.696    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            segment_mask/count_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.623ns (33.249%)  route 3.258ns (66.751%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.796     3.294    segment_mask/SS[0]
    SLICE_X4Y130         LUT4 (Prop_lut4_I0_O)        0.124     3.418 r  segment_mask/count[0]_i_1__0/O
                         net (fo=27, routed)          1.462     4.880    segment_mask/count[0]_i_1__0_n_0
    SLICE_X5Y133         FDRE                                         r  segment_mask/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            segment_mask/count_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.623ns (33.249%)  route 3.258ns (66.751%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.796     3.294    segment_mask/SS[0]
    SLICE_X4Y130         LUT4 (Prop_lut4_I0_O)        0.124     3.418 r  segment_mask/count[0]_i_1__0/O
                         net (fo=27, routed)          1.462     4.880    segment_mask/count[0]_i_1__0_n_0
    SLICE_X5Y133         FDRE                                         r  segment_mask/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            segment_mask/count_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.623ns (33.249%)  route 3.258ns (66.751%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.796     3.294    segment_mask/SS[0]
    SLICE_X4Y130         LUT4 (Prop_lut4_I0_O)        0.124     3.418 r  segment_mask/count[0]_i_1__0/O
                         net (fo=27, routed)          1.462     4.880    segment_mask/count[0]_i_1__0_n_0
    SLICE_X5Y133         FDRE                                         r  segment_mask/count_reg[26]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_mask/valid_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            segment_mask/valid_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDSE                         0.000     0.000 r  segment_mask/valid_reg[2]/C
    SLICE_X7Y131         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  segment_mask/valid_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    segment_mask/data1
    SLICE_X7Y131         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  segment_mask/valid[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    segment_mask/p_0_in[2]
    SLICE_X7Y131         FDSE                                         r  segment_mask/valid_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/valid_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            segment_mask/valid_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDSE                         0.000     0.000 r  segment_mask/valid_reg[0]/C
    SLICE_X7Y131         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  segment_mask/valid_reg[0]/Q
                         net (fo=2, routed)           0.169     0.310    segment_mask/valid_reg_n_0_[0]
    SLICE_X7Y131         LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  segment_mask/valid[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    segment_mask/p_0_in[0]
    SLICE_X7Y131         FDSE                                         r  segment_mask/valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/valid_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            segment_mask/valid_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDSE                         0.000     0.000 r  segment_mask/valid_reg[7]/C
    SLICE_X6Y131         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  segment_mask/valid_reg[7]/Q
                         net (fo=2, routed)           0.149     0.313    segment_mask/data6
    SLICE_X6Y131         LUT1 (Prop_lut1_I0_O)        0.045     0.358 r  segment_mask/valid[7]_i_2/O
                         net (fo=1, routed)           0.000     0.358    segment_mask/p_0_in[7]
    SLICE_X6Y131         FDSE                                         r  segment_mask/valid_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE                         0.000     0.000 r  segment_mask/count_reg[11]/C
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_mask/count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    segment_mask/count_reg[11]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  segment_mask/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    segment_mask/count_reg[8]_i_1_n_4
    SLICE_X5Y129         FDRE                                         r  segment_mask/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE                         0.000     0.000 r  segment_mask/count_reg[23]/C
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_mask/count_reg[23]/Q
                         net (fo=2, routed)           0.118     0.259    segment_mask/count_reg[23]
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  segment_mask/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    segment_mask/count_reg[20]_i_1_n_4
    SLICE_X5Y132         FDRE                                         r  segment_mask/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[19]/C
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_mask/count_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    segment_mask/count_reg[19]
    SLICE_X5Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  segment_mask/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    segment_mask/count_reg[16]_i_1_n_4
    SLICE_X5Y131         FDRE                                         r  segment_mask/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE                         0.000     0.000 r  segment_mask/count_reg[15]/C
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_mask/count_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    segment_mask/count_reg[15]
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  segment_mask/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    segment_mask/count_reg[12]_i_1_n_4
    SLICE_X5Y130         FDRE                                         r  segment_mask/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE                         0.000     0.000 r  segment_mask/count_reg[7]/C
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_mask/count_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    segment_mask/count_reg[7]
    SLICE_X5Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  segment_mask/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    segment_mask/count_reg[4]_i_1_n_4
    SLICE_X5Y128         FDRE                                         r  segment_mask/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE                         0.000     0.000 r  segment_mask/count_reg[3]/C
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_mask/count_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    segment_mask/count_reg[3]
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  segment_mask/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    segment_mask/count_reg[0]_i_2_n_4
    SLICE_X5Y127         FDRE                                         r  segment_mask/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/valid_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            segment_mask/valid_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDSE                         0.000     0.000 r  segment_mask/valid_reg[4]/C
    SLICE_X4Y131         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  segment_mask/valid_reg[4]/Q
                         net (fo=2, routed)           0.185     0.326    segment_mask/data3
    SLICE_X4Y131         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  segment_mask/valid[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    segment_mask/p_0_in[4]
    SLICE_X4Y131         FDSE                                         r  segment_mask/valid_reg[4]/D
  -------------------------------------------------------------------    -------------------





