GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v'
Undeclared symbol 'cs_n_tbuf', assumed default net type 'wire'("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":180)
Undeclared symbol 'rwds_tbuf', assumed default net type 'wire'("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":184)
Undeclared symbol 'rwds_oen_tbuf', assumed default net type 'wire'("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":184)
Undeclared symbol 'ck_tbuf', assumed default net type 'wire'("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":199)
Analyzing Verilog file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\src\gowin_rpll\gowin_rpll.v'
Analyzing VHDL file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise.vhd'
Analyzing entity 'denoise'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise.vhd":5)
Analyzing architecture 'rtl'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise.vhd":15)
Analyzing VHDL file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_8.vhd'
Analyzing entity 'denoise_8'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_8.vhd":4)
Analyzing architecture 'rtl'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_8.vhd":14)
Analyzing VHDL file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low.vhd'
Analyzing entity 'denoise_low'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low.vhd":5)
Analyzing architecture 'rtl'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low.vhd":15)
Analyzing VHDL file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low8.vhd'
Analyzing entity 'denoise_low8'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low8.vhd":4)
Analyzing architecture 'rtl'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low8.vhd":14)
Analyzing VHDL file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\monostable\monostable.vhd'
Analyzing entity 'monostable'("D:\datos\GitHub\MSXmapper_tn9k\fpga\monostable\monostable.vhd":7)
Analyzing architecture 'rtl'("D:\datos\GitHub\MSXmapper_tn9k\fpga\monostable\monostable.vhd":18)
Analyzing VHDL file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd'
Analyzing entity 't_mapper'("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":8)
Analyzing architecture 'struct'("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":49)
WARN  (EX4967) : Cannot read from 'out' object 'ex_bus_data_reverse_n', use 'buffer' or 'inout' instead("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":445)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3073) : Port 'Q1' remains unconnected for this instance("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":181)
WARN  (EX3073) : Port 'Q1' remains unconnected for this instance("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":200)
Compiling module 'PsramController'("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":11)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":161)
WARN  (EX2565) : Input 'TX' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":181)
WARN  (EX2565) : Input 'TX' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":200)
Compiling module 'Gowin_rPLL'("D:\datos\GitHub\MSXmapper_tn9k\fpga\src\gowin_rpll\gowin_rpll.v":10)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Processing 'denoise(rtl)'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise.vhd":5)
Processing 'denoise_8(rtl)'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_8.vhd":4)
Processing 'denoise_low(rtl)'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low.vhd":5)
Processing 'denoise_low8(rtl)'("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low8.vhd":4)
Processing 'monostable(rtl)'("D:\datos\GitHub\MSXmapper_tn9k\fpga\monostable\monostable.vhd":7)
Processing 't_mapper(struct)'("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":8)
Switching to Verilog mode to elaborate module 'Gowin_rPLL'("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":206)
Returning to VHDL mode to continue with elaboration("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":206)
Switching to Verilog mode to elaborate module 'PsramController'("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":299)
Compiling module 'PsramController(FREQ=78000000)'("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":11)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":161)
WARN  (EX2565) : Input 'TX' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":181)
WARN  (EX2565) : Input 'TX' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":200)
Returning to VHDL mode to continue with elaboration("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":299)
WARN  (EX4749) : 'bus_addr' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":314)
WARN  (EX4749) : 'bus_dout' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":315)
WARN  (EX4749) : 'bus_dout' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":316)
WARN  (EX4749) : 'bus_dout' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":317)
WARN  (EX4749) : 'bus_dout' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":318)
WARN  (EX4387) : Incomplete sensitivity list specified, assuming completeness("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":321)
WARN  (EX4160) : Latch inferred for net 'mapper_reg0[7]'("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":321)
'others' clause is never selected("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":352)
'others' clause is never selected("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":376)
'others' clause is never selected("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":438)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "t_mapper"
WARN  (EX0211) : The output port "O_psram_ck[1]" of module "PsramController(FREQ=78000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":30)
WARN  (EX0211) : The output port "O_psram_cs_n[1]" of module "PsramController(FREQ=78000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v":33)
WARN  (EX0211) : The output port "O_psram_ck_n[1]" of module "t_mapper" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":40)
WARN  (EX0211) : The output port "O_psram_ck_n[0]" of module "t_mapper" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":40)
WARN  (EX0211) : The output port "O_psram_reset_n[1]" of module "t_mapper" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":43)
WARN  (EX0211) : The output port "O_psram_reset_n[0]" of module "t_mapper" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":43)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ex_bus_clk_3m6 is unused("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":25)
WARN  (CV0016) : Input ex_reset_n is unused("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":33)
WARN  (CV0019) : Inout IO_psram_rwds[1] is unused("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":41)
WARN  (CV0021) : Inout IO_psram_dq[15:8] is unused("D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd":42)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "denoise_low" instantiated to "denoise[2].denoise8" is swept in optimizing("D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low8.vhd":29)
[95%] Generate netlist file "D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\19_T_Mapper_MSX.vg" completed
[100%] Generate report file "D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\19_T_Mapper_MSX_syn.rpt.html" completed
GowinSynthesis finish
