Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ec3262b028e24b2ab7d02cd710c30f57 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 18 for port 'address' [C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/single_cycle_riscv.v:599]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LogisimTickGenerator(NrOfBits=32...
Compiling module xil_defaultlib.LogisimClockComponent
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Bit_Extender_8_32
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_Order_ROM
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.divider(N=5000)
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.display_sel
Compiling module xil_defaultlib.sevenseg_dec
Compiling module xil_defaultlib.FPGADigit
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.LogisimCounter(max_val=65535,wid...
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.MULL(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_15_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.arithmetic_controller
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_21_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.signal_generator
Compiling module xil_defaultlib.hardwired_controller
Compiling module xil_defaultlib.regfile1
Compiling module xil_defaultlib.single_cycle_riscv
Compiling module xil_defaultlib.LogisimToplevelShell
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
