#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 11 00:06:40 2020
# Process ID: 12260
# Current directory: C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1
# Command line: vivado.exe -log cpu_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_wrapper.tcl
# Log file: C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/cpu_wrapper.vds
# Journal file: C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/904pa/Documents/Git/sha256/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.cache/ip 
Command: synth_design -top cpu_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1250.227 ; gain = 227.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_wrapper' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/hdl/cpu_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu_axi_sha256_0_1' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_axi_sha256_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_axi_sha256_0_1' (1#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_axi_sha256_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpu_axi_timer_0_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_axi_timer_0_0' (2#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'cpu_axi_timer_0_0' has 26 connections declared, but only 23 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:231]
INFO: [Synth 8-6157] synthesizing module 'cpu_axi_uartlite_0_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_axi_uartlite_0_0' (3#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpu_clk_wiz_1_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_clk_wiz_1_0' (4#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_mdm_1_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_mdm_1_0' (5#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'cpu_mdm_1_0' has 60 connections declared, but only 58 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:283]
INFO: [Synth 8-6157] synthesizing module 'cpu_microblaze_0_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_microblaze_0_0' (6#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'cpu_microblaze_0_0' has 56 connections declared, but only 54 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:344]
INFO: [Synth 8-6157] synthesizing module 'cpu_microblaze_0_axi_intc_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_microblaze_0_axi_intc_0' (7#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpu_microblaze_0_axi_periph_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:612]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14UZWLU' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1548]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14UZWLU' (8#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1548]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_LVCH1Z' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1680]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_LVCH1Z' (9#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1680]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VG823D' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1826]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VG823D' (10#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1826]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_CX1BFG' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1958]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_CX1BFG' (11#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1958]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_G6OLWO' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2415]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_G6OLWO' (12#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2415]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1SB0KML' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2561]
INFO: [Synth 8-6157] synthesizing module 'cpu_auto_pc_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_auto_pc_0' (13#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1SB0KML' (14#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2561]
INFO: [Synth 8-6157] synthesizing module 'cpu_xbar_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_xbar_0' (15#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (12) of module 'cpu_xbar_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1509]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (12) of module 'cpu_xbar_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:1513]
INFO: [Synth 8-6155] done synthesizing module 'cpu_microblaze_0_axi_periph_0' (16#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:612]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_Y814MO' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2090]
INFO: [Synth 8-6157] synthesizing module 'cpu_dlmb_bram_if_cntlr_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_dlmb_bram_if_cntlr_0' (17#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpu_dlmb_v10_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_dlmb_v10_0' (18#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'cpu_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2302]
INFO: [Synth 8-6157] synthesizing module 'cpu_ilmb_bram_if_cntlr_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ilmb_bram_if_cntlr_0' (19#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpu_ilmb_v10_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ilmb_v10_0' (20#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'cpu_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2348]
INFO: [Synth 8-6157] synthesizing module 'cpu_lmb_bram_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_lmb_bram_0' (21#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'cpu_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2373]
INFO: [Synth 8-6157] synthesizing module 'cpu_lmb_v10_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_lmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_lmb_v10_0' (22#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_lmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_v10' of module 'cpu_lmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2388]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_Y814MO' (23#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:2090]
INFO: [Synth 8-6157] synthesizing module 'cpu_microblaze_0_xlconcat_0' [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_microblaze_0_xlconcat_0/synth/cpu_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (24#1) [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu_microblaze_0_xlconcat_0' (25#1) [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_microblaze_0_xlconcat_0/synth/cpu_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cpu_rst_clk_wiz_1_100M_0' [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_rst_clk_wiz_1_100M_0' (26#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/.Xil/Vivado-12260-DESKTOP-E4CP06Q/realtime/cpu_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'cpu_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:601]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (27#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/synth/cpu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cpu_wrapper' (28#1) [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/hdl/cpu_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_1SB0KML has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1SB0KML has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_G6OLWO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_G6OLWO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_G6OLWO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_G6OLWO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_CX1BFG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_CX1BFG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_CX1BFG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_CX1BFG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VG823D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VG823D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VG823D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VG823D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LVCH1Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LVCH1Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LVCH1Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LVCH1Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14UZWLU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14UZWLU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14UZWLU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14UZWLU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.359 ; gain = 305.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.359 ; gain = 305.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.359 ; gain = 305.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1328.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_axi_sha256_0_1/cpu_axi_sha256_0_1/cpu_axi_sha256_0_1_in_context.xdc] for cell 'cpu_i/axi_sha256_0'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_axi_sha256_0_1/cpu_axi_sha256_0_1/cpu_axi_sha256_0_1_in_context.xdc] for cell 'cpu_i/axi_sha256_0'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_microblaze_0_0/cpu_microblaze_0_0/cpu_microblaze_0_0_in_context.xdc] for cell 'cpu_i/microblaze_0'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_microblaze_0_0/cpu_microblaze_0_0/cpu_microblaze_0_0_in_context.xdc] for cell 'cpu_i/microblaze_0'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_dlmb_v10_0/cpu_dlmb_v10_0/cpu_dlmb_v10_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_dlmb_v10_0/cpu_dlmb_v10_0/cpu_dlmb_v10_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_ilmb_v10_0/cpu_ilmb_v10_0/cpu_dlmb_v10_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_ilmb_v10_0/cpu_ilmb_v10_0/cpu_dlmb_v10_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_dlmb_bram_if_cntlr_0/cpu_dlmb_bram_if_cntlr_0/cpu_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_dlmb_bram_if_cntlr_0/cpu_dlmb_bram_if_cntlr_0/cpu_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_ilmb_bram_if_cntlr_0/cpu_ilmb_bram_if_cntlr_0/cpu_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_ilmb_bram_if_cntlr_0/cpu_ilmb_bram_if_cntlr_0/cpu_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_lmb_bram_0/cpu_lmb_bram_0/cpu_lmb_bram_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_lmb_bram_0/cpu_lmb_bram_0/cpu_lmb_bram_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_lmb_v10_0/cpu_lmb_v10_0/cpu_dlmb_v10_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/lmb_v10'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_lmb_v10_0/cpu_lmb_v10_0/cpu_dlmb_v10_0_in_context.xdc] for cell 'cpu_i/microblaze_0_local_memory/lmb_v10'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_xbar_0/cpu_xbar_0/cpu_xbar_0_in_context.xdc] for cell 'cpu_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_xbar_0/cpu_xbar_0/cpu_xbar_0_in_context.xdc] for cell 'cpu_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_microblaze_0_axi_intc_0/cpu_microblaze_0_axi_intc_0/cpu_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cpu_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_microblaze_0_axi_intc_0/cpu_microblaze_0_axi_intc_0/cpu_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cpu_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_mdm_1_0/cpu_mdm_1_0/cpu_mdm_1_0_in_context.xdc] for cell 'cpu_i/mdm_1'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_mdm_1_0/cpu_mdm_1_0/cpu_mdm_1_0_in_context.xdc] for cell 'cpu_i/mdm_1'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0_in_context.xdc] for cell 'cpu_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0_in_context.xdc] for cell 'cpu_i/clk_wiz_1'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_rst_clk_wiz_1_100M_0/cpu_rst_clk_wiz_1_100M_0/cpu_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'cpu_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_rst_clk_wiz_1_100M_0/cpu_rst_clk_wiz_1_100M_0/cpu_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'cpu_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_axi_uartlite_0_0/cpu_axi_uartlite_0_0/cpu_axi_uartlite_0_0_in_context.xdc] for cell 'cpu_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_axi_uartlite_0_0/cpu_axi_uartlite_0_0/cpu_axi_uartlite_0_0_in_context.xdc] for cell 'cpu_i/axi_uartlite_0'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_axi_timer_0_0/cpu_axi_timer_0_0/cpu_axi_timer_0_0_in_context.xdc] for cell 'cpu_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_axi_timer_0_0/cpu_axi_timer_0_0/cpu_axi_timer_0_0_in_context.xdc] for cell 'cpu_i/axi_timer_0'
Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_auto_pc_0/cpu_auto_pc_0/cpu_auto_pc_0_in_context.xdc] for cell 'cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_auto_pc_0/cpu_auto_pc_0/cpu_auto_pc_0_in_context.xdc] for cell 'cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1390.285 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.105 ; gain = 379.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.105 ; gain = 379.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.srcs/sources_1/bd/cpu/ip/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cpu_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/axi_sha256_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_local_memory/lmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.105 ; gain = 379.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.105 ; gain = 379.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design cpu_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.105 ; gain = 379.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1402.105 ; gain = 379.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1402.105 ; gain = 379.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1402.453 ; gain = 379.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |cpu_xbar_0                  |         1|
|2     |cpu_auto_pc_0               |         1|
|3     |cpu_axi_sha256_0_1          |         1|
|4     |cpu_axi_timer_0_0           |         1|
|5     |cpu_axi_uartlite_0_0        |         1|
|6     |cpu_clk_wiz_1_0             |         1|
|7     |cpu_mdm_1_0                 |         1|
|8     |cpu_microblaze_0_0          |         1|
|9     |cpu_microblaze_0_axi_intc_0 |         1|
|10    |cpu_rst_clk_wiz_1_100M_0    |         1|
|11    |cpu_dlmb_bram_if_cntlr_0    |         1|
|12    |cpu_dlmb_v10_0              |         1|
|13    |cpu_ilmb_bram_if_cntlr_0    |         1|
|14    |cpu_ilmb_v10_0              |         1|
|15    |cpu_lmb_bram_0              |         1|
|16    |cpu_lmb_v10_0               |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |cpu_auto_pc_0               |     1|
|2     |cpu_axi_sha256_0_1          |     1|
|3     |cpu_axi_timer_0_0           |     1|
|4     |cpu_axi_uartlite_0_0        |     1|
|5     |cpu_clk_wiz_1_0             |     1|
|6     |cpu_dlmb_bram_if_cntlr_0    |     1|
|7     |cpu_dlmb_v10_0              |     1|
|8     |cpu_ilmb_bram_if_cntlr_0    |     1|
|9     |cpu_ilmb_v10_0              |     1|
|10    |cpu_lmb_bram_0              |     1|
|11    |cpu_lmb_v10_0               |     1|
|12    |cpu_mdm_1_0                 |     1|
|13    |cpu_microblaze_0_0          |     1|
|14    |cpu_microblaze_0_axi_intc_0 |     1|
|15    |cpu_rst_clk_wiz_1_100M_0    |     1|
|16    |cpu_xbar_0                  |     1|
|17    |IBUF                        |     2|
|18    |OBUF                        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2014|
|2     |  cpu_i                       |cpu                                  |  2011|
|3     |    microblaze_0_axi_periph   |cpu_microblaze_0_axi_periph_0        |   679|
|4     |      s01_couplers            |s01_couplers_imp_1SB0KML             |   153|
|5     |    microblaze_0_xlconcat     |cpu_microblaze_0_xlconcat_0          |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_Y814MO |   640|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1417.258 ; gain = 320.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.258 ; gain = 394.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1429.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1432.277 ; gain = 686.621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/904pa/Documents/Git/sha256/project/sha256_accelerator/sha256_accelerator.runs/synth_1/cpu_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_wrapper_utilization_synth.rpt -pb cpu_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 11 00:07:19 2020...
