Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 18:26:32 2025
| Host         : Kahu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_Controller_ms_timing_summary_routed.rpt -pb Display_Controller_ms_timing_summary_routed.pb -rpx Display_Controller_ms_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_Controller_ms
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               5           
SYNTH-14   Warning           DSP cannot absorb non-zero init register  2           
TIMING-16  Warning           Large setup violation                     14          
TIMING-18  Warning           Missing input or output delay             37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clock_divider_ms_inst/dummy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.229     -122.940                     31                  620        0.151        0.000                      0                  620        4.020        0.000                       0                   311  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.229     -122.940                     31                  620        0.151        0.000                      0                  620        4.020        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -9.229ns,  Total Violation     -122.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.229ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 9.900ns (51.951%)  route 9.156ns (48.049%))
  Logic Levels:           28  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.749    24.261    storage_inst/result_binary_reg[12]_2
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.124    24.385 r  storage_inst/result_binary[11]_i_1_comp/O
                         net (fo=1, routed)           0.000    24.385    alu_inst/D[11]
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.508    14.930    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.081    15.156    alu_inst/result_binary_reg[11]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -24.385    
  -------------------------------------------------------------------
                         slack                                 -9.229    

Slack (VIOLATED) :        -9.223ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.127ns  (logic 10.024ns (52.408%)  route 9.103ns (47.592%))
  Logic Levels:           29  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.530    24.043    storage_inst/result_binary_reg[12]_2
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.124    24.167 r  storage_inst/result_binary[8]_i_2/O
                         net (fo=1, routed)           0.165    24.331    storage_inst/result_binary[8]_i_2_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124    24.455 r  storage_inst/result_binary[8]_i_1/O
                         net (fo=1, routed)           0.000    24.455    alu_inst/D[8]
    SLICE_X2Y104         FDRE                                         r  alu_inst/result_binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.589    15.011    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  alu_inst/result_binary_reg[8]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.077    15.233    alu_inst/result_binary_reg[8]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -24.455    
  -------------------------------------------------------------------
                         slack                                 -9.223    

Slack (VIOLATED) :        -9.215ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.121ns  (logic 10.024ns (52.423%)  route 9.097ns (47.577%))
  Logic Levels:           29  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.370    23.883    alu_inst/count_reg[0]_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I4_O)        0.124    24.007 r  alu_inst/result_binary[2]_i_3/O
                         net (fo=1, routed)           0.319    24.326    storage_inst/result_binary_reg[2]_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.124    24.450 r  storage_inst/result_binary[2]_i_1/O
                         net (fo=1, routed)           0.000    24.450    alu_inst/D[2]
    SLICE_X2Y104         FDRE                                         r  alu_inst/result_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.589    15.011    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  alu_inst/result_binary_reg[2]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.079    15.235    alu_inst/result_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -24.450    
  -------------------------------------------------------------------
                         slack                                 -9.215    

Slack (VIOLATED) :        -9.207ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.115ns  (logic 10.024ns (52.440%)  route 9.091ns (47.560%))
  Logic Levels:           29  (CARRY4=16 LUT2=5 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.522    24.034    alu_inst/count_reg[0]_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I1_O)        0.124    24.158 r  alu_inst/result_binary[5]_i_2/O
                         net (fo=1, routed)           0.162    24.320    storage_inst/result_binary_reg[5]_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    24.444 r  storage_inst/result_binary[5]_i_1/O
                         net (fo=1, routed)           0.000    24.444    alu_inst/D[5]
    SLICE_X2Y103         FDRE                                         r  alu_inst/result_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.589    15.011    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  alu_inst/result_binary_reg[5]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)        0.081    15.237    alu_inst/result_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -24.444    
  -------------------------------------------------------------------
                         slack                                 -9.207    

Slack (VIOLATED) :        -9.156ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.012ns  (logic 10.024ns (52.726%)  route 8.988ns (47.274%))
  Logic Levels:           29  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.421    23.934    storage_inst/result_binary_reg[12]_2
    SLICE_X4Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.058 r  storage_inst/result_binary[12]_i_2/O
                         net (fo=1, routed)           0.159    24.216    storage_inst/result_binary[12]_i_2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    24.340 r  storage_inst/result_binary[12]_i_1/O
                         net (fo=1, routed)           0.000    24.340    alu_inst/D[12]
    SLICE_X4Y105         FDRE                                         r  alu_inst/result_binary_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.587    15.009    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  alu_inst/result_binary_reg[12]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.031    15.185    alu_inst/result_binary_reg[12]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -24.340    
  -------------------------------------------------------------------
                         slack                                 -9.156    

Slack (VIOLATED) :        -9.089ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.916ns  (logic 9.900ns (52.336%)  route 9.016ns (47.664%))
  Logic Levels:           28  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.609    24.121    storage_inst/result_binary_reg[12]_2
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    24.245 r  storage_inst/result_binary[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    24.245    alu_inst/D[0]
    SLICE_X8Y104         FDRE                                         r  alu_inst/result_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.508    14.930    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  alu_inst/result_binary_reg[0]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.081    15.156    alu_inst/result_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -24.245    
  -------------------------------------------------------------------
                         slack                                 -9.089    

Slack (VIOLATED) :        -9.067ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 10.024ns (52.828%)  route 8.951ns (47.172%))
  Logic Levels:           29  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.381    23.894    storage_inst/result_binary_reg[12]_2
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.018 r  storage_inst/result_binary[3]_i_2/O
                         net (fo=1, routed)           0.162    24.179    storage_inst/result_binary[3]_i_2_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    24.303 r  storage_inst/result_binary[3]_i_1/O
                         net (fo=1, routed)           0.000    24.303    alu_inst/D[3]
    SLICE_X2Y105         FDRE                                         r  alu_inst/result_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.589    15.011    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  alu_inst/result_binary_reg[3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y105         FDRE (Setup_fdre_C_D)        0.081    15.237    alu_inst/result_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -24.303    
  -------------------------------------------------------------------
                         slack                                 -9.067    

Slack (VIOLATED) :        -9.057ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.914ns  (logic 9.900ns (52.342%)  route 9.014ns (47.658%))
  Logic Levels:           28  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.606    24.119    storage_inst/result_binary_reg[12]_2
    SLICE_X7Y103         LUT6 (Prop_lut6_I5_O)        0.124    24.243 r  storage_inst/result_binary[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    24.243    alu_inst/D[9]
    SLICE_X7Y103         FDRE                                         r  alu_inst/result_binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.587    15.009    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  alu_inst/result_binary_reg[9]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.032    15.186    alu_inst/result_binary_reg[9]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -24.243    
  -------------------------------------------------------------------
                         slack                                 -9.057    

Slack (VIOLATED) :        -8.964ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 9.900ns (52.595%)  route 8.923ns (47.405%))
  Logic Levels:           28  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.515    24.028    storage_inst/result_binary_reg[12]_2
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.124    24.152 r  storage_inst/result_binary[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    24.152    alu_inst/D[4]
    SLICE_X1Y104         FDRE                                         r  alu_inst/result_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.589    15.011    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  alu_inst/result_binary_reg[4]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)        0.032    15.188    alu_inst/result_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -24.152    
  -------------------------------------------------------------------
                         slack                                 -8.964    

Slack (VIOLATED) :        -8.931ns  (required time - arrival time)
  Source:                 storage_inst/stored_times_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.839ns  (logic 9.900ns (52.551%)  route 8.939ns (47.449%))
  Logic Levels:           28  (CARRY4=16 LUT2=5 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     5.329    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  storage_inst/stored_times_reg[0][12]/Q
                         net (fo=9, routed)           0.644     6.429    storage_inst/stored_times_reg[0][14]_0[0]
    SLICE_X2Y97          LUT2 (Prop_lut2_I0_O)        0.124     6.553 r  storage_inst/bcd_to_binary2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.553    alu_inst/S[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.805 r  alu_inst/bcd_to_binary2__0_carry/O[0]
                         net (fo=2, routed)           0.667     7.472    alu_inst/O[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     7.767 r  alu_inst/result_binary[13]_i_35/O
                         net (fo=1, routed)           0.000     7.767    storage_inst/i__carry_i_21[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.407 r  storage_inst/result_binary_reg[13]_i_18/O[3]
                         net (fo=1, routed)           0.715     9.122    alu_inst/i__carry_i_11_1[5]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.306     9.428 r  alu_inst/i__carry_i_18/O
                         net (fo=1, routed)           0.000     9.428    alu_inst/i__carry_i_18_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.961 r  alu_inst/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.961    storage_inst/i__carry__0_i_7_0[0]
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.180 r  storage_inst/result_binary_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.467    10.647    storage_inst/result_binary_reg[13]_i_6_n_7
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.522 r  storage_inst/i__carry__0_i_7/O[2]
                         net (fo=21, routed)          0.620    12.142    alu_inst/result_binary_reg[12]_1[2]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.302    12.444 r  alu_inst/avg_result0__80_carry__2_i_15/O
                         net (fo=1, routed)           0.000    12.444    storage_inst/avg_result0__80_carry__2_i_14[3]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.820 r  storage_inst/avg_result0__80_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.820    storage_inst/avg_result0__80_carry__2_i_10_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.039 r  storage_inst/result_binary_reg[13]_i_4/O[0]
                         net (fo=11, routed)          0.993    14.032    alu_inst/sum_times00_in[12]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295    14.327 r  alu_inst/avg_result0_carry__2_i_12/O
                         net (fo=1, routed)           0.000    14.327    storage_inst/avg_result0__31_carry__2_i_1_0[0]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.579 f  storage_inst/avg_result0_carry__2_i_9/O[0]
                         net (fo=8, routed)           0.678    15.256    storage_inst/alu_inst/sum_times0[12]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.295    15.551 r  storage_inst/avg_result0_carry__1_i_12/O
                         net (fo=8, routed)           0.649    16.200    storage_inst/avg_result0_carry__1_i_12_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  storage_inst/avg_result0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.324    alu_inst/avg_result0__80_carry_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.700 r  alu_inst/avg_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.700    alu_inst/avg_result0_carry__1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.023 r  alu_inst/avg_result0_carry__2/O[1]
                         net (fo=3, routed)           0.455    17.478    alu_inst/avg_result0_carry__2_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.306    17.784 r  alu_inst/avg_result0__80_carry__1_i_3/O
                         net (fo=1, routed)           0.565    18.349    alu_inst/avg_result0__80_carry__1_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.856 r  alu_inst/avg_result0__80_carry__1/CO[3]
                         net (fo=1, routed)           0.001    18.857    alu_inst/avg_result0__80_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.191 r  alu_inst/avg_result0__80_carry__2/O[1]
                         net (fo=5, routed)           0.683    19.874    alu_inst/avg_result0__80_carry__2_n_6
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.303    20.177 r  alu_inst/avg_result0__132_carry__0_i_3/O
                         net (fo=1, routed)           0.000    20.177    alu_inst/avg_result0__132_carry__0_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.727 r  alu_inst/avg_result0__132_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    alu_inst/avg_result0__132_carry__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.949 r  alu_inst/avg_result0__132_carry__1/O[0]
                         net (fo=3, routed)           0.302    21.250    storage_inst/avg_result0__171_carry__2[0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.299    21.549 r  storage_inst/avg_result0__171_carry__1_i_3/O
                         net (fo=1, routed)           0.612    22.162    alu_inst/avg_result0__171_carry__2_0[1]
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.669 r  alu_inst/avg_result0__171_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.669    alu_inst/avg_result0__171_carry__1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.826 f  alu_inst/avg_result0__171_carry__2/CO[1]
                         net (fo=2, routed)           0.358    23.184    alu_inst/avg_result0__171_carry__2_n_2
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.329    23.513 r  alu_inst/result_binary[12]_i_6/O
                         net (fo=12, routed)          0.531    24.044    storage_inst/result_binary_reg[12]_2
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124    24.168 r  storage_inst/result_binary[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    24.168    alu_inst/D[1]
    SLICE_X2Y104         FDRE                                         r  alu_inst/result_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.589    15.011    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  alu_inst/result_binary_reg[1]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.081    15.237    alu_inst/result_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -24.168    
  -------------------------------------------------------------------
                         slack                                 -8.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 thousands_counter_inst/r_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_inst/stored_times_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.698%)  route 0.350ns (71.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    thousands_counter_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  thousands_counter_inst/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  thousands_counter_inst/r_count_reg[0]/Q
                         net (fo=7, routed)           0.350     2.010    storage_inst/Q[0]
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.043    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  storage_inst/stored_times_reg[0][12]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.061     1.858    storage_inst/stored_times_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Hundreds_counter_inst/r_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snapshot_inst/reg_hundreds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.675%)  route 0.368ns (72.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.598     1.517    Hundreds_counter_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  Hundreds_counter_inst/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Hundreds_counter_inst/r_count_reg[0]/Q
                         net (fo=8, routed)           0.368     2.027    snapshot_inst/reg_hundreds_reg[3]_0[0]
    SLICE_X3Y95          FDRE                                         r  snapshot_inst/reg_hundreds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.877     2.042    snapshot_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  snapshot_inst/reg_hundreds_reg[0]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.070     1.866    snapshot_inst/reg_hundreds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 thousands_counter_inst/r_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snapshot_inst/reg_thousands_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.159%)  route 0.327ns (71.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    thousands_counter_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  thousands_counter_inst/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  thousands_counter_inst/r_count_reg[3]/Q
                         net (fo=5, routed)           0.327     1.973    snapshot_inst/reg_thousands_reg[3]_0[3]
    SLICE_X1Y99          FDRE                                         r  snapshot_inst/reg_thousands_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.043    snapshot_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  snapshot_inst/reg_thousands_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.007     1.804    snapshot_inst/reg_thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 prng_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/target_delay_prompt3/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.951%)  route 0.201ns (55.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.567     1.486    prng_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  prng_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  prng_inst/lfsr_reg_reg[3]/Q
                         net (fo=2, routed)           0.201     1.851    fsm_inst/Q[3]
    DSP48_X0Y32          DSP48E1                                      r  fsm_inst/target_delay_prompt3/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.926     2.091    fsm_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  fsm_inst/target_delay_prompt3/CLK
                         clock pessimism             -0.500     1.591    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.082     1.673    fsm_inst/target_delay_prompt3
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 prng_inst/lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/target_delay_prompt3/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.376%)  route 0.223ns (57.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.567     1.486    prng_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  prng_inst/lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  prng_inst/lfsr_reg_reg[1]/Q
                         net (fo=2, routed)           0.223     1.873    fsm_inst/Q[1]
    DSP48_X0Y32          DSP48E1                                      r  fsm_inst/target_delay_prompt3/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.926     2.091    fsm_inst/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  fsm_inst/target_delay_prompt3/CLK
                         clock pessimism             -0.479     1.612    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.694    fsm_inst/target_delay_prompt3
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 prng_inst/lfsr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prng_inst/lfsr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.565     1.484    prng_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  prng_inst/lfsr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  prng_inst/lfsr_reg_reg[15]/Q
                         net (fo=1, routed)           0.130     1.756    prng_inst/lfsr_reg[15]
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.801 r  prng_inst/p_0_out/O
                         net (fo=1, routed)           0.000     1.801    prng_inst/p_0_out__0[0]
    SLICE_X14Y78         FDRE                                         r  prng_inst/lfsr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.834     1.999    prng_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y78         FDRE                                         r  prng_inst/lfsr_reg_reg[0]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120     1.618    prng_inst/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 thousands_counter_inst/r_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snapshot_inst/reg_thousands_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.146%)  route 0.381ns (74.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    thousands_counter_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  thousands_counter_inst/r_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  thousands_counter_inst/r_count_reg[2]/Q
                         net (fo=6, routed)           0.381     2.027    snapshot_inst/reg_thousands_reg[3]_0[2]
    SLICE_X2Y99          FDRE                                         r  snapshot_inst/reg_thousands_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.043    snapshot_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  snapshot_inst/reg_thousands_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.035     1.832    snapshot_inst/reg_thousands_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 prng_inst/lfsr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prng_inst/lfsr_reg_reg[9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.501%)  route 0.167ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.567     1.486    prng_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  prng_inst/lfsr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  prng_inst/lfsr_reg_reg[5]/Q
                         net (fo=2, routed)           0.167     1.818    prng_inst/Q[5]
    SLICE_X14Y79         SRL16E                                       r  prng_inst/lfsr_reg_reg[9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.835     2.000    prng_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y79         SRL16E                                       r  prng_inst/lfsr_reg_reg[9]_srl4/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X14Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.616    prng_inst/lfsr_reg_reg[9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 thousands_counter_inst/r_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_inst/stored_times_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.128ns (26.715%)  route 0.351ns (73.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    thousands_counter_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  thousands_counter_inst/r_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  thousands_counter_inst/r_count_reg[2]/Q
                         net (fo=6, routed)           0.351     1.998    storage_inst/Q[2]
    SLICE_X3Y96          FDRE                                         r  storage_inst/stored_times_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.877     2.042    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  storage_inst/stored_times_reg[0][14]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)        -0.002     1.794    storage_inst/stored_times_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debounce_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/btnc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.571     1.490    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  debounce_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  debounce_inst/state_reg/Q
                         net (fo=11, routed)          0.155     1.787    fsm_inst/btnc_db
    SLICE_X9Y84          FDRE                                         r  fsm_inst/btnc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.840     2.005    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  fsm_inst/btnc_prev_reg/C
                         clock pessimism             -0.500     1.504    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.070     1.574    fsm_inst/btnc_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y102    Hundreds_counter_inst/ROLLOVER_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y102    Hundreds_counter_inst/inc_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y104    alu_inst/result_binary_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y105    alu_inst/result_binary_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y105    alu_inst/result_binary_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y79    prng_inst/lfsr_reg_reg[9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y79    prng_inst/lfsr_reg_reg[9]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/ROLLOVER_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/ROLLOVER_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/inc_prev_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/inc_prev_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y79    prng_inst/lfsr_reg_reg[9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y79    prng_inst/lfsr_reg_reg[9]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/ROLLOVER_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/ROLLOVER_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/inc_prev_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y102    Hundreds_counter_inst/inc_prev_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y103    Hundreds_counter_inst/r_count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.999ns  (logic 4.769ns (36.691%)  route 8.230ns (63.309%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           1.076     1.495    fsm_inst/CA_OBUF_inst_i_24_0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.299     1.794 r  fsm_inst/CA_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.901     2.695    fsm_inst/CA_OBUF_inst_i_59_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.819 r  fsm_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           1.175     3.994    fsm_inst/CA_OBUF_inst_i_24_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.124     4.118 r  fsm_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846     4.964    fsm_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     5.088 f  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.518     5.606    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.124     5.730 r  alu_inst/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.714     9.444    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.999 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.856ns  (logic 4.791ns (37.267%)  route 8.065ns (62.733%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           1.076     1.495    fsm_inst/CA_OBUF_inst_i_24_0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.299     1.794 f  fsm_inst/CA_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.901     2.695    fsm_inst/CA_OBUF_inst_i_59_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.819 f  fsm_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           1.175     3.994    fsm_inst/CA_OBUF_inst_i_24_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  fsm_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846     4.964    fsm_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.525     5.612    fsm_inst/current_state_reg[0]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.124     5.736 r  fsm_inst/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.542     9.279    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.856 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.856    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.615ns  (logic 5.007ns (39.687%)  route 7.609ns (60.313%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           1.076     1.495    fsm_inst/CA_OBUF_inst_i_24_0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.299     1.794 f  fsm_inst/CA_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.901     2.695    fsm_inst/CA_OBUF_inst_i_59_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.819 f  fsm_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           1.175     3.994    fsm_inst/CA_OBUF_inst_i_24_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  fsm_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846     4.964    fsm_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.525     5.612    fsm_inst/current_state_reg[0]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.153     5.765 r  fsm_inst/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.086     8.852    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.764    12.615 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.615    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.288ns  (logic 4.748ns (38.634%)  route 7.541ns (61.366%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           1.076     1.495    fsm_inst/CA_OBUF_inst_i_24_0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.299     1.794 r  fsm_inst/CA_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.901     2.695    fsm_inst/CA_OBUF_inst_i_59_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.819 r  fsm_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           1.175     3.994    fsm_inst/CA_OBUF_inst_i_24_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.124     4.118 r  fsm_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846     4.964    fsm_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     5.088 f  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.832     5.919    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.043 r  alu_inst/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.712     8.755    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.288 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.288    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.048ns  (logic 4.987ns (41.396%)  route 7.060ns (58.604%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           1.076     1.495    fsm_inst/CA_OBUF_inst_i_24_0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.299     1.794 f  fsm_inst/CA_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.901     2.695    fsm_inst/CA_OBUF_inst_i_59_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.819 f  fsm_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           1.175     3.994    fsm_inst/CA_OBUF_inst_i_24_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  fsm_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846     4.964    fsm_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.832     5.919    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.152     6.071 r  alu_inst/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.231     8.302    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    12.048 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.048    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.890ns  (logic 4.994ns (42.005%)  route 6.895ns (57.995%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           1.076     1.495    fsm_inst/CA_OBUF_inst_i_24_0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.299     1.794 f  fsm_inst/CA_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.901     2.695    fsm_inst/CA_OBUF_inst_i_59_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.819 f  fsm_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           1.175     3.994    fsm_inst/CA_OBUF_inst_i_24_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  fsm_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846     4.964    fsm_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.829     5.917    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.152     6.069 r  alu_inst/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.069     8.137    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.752    11.890 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.890    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 4.707ns (41.778%)  route 6.560ns (58.222%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           1.076     1.495    fsm_inst/CA_OBUF_inst_i_24_0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.299     1.794 f  fsm_inst/CA_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.901     2.695    fsm_inst/CA_OBUF_inst_i_59_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.819 f  fsm_inst/CA_OBUF_inst_i_24/O
                         net (fo=1, routed)           1.175     3.994    fsm_inst/CA_OBUF_inst_i_24_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  fsm_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846     4.964    fsm_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.829     5.917    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.124     6.041 r  alu_inst/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.733     7.774    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.267 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    11.267    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/ROLLOVER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.660ns  (logic 0.715ns (43.084%)  route 0.945ns (56.916%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[3]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ones_counter_inst/count_int_reg[3]/Q
                         net (fo=6, routed)           0.945     1.364    ones_counter_inst/Q[3]
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.296     1.660 r  ones_counter_inst/ROLLOVER_i_1__1/O
                         net (fo=1, routed)           0.000     1.660    ones_counter_inst/ROLLOVER_i_1__1_n_0
    SLICE_X8Y93          FDRE                                         r  ones_counter_inst/ROLLOVER_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/count_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.448ns  (logic 0.743ns (51.301%)  route 0.705ns (48.699%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[3]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ones_counter_inst/count_int_reg[3]/Q
                         net (fo=6, routed)           0.705     1.124    ones_counter_inst/Q[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I1_O)        0.324     1.448 r  ones_counter_inst/count_int[3]_i_3/O
                         net (fo=1, routed)           0.000     1.448    ones_counter_inst/count_int[3]_i_3_n_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/count_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.420ns  (logic 0.715ns (50.341%)  route 0.705ns (49.659%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[3]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ones_counter_inst/count_int_reg[3]/Q
                         net (fo=6, routed)           0.705     1.124    ones_counter_inst/Q[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I1_O)        0.296     1.420 r  ones_counter_inst/count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.420    ones_counter_inst/count_int[1]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/count_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.192     0.333    ones_counter_inst/Q[0]
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.042     0.375 r  ones_counter_inst/count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    ones_counter_inst/count_int[2]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/count_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.192     0.333    ones_counter_inst/Q[0]
    SLICE_X7Y93          LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  ones_counter_inst/count_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    ones_counter_inst/count_int[0]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/count_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.184ns (48.728%)  route 0.194ns (51.272%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.194     0.335    ones_counter_inst/Q[0]
    SLICE_X7Y93          LUT4 (Prop_lut4_I2_O)        0.043     0.378 r  ones_counter_inst/count_int[3]_i_3/O
                         net (fo=1, routed)           0.000     0.378    ones_counter_inst/count_int[3]_i_3_n_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/count_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.998%)  route 0.194ns (51.002%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.194     0.335    ones_counter_inst/Q[0]
    SLICE_X7Y93          LUT4 (Prop_lut4_I2_O)        0.045     0.380 r  ones_counter_inst/count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    ones_counter_inst/count_int[1]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ones_counter_inst/ROLLOVER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.227ns (47.835%)  route 0.248ns (52.165%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           0.248     0.376    ones_counter_inst/Q[2]
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.099     0.475 r  ones_counter_inst/ROLLOVER_i_1__1/O
                         net (fo=1, routed)           0.000     0.475    ones_counter_inst/ROLLOVER_i_1__1_n_0
    SLICE_X8Y93          FDRE                                         r  ones_counter_inst/ROLLOVER_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.515ns (53.048%)  route 1.341ns (46.952%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.262     0.403    fsm_inst/CA_OBUF_inst_i_24_0[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.448 r  fsm_inst/CA_OBUF_inst_i_46/O
                         net (fo=1, routed)           0.135     0.583    fsm_inst/CA_OBUF_inst_i_46_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.628 f  fsm_inst/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.222     0.850    fsm_inst/CA_OBUF_inst_i_18_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.895 f  fsm_inst/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.355     1.250    alu_inst/CG_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.045     1.295 r  alu_inst/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.367     1.662    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.856 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     2.856    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.107ns  (logic 1.635ns (52.629%)  route 1.472ns (47.371%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.262     0.403    fsm_inst/CA_OBUF_inst_i_24_0[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.448 f  fsm_inst/CA_OBUF_inst_i_46/O
                         net (fo=1, routed)           0.135     0.583    fsm_inst/CA_OBUF_inst_i_46_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  fsm_inst/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.222     0.850    fsm_inst/CA_OBUF_inst_i_18_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fsm_inst/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.355     1.250    alu_inst/CG_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.046     1.296 r  alu_inst/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     1.794    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.107 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.107    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.172ns  (logic 1.626ns (51.266%)  route 1.546ns (48.734%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.262     0.403    fsm_inst/CA_OBUF_inst_i_24_0[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.448 f  fsm_inst/CA_OBUF_inst_i_46/O
                         net (fo=1, routed)           0.135     0.583    fsm_inst/CA_OBUF_inst_i_46_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  fsm_inst/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.222     0.850    fsm_inst/CA_OBUF_inst_i_18_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fsm_inst/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.345     1.241    alu_inst/CG_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.045     1.286 r  alu_inst/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.581     1.867    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.172 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.172    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.555ns (46.867%)  route 1.763ns (53.133%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.262     0.403    fsm_inst/CA_OBUF_inst_i_24_0[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.448 f  fsm_inst/CA_OBUF_inst_i_46/O
                         net (fo=1, routed)           0.135     0.583    fsm_inst/CA_OBUF_inst_i_46_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  fsm_inst/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.222     0.850    fsm_inst/CA_OBUF_inst_i_18_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fsm_inst/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.345     1.241    alu_inst/CG_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045     1.286 r  alu_inst/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.799     2.084    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.319 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.319    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.640ns  (logic 1.647ns (45.258%)  route 1.992ns (54.742%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.262     0.403    fsm_inst/CA_OBUF_inst_i_24_0[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.448 f  fsm_inst/CA_OBUF_inst_i_46/O
                         net (fo=1, routed)           0.135     0.583    fsm_inst/CA_OBUF_inst_i_46_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  fsm_inst/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.222     0.850    fsm_inst/CA_OBUF_inst_i_18_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  fsm_inst/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.352     1.247    fsm_inst/digit_select_reg[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.045     1.292 r  fsm_inst/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.021     2.313    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.640 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_inst/result_binary_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.772ns  (logic 5.087ns (30.330%)  route 11.685ns (69.670%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.630     5.232    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  alu_inst/result_binary_reg[11]/Q
                         net (fo=13, routed)          1.846     7.596    alu_inst/result_binary_reg_n_0_[11]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.720 f  alu_inst/CA_OBUF_inst_i_90/O
                         net (fo=5, routed)           0.614     8.334    alu_inst/CA_OBUF_inst_i_90_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  alu_inst/CA_OBUF_inst_i_68/O
                         net (fo=10, routed)          1.326     9.784    alu_inst/CA_OBUF_inst_i_68_n_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.908 r  alu_inst/CA_OBUF_inst_i_74/O
                         net (fo=2, routed)           0.681    10.589    alu_inst/CA_OBUF_inst_i_74_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  alu_inst/CA_OBUF_inst_i_34/O
                         net (fo=7, routed)           0.829    11.542    alu_inst/CA_OBUF_inst_i_34_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124    11.666 f  alu_inst/CA_OBUF_inst_i_36/O
                         net (fo=3, routed)           1.035    12.701    alu_inst/CA_OBUF_inst_i_36_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.124    12.825 f  alu_inst/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.863    13.688    fsm_inst/CB_OBUF_inst_i_1_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    13.812 r  fsm_inst/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.949    14.761    fsm_inst/digit_select_reg[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124    14.885 r  fsm_inst/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.542    18.428    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    22.005 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    22.005    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_binary_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.756ns  (logic 5.293ns (31.592%)  route 11.462ns (68.408%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.630     5.232    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  alu_inst/result_binary_reg[11]/Q
                         net (fo=13, routed)          1.846     7.596    alu_inst/result_binary_reg_n_0_[11]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.720 f  alu_inst/CA_OBUF_inst_i_90/O
                         net (fo=5, routed)           0.614     8.334    alu_inst/CA_OBUF_inst_i_90_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  alu_inst/CA_OBUF_inst_i_68/O
                         net (fo=10, routed)          1.326     9.784    alu_inst/CA_OBUF_inst_i_68_n_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.908 r  alu_inst/CA_OBUF_inst_i_74/O
                         net (fo=2, routed)           0.681    10.589    alu_inst/CA_OBUF_inst_i_74_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  alu_inst/CA_OBUF_inst_i_34/O
                         net (fo=7, routed)           1.068    11.781    alu_inst/CA_OBUF_inst_i_34_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124    11.905 r  alu_inst/CA_OBUF_inst_i_35/O
                         net (fo=3, routed)           0.739    12.643    alu_inst/CA_OBUF_inst_i_35_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I0_O)        0.150    12.793 f  alu_inst/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.637    13.430    alu_inst/CA_OBUF_inst_i_12_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I1_O)        0.326    13.756 r  alu_inst/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.838    14.595    alu_inst/digit_select_reg[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.124    14.719 r  alu_inst/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.714    18.433    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.988 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    21.988    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_binary_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.532ns  (logic 5.303ns (32.076%)  route 11.229ns (67.924%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.630     5.232    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  alu_inst/result_binary_reg[11]/Q
                         net (fo=13, routed)          1.846     7.596    alu_inst/result_binary_reg_n_0_[11]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.720 f  alu_inst/CA_OBUF_inst_i_90/O
                         net (fo=5, routed)           0.614     8.334    alu_inst/CA_OBUF_inst_i_90_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  alu_inst/CA_OBUF_inst_i_68/O
                         net (fo=10, routed)          1.326     9.784    alu_inst/CA_OBUF_inst_i_68_n_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.908 r  alu_inst/CA_OBUF_inst_i_74/O
                         net (fo=2, routed)           0.681    10.589    alu_inst/CA_OBUF_inst_i_74_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  alu_inst/CA_OBUF_inst_i_34/O
                         net (fo=7, routed)           0.829    11.542    alu_inst/CA_OBUF_inst_i_34_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124    11.666 f  alu_inst/CA_OBUF_inst_i_36/O
                         net (fo=3, routed)           1.035    12.701    alu_inst/CA_OBUF_inst_i_36_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.124    12.825 f  alu_inst/CA_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.863    13.688    fsm_inst/CB_OBUF_inst_i_1_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    13.812 r  fsm_inst/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.949    14.761    fsm_inst/digit_select_reg[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.153    14.914 r  fsm_inst/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.086    18.001    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.764    21.764 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    21.764    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_binary_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.009ns  (logic 5.044ns (31.505%)  route 10.965ns (68.495%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.630     5.232    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  alu_inst/result_binary_reg[11]/Q
                         net (fo=13, routed)          1.846     7.596    alu_inst/result_binary_reg_n_0_[11]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.720 f  alu_inst/CA_OBUF_inst_i_90/O
                         net (fo=5, routed)           0.614     8.334    alu_inst/CA_OBUF_inst_i_90_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  alu_inst/CA_OBUF_inst_i_68/O
                         net (fo=10, routed)          1.326     9.784    alu_inst/CA_OBUF_inst_i_68_n_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.908 r  alu_inst/CA_OBUF_inst_i_74/O
                         net (fo=2, routed)           0.681    10.589    alu_inst/CA_OBUF_inst_i_74_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  alu_inst/CA_OBUF_inst_i_34/O
                         net (fo=7, routed)           1.068    11.781    alu_inst/CA_OBUF_inst_i_34_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124    11.905 r  alu_inst/CA_OBUF_inst_i_35/O
                         net (fo=3, routed)           1.320    13.225    alu_inst/CA_OBUF_inst_i_35_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124    13.349 r  alu_inst/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.567    13.916    fsm_inst/CB_OBUF_inst_i_1_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.040 f  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.832    14.872    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.124    14.996 r  alu_inst/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.712    17.708    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    21.241 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    21.241    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_binary_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.768ns  (logic 5.283ns (33.506%)  route 10.485ns (66.494%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.630     5.232    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  alu_inst/result_binary_reg[11]/Q
                         net (fo=13, routed)          1.846     7.596    alu_inst/result_binary_reg_n_0_[11]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.720 f  alu_inst/CA_OBUF_inst_i_90/O
                         net (fo=5, routed)           0.614     8.334    alu_inst/CA_OBUF_inst_i_90_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  alu_inst/CA_OBUF_inst_i_68/O
                         net (fo=10, routed)          1.326     9.784    alu_inst/CA_OBUF_inst_i_68_n_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.908 r  alu_inst/CA_OBUF_inst_i_74/O
                         net (fo=2, routed)           0.681    10.589    alu_inst/CA_OBUF_inst_i_74_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  alu_inst/CA_OBUF_inst_i_34/O
                         net (fo=7, routed)           1.068    11.781    alu_inst/CA_OBUF_inst_i_34_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124    11.905 r  alu_inst/CA_OBUF_inst_i_35/O
                         net (fo=3, routed)           1.320    13.225    alu_inst/CA_OBUF_inst_i_35_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124    13.349 f  alu_inst/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.567    13.916    fsm_inst/CB_OBUF_inst_i_1_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.040 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.832    14.872    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.152    15.024 r  alu_inst/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.231    17.255    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    21.000 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    21.000    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_binary_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.610ns  (logic 5.290ns (33.890%)  route 10.320ns (66.110%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.630     5.232    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  alu_inst/result_binary_reg[11]/Q
                         net (fo=13, routed)          1.846     7.596    alu_inst/result_binary_reg_n_0_[11]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.720 f  alu_inst/CA_OBUF_inst_i_90/O
                         net (fo=5, routed)           0.614     8.334    alu_inst/CA_OBUF_inst_i_90_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  alu_inst/CA_OBUF_inst_i_68/O
                         net (fo=10, routed)          1.326     9.784    alu_inst/CA_OBUF_inst_i_68_n_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.908 r  alu_inst/CA_OBUF_inst_i_74/O
                         net (fo=2, routed)           0.681    10.589    alu_inst/CA_OBUF_inst_i_74_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  alu_inst/CA_OBUF_inst_i_34/O
                         net (fo=7, routed)           1.068    11.781    alu_inst/CA_OBUF_inst_i_34_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124    11.905 r  alu_inst/CA_OBUF_inst_i_35/O
                         net (fo=3, routed)           1.320    13.225    alu_inst/CA_OBUF_inst_i_35_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124    13.349 f  alu_inst/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.567    13.916    fsm_inst/CB_OBUF_inst_i_1_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.040 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.829    14.869    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.152    15.021 r  alu_inst/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.069    17.090    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.752    20.842 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    20.842    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_binary_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.987ns  (logic 5.003ns (33.382%)  route 9.984ns (66.618%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.630     5.232    alu_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  alu_inst/result_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  alu_inst/result_binary_reg[11]/Q
                         net (fo=13, routed)          1.846     7.596    alu_inst/result_binary_reg_n_0_[11]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.720 f  alu_inst/CA_OBUF_inst_i_90/O
                         net (fo=5, routed)           0.614     8.334    alu_inst/CA_OBUF_inst_i_90_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.458 r  alu_inst/CA_OBUF_inst_i_68/O
                         net (fo=10, routed)          1.326     9.784    alu_inst/CA_OBUF_inst_i_68_n_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.908 r  alu_inst/CA_OBUF_inst_i_74/O
                         net (fo=2, routed)           0.681    10.589    alu_inst/CA_OBUF_inst_i_74_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  alu_inst/CA_OBUF_inst_i_34/O
                         net (fo=7, routed)           1.068    11.781    alu_inst/CA_OBUF_inst_i_34_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124    11.905 r  alu_inst/CA_OBUF_inst_i_35/O
                         net (fo=3, routed)           1.320    13.225    alu_inst/CA_OBUF_inst_i_35_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.124    13.349 f  alu_inst/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.567    13.916    fsm_inst/CB_OBUF_inst_i_1_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.040 r  fsm_inst/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.829    14.869    alu_inst/CG
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.993 r  alu_inst/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.733    16.726    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.220 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    20.220    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 4.292ns (44.441%)  route 5.366ns (55.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.707     5.309    display_mux_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  display_mux_inst/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  display_mux_inst/digit_select_reg[1]/Q
                         net (fo=26, routed)          1.865     7.593    display_mux_inst/digit_select_reg[1]_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.299     7.892 r  display_mux_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.502    11.393    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.968 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.968    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.490ns  (logic 4.119ns (43.402%)  route 5.371ns (56.598%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.717     5.320    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  fsm_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  fsm_inst/current_state_reg[3]/Q
                         net (fo=35, routed)          3.355     9.131    fsm_inst/current_state[3]
    SLICE_X0Y103         LUT6 (Prop_lut6_I5_O)        0.124     9.255 r  fsm_inst/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016    11.271    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539    14.810 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    14.810    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.362ns (53.440%)  route 3.801ns (46.560%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.707     5.309    display_mux_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  display_mux_inst/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_mux_inst/digit_select_reg[0]/Q
                         net (fo=27, routed)          1.881     7.646    display_mux_inst/digit_select_reg[0]_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.152     7.798 r  display_mux_inst/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.920     9.718    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.472 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.472    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.212ns (31.831%)  route 0.454ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.132     1.814    fsm_inst/current_state[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  fsm_inst/count_int[3]_i_2/O
                         net (fo=6, routed)           0.322     2.184    ones_counter_inst/E[0]
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.212ns (31.831%)  route 0.454ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.132     1.814    fsm_inst/current_state[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  fsm_inst/count_int[3]_i_2/O
                         net (fo=6, routed)           0.322     2.184    ones_counter_inst/E[0]
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.212ns (31.831%)  route 0.454ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.132     1.814    fsm_inst/current_state[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  fsm_inst/count_int[3]_i_2/O
                         net (fo=6, routed)           0.322     2.184    ones_counter_inst/E[0]
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.212ns (31.831%)  route 0.454ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.132     1.814    fsm_inst/current_state[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  fsm_inst/count_int[3]_i_2/O
                         net (fo=6, routed)           0.322     2.184    ones_counter_inst/E[0]
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/ROLLOVER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.319ns (30.869%)  route 0.714ns (69.131%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.132     1.814    fsm_inst/current_state[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  fsm_inst/count_int[3]_i_2/O
                         net (fo=6, routed)           0.582     2.445    ones_counter_inst/E[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.107     2.552 r  ones_counter_inst/ROLLOVER_i_1__1/O
                         net (fo=1, routed)           0.000     2.552    ones_counter_inst/ROLLOVER_i_1__1_n_0
    SLICE_X8Y93          FDRE                                         r  ones_counter_inst/ROLLOVER_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.391ns  (logic 0.209ns (15.022%)  route 1.182ns (84.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.857     2.539    fsm_inst/current_state[0]
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.045     2.584 r  fsm_inst/count_int[3]_i_1/O
                         net (fo=24, routed)          0.325     2.910    ones_counter_inst/count_int_reg[0]_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.391ns  (logic 0.209ns (15.022%)  route 1.182ns (84.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.857     2.539    fsm_inst/current_state[0]
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.045     2.584 r  fsm_inst/count_int[3]_i_1/O
                         net (fo=24, routed)          0.325     2.910    ones_counter_inst/count_int_reg[0]_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.391ns  (logic 0.209ns (15.022%)  route 1.182ns (84.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.857     2.539    fsm_inst/current_state[0]
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.045     2.584 r  fsm_inst/count_int[3]_i_1/O
                         net (fo=24, routed)          0.325     2.910    ones_counter_inst/count_int_reg[0]_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ones_counter_inst/count_int_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.391ns  (logic 0.209ns (15.022%)  route 1.182ns (84.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  fsm_inst/current_state_reg[0]/Q
                         net (fo=43, routed)          0.857     2.539    fsm_inst/current_state[0]
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.045     2.584 r  fsm_inst/count_int[3]_i_1/O
                         net (fo=24, routed)          0.325     2.910    ones_counter_inst/count_int_reg[0]_0
    SLICE_X7Y93          FDRE                                         r  ones_counter_inst/count_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_controller_inst/LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.377ns (81.002%)  route 0.323ns (18.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599     1.518    led_controller_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  led_controller_inst/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  led_controller_inst/LED_reg[1]/Q
                         net (fo=1, routed)           0.323     1.982    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.219 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.219    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 1.612ns (31.637%)  route 3.483ns (68.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          1.120     5.095    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.523     4.946    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[16]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 1.612ns (31.637%)  route 3.483ns (68.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          1.120     5.095    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.523     4.946    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[17]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 1.612ns (31.637%)  route 3.483ns (68.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          1.120     5.095    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.523     4.946    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[18]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 1.612ns (31.637%)  route 3.483ns (68.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          1.120     5.095    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.523     4.946    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[19]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.612ns (32.520%)  route 3.345ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.982     4.957    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.522     4.945    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[12]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.612ns (32.520%)  route 3.345ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.982     4.957    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.522     4.945    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[13]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.612ns (32.520%)  route 3.345ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.982     4.957    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.522     4.945    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[14]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.612ns (32.520%)  route 3.345ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.982     4.957    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.522     4.945    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[15]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.612ns (32.634%)  route 3.327ns (67.366%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.965     4.939    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y88          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.521     4.944    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[4]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            button_handler_inst/debounce_btnl/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.612ns (32.634%)  route 3.327ns (67.366%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           2.363     3.851    button_handler_inst/debounce_btnl/BTNL_IBUF
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  button_handler_inst/debounce_btnl/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.965     4.939    button_handler_inst/debounce_btnl/counter[0]_i_1__2_n_0
    SLICE_X9Y88          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.521     4.944    button_handler_inst/debounce_btnl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  button_handler_inst/debounce_btnl/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snapshot_inst/reg_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[1]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[1]/Q
                         net (fo=7, routed)           0.170     0.311    snapshot_inst/D[1]
    SLICE_X7Y94          FDRE                                         r  snapshot_inst/reg_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.874     2.039    snapshot_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  snapshot_inst/reg_ones_reg[1]/C

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snapshot_inst/reg_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.900%)  route 0.261ns (67.100%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           0.261     0.389    snapshot_inst/D[2]
    SLICE_X6Y93          FDRE                                         r  snapshot_inst/reg_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.874     2.039    snapshot_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  snapshot_inst/reg_ones_reg[2]/C

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storage_inst/stored_times_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.802%)  route 0.302ns (68.198%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[1]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[1]/Q
                         net (fo=7, routed)           0.302     0.443    storage_inst/stored_times_reg[0][3]_3[1]
    SLICE_X5Y100         FDRE                                         r  storage_inst/stored_times_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.868     2.034    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  storage_inst/stored_times_reg[0][1]/C

Slack:                    inf
  Source:                 ones_counter_inst/ROLLOVER_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tens_counter_inst/inc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.321%)  route 0.314ns (65.679%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE                         0.000     0.000 r  ones_counter_inst/ROLLOVER_reg/C
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ones_counter_inst/ROLLOVER_reg/Q
                         net (fo=2, routed)           0.314     0.478    tens_counter_inst/ones_rollover
    SLICE_X5Y94          FDRE                                         r  tens_counter_inst/inc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.874     2.039    tens_counter_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  tens_counter_inst/inc_prev_reg/C

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snapshot_inst/reg_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.830%)  route 0.348ns (71.170%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.348     0.489    snapshot_inst/D[0]
    SLICE_X3Y95          FDRE                                         r  snapshot_inst/reg_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.877     2.042    snapshot_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  snapshot_inst/reg_ones_reg[0]/C

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storage_inst/stored_times_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.540%)  route 0.373ns (74.460%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[3]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ones_counter_inst/count_int_reg[3]/Q
                         net (fo=6, routed)           0.373     0.501    storage_inst/stored_times_reg[0][3]_3[3]
    SLICE_X3Y100         FDRE                                         r  storage_inst/stored_times_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.872     2.037    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  storage_inst/stored_times_reg[0][3]/C

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storage_inst/stored_times_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.994%)  route 0.384ns (75.006%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[2]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ones_counter_inst/count_int_reg[2]/Q
                         net (fo=7, routed)           0.384     0.512    storage_inst/stored_times_reg[0][3]_3[2]
    SLICE_X5Y99          FDRE                                         r  storage_inst/stored_times_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  storage_inst/stored_times_reg[0][2]/C

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snapshot_inst/reg_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.460%)  route 0.418ns (76.540%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[3]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ones_counter_inst/count_int_reg[3]/Q
                         net (fo=6, routed)           0.418     0.546    snapshot_inst/D[3]
    SLICE_X2Y99          FDRE                                         r  snapshot_inst/reg_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.043    snapshot_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  snapshot_inst/reg_ones_reg[3]/C

Slack:                    inf
  Source:                 ones_counter_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storage_inst/stored_times_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.278%)  route 0.465ns (76.722%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ones_counter_inst/count_int_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ones_counter_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.465     0.606    storage_inst/stored_times_reg[0][3]_3[0]
    SLICE_X6Y102         FDRE                                         r  storage_inst/stored_times_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.868     2.034    storage_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  storage_inst/stored_times_reg[0][0]/C

Slack:                    inf
  Source:                 ones_counter_inst/ROLLOVER_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tens_counter_inst/r_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.317%)  route 0.529ns (71.683%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE                         0.000     0.000 r  ones_counter_inst/ROLLOVER_reg/C
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ones_counter_inst/ROLLOVER_reg/Q
                         net (fo=2, routed)           0.333     0.497    fsm_inst/ones_rollover
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.542 r  fsm_inst/r_count[3]_i_1/O
                         net (fo=5, routed)           0.196     0.738    tens_counter_inst/E[0]
    SLICE_X4Y95          FDRE                                         r  tens_counter_inst/r_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.874     2.039    tens_counter_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tens_counter_inst/r_count_reg[0]/C





