Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 10:47:47 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_CHIP_timing_summary_routed.rpt -pb CPU_CHIP_timing_summary_routed.pb -rpx CPU_CHIP_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_CHIP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.279        0.000                      0                  185        0.067        0.000                      0                  185        4.020        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.279        0.000                      0                  185        0.067        0.000                      0                  185        4.020        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 regs/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUO/signal_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 2.544ns (68.188%)  route 1.187ns (31.812%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.598     5.119    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  regs/regs_reg_2/DOADO[0]
                         net (fo=2, routed)           1.178     7.179    core/coreadder/BUS_A[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.816 r  core/coreadder/signal_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.825    core/coreadder/signal_out_reg[3]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  core/coreadder/signal_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    core/coreadder/signal_out_reg[7]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.059 r  core/coreadder/signal_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    core/coreadder/signal_out_reg[11]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  core/coreadder/signal_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.176    core/coreadder/signal_out_reg[15]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  core/coreadder/signal_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.293    core/coreadder/signal_out_reg[19]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 r  core/coreadder/signal_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    core/coreadder/signal_out_reg[23]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.527 r  core/coreadder/signal_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.527    core/coreadder/signal_out_reg[27]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.850 r  core/coreadder/signal_out_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.850    fwALUO/D[29]
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.440    14.781    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[29]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.109    15.129    fwALUO/signal_out_reg[29]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 fwWADDRMEM/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/regs_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.773ns (22.907%)  route 2.601ns (77.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.625     5.146    fwWADDRMEM/CLK_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  fwWADDRMEM/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     5.624 r  fwWADDRMEM/signal_out_reg[1]/Q
                         net (fo=34, routed)          1.800     7.424    regs/p_0_in1_in[1]
    SLICE_X9Y26          LUT5 (Prop_lut5_I3_O)        0.295     7.719 r  regs/regs_reg_1_i_10/O
                         net (fo=2, routed)           0.801     8.521    regs/p_1_in[6]
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.478    14.819    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    14.802    regs/regs_reg_2
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 fwWADDRMEM/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/regs_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.773ns (22.868%)  route 2.607ns (77.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.618     5.139    fwWADDRMEM/CLK_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  fwWADDRMEM/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  fwWADDRMEM/signal_out_reg[0]/Q
                         net (fo=34, routed)          1.797     7.414    regs/p_0_in1_in[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.295     7.709 r  regs/regs_reg_1_i_9/O
                         net (fo=2, routed)           0.811     8.520    regs/p_1_in[7]
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.478    14.819    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    14.802    regs/regs_reg_2
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 regs/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUO/signal_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 2.536ns (68.120%)  route 1.187ns (31.880%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.598     5.119    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  regs/regs_reg_2/DOADO[0]
                         net (fo=2, routed)           1.178     7.179    core/coreadder/BUS_A[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.816 r  core/coreadder/signal_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.825    core/coreadder/signal_out_reg[3]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  core/coreadder/signal_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    core/coreadder/signal_out_reg[7]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.059 r  core/coreadder/signal_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    core/coreadder/signal_out_reg[11]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  core/coreadder/signal_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.176    core/coreadder/signal_out_reg[15]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  core/coreadder/signal_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.293    core/coreadder/signal_out_reg[19]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 r  core/coreadder/signal_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    core/coreadder/signal_out_reg[23]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.527 r  core/coreadder/signal_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.527    core/coreadder/signal_out_reg[27]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.842 r  core/coreadder/signal_out_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.842    fwALUO/D[31]
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.440    14.781    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[31]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.109    15.129    fwALUO/signal_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 regs/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUO/signal_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 2.460ns (67.455%)  route 1.187ns (32.545%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.598     5.119    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  regs/regs_reg_2/DOADO[0]
                         net (fo=2, routed)           1.178     7.179    core/coreadder/BUS_A[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.816 r  core/coreadder/signal_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.825    core/coreadder/signal_out_reg[3]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  core/coreadder/signal_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    core/coreadder/signal_out_reg[7]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.059 r  core/coreadder/signal_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    core/coreadder/signal_out_reg[11]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  core/coreadder/signal_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.176    core/coreadder/signal_out_reg[15]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  core/coreadder/signal_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.293    core/coreadder/signal_out_reg[19]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 r  core/coreadder/signal_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    core/coreadder/signal_out_reg[23]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.527 r  core/coreadder/signal_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.527    core/coreadder/signal_out_reg[27]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.766 r  core/coreadder/signal_out_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.766    fwALUO/D[30]
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.440    14.781    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[30]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.109    15.129    fwALUO/signal_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 regs/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUO/signal_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 2.440ns (67.276%)  route 1.187ns (32.724%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.598     5.119    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  regs/regs_reg_2/DOADO[0]
                         net (fo=2, routed)           1.178     7.179    core/coreadder/BUS_A[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.816 r  core/coreadder/signal_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.825    core/coreadder/signal_out_reg[3]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  core/coreadder/signal_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    core/coreadder/signal_out_reg[7]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.059 r  core/coreadder/signal_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    core/coreadder/signal_out_reg[11]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  core/coreadder/signal_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.176    core/coreadder/signal_out_reg[15]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  core/coreadder/signal_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.293    core/coreadder/signal_out_reg[19]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 r  core/coreadder/signal_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    core/coreadder/signal_out_reg[23]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.527 r  core/coreadder/signal_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.527    core/coreadder/signal_out_reg[27]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.746 r  core/coreadder/signal_out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.746    fwALUO/D[28]
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.440    14.781    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  fwALUO/signal_out_reg[28]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.109    15.129    fwALUO/signal_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 regs/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUO/signal_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 2.427ns (67.158%)  route 1.187ns (32.842%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.598     5.119    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  regs/regs_reg_2/DOADO[0]
                         net (fo=2, routed)           1.178     7.179    core/coreadder/BUS_A[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.816 r  core/coreadder/signal_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.825    core/coreadder/signal_out_reg[3]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  core/coreadder/signal_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    core/coreadder/signal_out_reg[7]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.059 r  core/coreadder/signal_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    core/coreadder/signal_out_reg[11]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  core/coreadder/signal_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.176    core/coreadder/signal_out_reg[15]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  core/coreadder/signal_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.293    core/coreadder/signal_out_reg[19]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 r  core/coreadder/signal_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    core/coreadder/signal_out_reg[23]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.733 r  core/coreadder/signal_out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.733    fwALUO/D[25]
    SLICE_X8Y30          FDRE                                         r  fwALUO/signal_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.439    14.780    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  fwALUO/signal_out_reg[25]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.109    15.128    fwALUO/signal_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 regs/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUO/signal_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 2.419ns (67.085%)  route 1.187ns (32.915%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.598     5.119    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  regs/regs_reg_2/DOADO[0]
                         net (fo=2, routed)           1.178     7.179    core/coreadder/BUS_A[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.816 r  core/coreadder/signal_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.825    core/coreadder/signal_out_reg[3]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  core/coreadder/signal_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    core/coreadder/signal_out_reg[7]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.059 r  core/coreadder/signal_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    core/coreadder/signal_out_reg[11]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.176 r  core/coreadder/signal_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.176    core/coreadder/signal_out_reg[15]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.293 r  core/coreadder/signal_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.293    core/coreadder/signal_out_reg[19]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.410 r  core/coreadder/signal_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    core/coreadder/signal_out_reg[23]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.725 r  core/coreadder/signal_out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.725    fwALUO/D[27]
    SLICE_X8Y30          FDRE                                         r  fwALUO/signal_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.439    14.780    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  fwALUO/signal_out_reg[27]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.109    15.128    fwALUO/signal_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 fwWADDRMEM/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/regs_reg_2/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.773ns (23.865%)  route 2.466ns (76.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.618     5.139    fwWADDRMEM/CLK_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  fwWADDRMEM/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  fwWADDRMEM/signal_out_reg[0]/Q
                         net (fo=34, routed)          1.878     7.495    regs/p_0_in1_in[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.295     7.790 r  regs/regs_reg_1_i_2/O
                         net (fo=2, routed)           0.588     8.378    regs/p_1_in[14]
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.478    14.819    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    14.802    regs/regs_reg_2
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 fwWADDRMEM/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/regs_reg_1/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.773ns (24.110%)  route 2.433ns (75.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.625     5.146    fwWADDRMEM/CLK_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  fwWADDRMEM/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     5.624 r  fwWADDRMEM/signal_out_reg[1]/Q
                         net (fo=34, routed)          1.644     7.268    regs/p_0_in1_in[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.295     7.563 r  regs/regs_reg_1_i_24/O
                         net (fo=2, routed)           0.789     8.352    regs/p_1_in[24]
    RAMB18_X0Y10         RAMB18E1                                     r  regs/regs_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.478    14.819    regs/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  regs/regs_reg_1/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    14.802    regs/regs_reg_1
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  6.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ir/INS_OUT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwWADDREX/signal_out_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.469    ir/CLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  ir/INS_OUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ir/INS_OUT_reg[19]/Q
                         net (fo=1, routed)           0.056     1.666    fwWADDREX/Q[0]
    SLICE_X2Y29          SRL16E                                       r  fwWADDREX/signal_out_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.982    fwWADDREX/CLK_IBUF_BUFG
    SLICE_X2Y29          SRL16E                                       r  fwWADDREX/signal_out_reg[1]_srl3/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.599    fwWADDREX/signal_out_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fwADDRB/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwWADDREX/signal_out_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.072%)  route 0.115ns (44.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwADDRB/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  fwADDRB/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fwADDRB/signal_out_reg[1]/Q
                         net (fo=2, routed)           0.115     1.722    fwWADDREX/ADDR_B[0]
    SLICE_X6Y27          SRL16E                                       r  fwWADDREX/signal_out_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    fwWADDREX/CLK_IBUF_BUFG
    SLICE_X6Y27          SRL16E                                       r  fwWADDREX/signal_out_reg[0]_srl2/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.596    fwWADDREX/signal_out_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fwADDRA/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwWADDREX/signal_out_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.500%)  route 0.118ns (45.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwADDRA/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  fwADDRA/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fwADDRA/signal_out_reg[1]/Q
                         net (fo=2, routed)           0.118     1.725    fwWADDREX/ADDR_A[0]
    SLICE_X6Y27          SRL16E                                       r  fwWADDREX/signal_out_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    fwWADDREX/CLK_IBUF_BUFG
    SLICE_X6Y27          SRL16E                                       r  fwWADDREX/signal_out_reg[4]_srl2/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.588    fwWADDREX/signal_out_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fwADDRB/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwWADDREX/signal_out_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.341%)  route 0.114ns (44.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwADDRB/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  fwADDRB/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fwADDRB/signal_out_reg[3]/Q
                         net (fo=2, routed)           0.114     1.721    fwWADDREX/ADDR_B[1]
    SLICE_X6Y27          SRL16E                                       r  fwWADDREX/signal_out_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    fwWADDREX/CLK_IBUF_BUFG
    SLICE_X6Y27          SRL16E                                       r  fwWADDREX/signal_out_reg[3]_srl2/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.581    fwWADDREX/signal_out_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ir/INS_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwADDRB/signal_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.585     1.468    ir/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ir/INS_OUT_reg[3]/Q
                         net (fo=1, routed)           0.114     1.723    fwADDRB/Q[2]
    SLICE_X4Y27          FDRE                                         r  fwADDRB/signal_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    fwADDRB/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  fwADDRB/signal_out_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.070     1.570    fwADDRB/signal_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ir/INS_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwADDRB/signal_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.584     1.467    ir/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  ir/INS_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ir/INS_OUT_reg[4]/Q
                         net (fo=1, routed)           0.103     1.711    fwADDRB/Q[3]
    SLICE_X6Y28          FDRE                                         r  fwADDRB/signal_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.852     1.979    fwADDRB/CLK_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  fwADDRB/signal_out_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.059     1.539    fwADDRB/signal_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fwADDRB/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/regs_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.952%)  route 0.274ns (66.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwADDRB/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  fwADDRB/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fwADDRB/signal_out_reg[2]/Q
                         net (fo=4, routed)           0.274     1.881    regs/ADDR_B[1]
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.866     1.994    regs/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  regs/regs_reg_2/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.699    regs/regs_reg_2
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fwALUO/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUMEM/signal_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.556     1.439    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  fwALUO/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  fwALUO/signal_out_reg[13]/Q
                         net (fo=1, routed)           0.110     1.713    fwALUMEM/O7[13]
    SLICE_X9Y28          FDRE                                         r  fwALUMEM/signal_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.824     1.951    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  fwALUMEM/signal_out_reg[13]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.070     1.523    fwALUMEM/signal_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fwALUO/signal_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUMEM/signal_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.558     1.441    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  fwALUO/signal_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  fwALUO/signal_out_reg[26]/Q
                         net (fo=1, routed)           0.110     1.715    fwALUMEM/O7[26]
    SLICE_X9Y29          FDRE                                         r  fwALUMEM/signal_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.825     1.952    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  fwALUMEM/signal_out_reg[26]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.070     1.524    fwALUMEM/signal_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fwALUO/signal_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fwALUMEM/signal_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.558     1.441    fwALUO/CLK_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  fwALUO/signal_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  fwALUO/signal_out_reg[24]/Q
                         net (fo=1, routed)           0.112     1.717    fwALUMEM/O7[24]
    SLICE_X9Y29          FDRE                                         r  fwALUMEM/signal_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.825     1.952    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  fwALUMEM/signal_out_reg[24]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.066     1.520    fwALUMEM/signal_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10   regs/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10   regs/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11   regs/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11   regs/regs_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y27    fwADDRA/signal_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y27    fwADDRB/signal_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y28    fwADDRB/signal_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y27    fwADDRB/signal_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y28    fwADDRB/signal_out_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y29    fwWADDREX/signal_out_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y29    fwWADDREX/signal_out_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[4]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    fwADDRA/signal_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    fwADDRA/signal_out_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y29    fwWADDREX/signal_out_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y29    fwWADDREX/signal_out_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y27    fwWADDREX/signal_out_reg[4]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    fwADDRA/signal_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    fwADDRA/signal_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ir/INS_OUT_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 3.190ns (37.561%)  route 5.303ns (62.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.625     5.146    ir/CLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  ir/INS_OUT_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  ir/INS_OUT_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           5.303    10.869    lopt
    C17                  OBUF (Prop_obuf_I_O)         2.771    13.640 r  INS_BUS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.640    INS_BUS[3]
    C17                                                               r  INS_BUS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.043ns (55.262%)  route 3.273ns (44.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  fwALUMEM/signal_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  fwALUMEM/signal_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.273     8.865    lopt_2
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.390 r  OBUS_PORT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.390    OBUS_PORT[10]
    W3                                                                r  OBUS_PORT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 4.026ns (55.237%)  route 3.263ns (44.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.552     5.073    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  fwALUMEM/signal_out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  fwALUMEM/signal_out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.263     8.854    lopt_11
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.362 r  OBUS_PORT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.362    OBUS_PORT[9]
    V3                                                                r  OBUS_PORT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ir/INS_OUT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.008ns  (logic 3.052ns (43.554%)  route 3.956ns (56.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.626     5.147    ir/CLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  ir/INS_OUT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  ir/INS_OUT_reg[31]/Q
                         net (fo=1, routed)           3.956     9.559    INS_BUS_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.596    12.155 r  INS_BUS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.155    INS_BUS[4]
    B16                                                               r  INS_BUS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.483ns  (logic 4.019ns (61.991%)  route 2.464ns (38.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.618     5.139    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  fwALUMEM/signal_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fwALUMEM/signal_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.464     8.121    lopt_9
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.622 r  OBUS_PORT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.622    OBUS_PORT[7]
    V14                                                               r  OBUS_PORT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 4.023ns (63.603%)  route 2.302ns (36.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  fwALUMEM/signal_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  fwALUMEM/signal_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.302     7.962    lopt_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.467 r  OBUS_PORT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.467    OBUS_PORT[0]
    U16                                                               r  OBUS_PORT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 4.032ns (63.936%)  route 2.275ns (36.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.621     5.142    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  fwALUMEM/signal_out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  fwALUMEM/signal_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.275     7.935    lopt_7
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.449 r  OBUS_PORT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.449    OBUS_PORT[5]
    U15                                                               r  OBUS_PORT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.310ns  (logic 4.048ns (64.148%)  route 2.262ns (35.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  fwALUMEM/signal_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  fwALUMEM/signal_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.262     7.919    lopt_3
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.448 r  OBUS_PORT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.448    OBUS_PORT[1]
    E19                                                               r  OBUS_PORT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 3.962ns (63.055%)  route 2.322ns (36.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.618     5.139    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  fwALUMEM/signal_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fwALUMEM/signal_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.322     7.917    lopt_8
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.423 r  OBUS_PORT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.423    OBUS_PORT[6]
    U14                                                               r  OBUS_PORT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 3.960ns (63.029%)  route 2.323ns (36.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.618     5.139    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  fwALUMEM/signal_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fwALUMEM/signal_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.323     7.918    lopt_10
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.422 r  OBUS_PORT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.422    OBUS_PORT[8]
    V13                                                               r  OBUS_PORT[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.351ns (76.505%)  route 0.415ns (23.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  fwALUMEM/signal_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fwALUMEM/signal_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.415     2.022    lopt_5
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.232 r  OBUS_PORT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.232    OBUS_PORT[3]
    V19                                                               r  OBUS_PORT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.374ns (76.499%)  route 0.422ns (23.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.585     1.468    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  fwALUMEM/signal_out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  fwALUMEM/signal_out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.054    lopt_6
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.264 r  OBUS_PORT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.264    OBUS_PORT[4]
    W18                                                               r  OBUS_PORT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.366ns (73.021%)  route 0.505ns (26.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.554     1.437    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  fwALUMEM/signal_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  fwALUMEM/signal_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.505     2.106    lopt_4
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.308 r  OBUS_PORT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.308    OBUS_PORT[2]
    U19                                                               r  OBUS_PORT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.380ns (70.488%)  route 0.578ns (29.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  fwALUMEM/signal_out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  fwALUMEM/signal_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.578     2.208    lopt_7
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.423 r  OBUS_PORT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.423    OBUS_PORT[5]
    U15                                                               r  OBUS_PORT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.346ns (68.752%)  route 0.612ns (31.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  fwALUMEM/signal_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fwALUMEM/signal_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.612     2.219    lopt_10
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.424 r  OBUS_PORT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.424    OBUS_PORT[8]
    V13                                                               r  OBUS_PORT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.395ns (70.904%)  route 0.572ns (29.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.581     1.464    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  fwALUMEM/signal_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  fwALUMEM/signal_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.572     2.200    lopt_3
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.431 r  OBUS_PORT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.431    OBUS_PORT[1]
    E19                                                               r  OBUS_PORT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.348ns (68.586%)  route 0.618ns (31.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  fwALUMEM/signal_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fwALUMEM/signal_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.618     2.225    lopt_8
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.432 r  OBUS_PORT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.432    OBUS_PORT[6]
    U14                                                               r  OBUS_PORT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.370ns (69.471%)  route 0.602ns (30.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  fwALUMEM/signal_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  fwALUMEM/signal_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.602     2.232    lopt_1
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.438 r  OBUS_PORT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.438    OBUS_PORT[0]
    U16                                                               r  OBUS_PORT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fwALUMEM/signal_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.366ns (67.354%)  route 0.662ns (32.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.582     1.465    fwALUMEM/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  fwALUMEM/signal_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  fwALUMEM/signal_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.662     2.291    lopt_9
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.493 r  OBUS_PORT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.493    OBUS_PORT[7]
    V14                                                               r  OBUS_PORT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ir/INS_OUT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.254ns (51.075%)  route 1.202ns (48.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.470    ir/CLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  ir/INS_OUT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ir/INS_OUT_reg[31]/Q
                         net (fo=1, routed)           1.202     2.813    INS_BUS_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         1.113     3.926 r  INS_BUS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.926    INS_BUS[4]
    B16                                                               r  INS_BUS[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            pc/PC_REG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.453ns (40.722%)  route 2.115ns (59.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          2.115     3.568    pc/E[0]
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506     4.847    pc/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[1]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            pc/PC_REG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.453ns (40.722%)  route 2.115ns (59.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          2.115     3.568    pc/E[0]
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506     4.847    pc/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[2]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            pc/PC_REG_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.453ns (40.722%)  route 2.115ns (59.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          2.115     3.568    pc/E[0]
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506     4.847    pc/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[3]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            pc/PC_REG_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.453ns (40.722%)  route 2.115ns (59.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          2.115     3.568    pc/E[0]
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506     4.847    pc/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  pc/PC_REG_reg[4]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.428ns  (logic 1.453ns (42.384%)  route 1.975ns (57.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          1.975     3.428    ir/E[0]
    SLICE_X4Y29          FDRE                                         r  ir/INS_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.506     4.847    ir/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  ir/INS_OUT_reg[4]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.271ns  (logic 1.453ns (44.413%)  route 1.818ns (55.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          1.818     3.271    ir/E[0]
    SLICE_X3Y27          FDRE                                         r  ir/INS_OUT_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505     4.846    ir/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  ir/INS_OUT_reg[30]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 1.453ns (46.396%)  route 1.679ns (53.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          1.679     3.131    ir/E[0]
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.507     4.848    ir/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[1]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 1.453ns (46.396%)  route 1.679ns (53.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          1.679     3.131    ir/E[0]
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.507     4.848    ir/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[2]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 1.453ns (46.396%)  route 1.679ns (53.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          1.679     3.131    ir/E[0]
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.507     4.848    ir/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[3]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            pc/PC_REG_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 1.453ns (46.396%)  route 1.679ns (53.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          1.679     3.131    pc/E[0]
    SLICE_X3Y28          FDRE                                         r  pc/PC_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.507     4.848    pc/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  pc/PC_REG_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.221ns (25.641%)  route 0.641ns (74.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.641     0.862    ir/E[0]
    SLICE_X3Y29          FDRE                                         r  ir/INS_OUT_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.982    ir/CLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  ir/INS_OUT_reg[19]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[30]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.221ns (25.641%)  route 0.641ns (74.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.641     0.862    ir/E[0]
    SLICE_X3Y29          FDRE                                         r  ir/INS_OUT_reg[30]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.982    ir/CLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  ir/INS_OUT_reg[30]_lopt_replica/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            pc/PC_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.221ns (25.641%)  route 0.641ns (74.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.641     0.862    pc/E[0]
    SLICE_X3Y29          FDRE                                         r  pc/PC_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.982    pc/CLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  pc/PC_REG_reg[0]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.221ns (24.106%)  route 0.696ns (75.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.696     0.917    ir/E[0]
    SLICE_X3Y30          FDRE                                         r  ir/INS_OUT_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    ir/CLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  ir/INS_OUT_reg[31]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.221ns (23.875%)  route 0.705ns (76.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.705     0.925    ir/E[0]
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.981    ir/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[1]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.221ns (23.875%)  route 0.705ns (76.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.705     0.925    ir/E[0]
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.981    ir/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[2]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.221ns (23.875%)  route 0.705ns (76.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.705     0.925    ir/E[0]
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.981    ir/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  ir/INS_OUT_reg[3]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            pc/PC_REG_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.221ns (23.875%)  route 0.705ns (76.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.705     0.925    pc/E[0]
    SLICE_X3Y28          FDRE                                         r  pc/PC_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.981    pc/CLK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  pc/PC_REG_reg[5]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.221ns (22.585%)  route 0.757ns (77.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.757     0.978    ir/E[0]
    SLICE_X3Y27          FDRE                                         r  ir/INS_OUT_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    ir/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  ir/INS_OUT_reg[30]/C

Slack:                    inf
  Source:                 ISTR_PORT
                            (input port)
  Destination:            ir/INS_OUT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.221ns (21.025%)  route 0.830ns (78.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ISTR_PORT (IN)
                         net (fo=0)                   0.000     0.000    ISTR_PORT
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ISTR_PORT_IBUF_inst/O
                         net (fo=14, routed)          0.830     1.051    ir/E[0]
    SLICE_X4Y29          FDRE                                         r  ir/INS_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.853     1.980    ir/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  ir/INS_OUT_reg[4]/C





