<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/types.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">types.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2riscv_2types_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2014 Sven Karlsson</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2017 The University of Virginia</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Andreas Hansson</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Sven Karlsson</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Alec Roelke</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_TYPES_HH__</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_TYPES_HH__</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2generic_2types_8hh.html">arch/generic/types.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">   54</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">   55</a></span>&#160;<span class="keyword">typedef</span> uint64_t <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html">   57</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> : <span class="keyword">public</span> <a class="code" href="classGenericISA_1_1UPCState.html">GenericISA::UPCState</a>&lt;MachInst&gt;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#aff95644a643a900ba61cf3502e0a19a4">   60</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1PCState.html#aff95644a643a900ba61cf3502e0a19a4">_compressed</a>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#a873449d20611138c2c2cfd97883655c0">   61</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1PCState.html#a873449d20611138c2c2cfd97883655c0">_rv32</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#ac024dd565a17921de86c8e563c56b8db">   64</a></span>&#160;    <a class="code" href="classRiscvISA_1_1PCState.html#ac024dd565a17921de86c8e563c56b8db">PCState</a>() : <a class="code" href="classGenericISA_1_1UPCState.html#aeaee1480713981492732f3129ae566dd">UPCState</a>() { _compressed = <span class="keyword">false</span>; _rv32 = <span class="keyword">false</span>; }</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#a193c62b4aff9a1f78c0838cb8436cca9">   65</a></span>&#160;    <a class="code" href="classRiscvISA_1_1PCState.html#a193c62b4aff9a1f78c0838cb8436cca9">PCState</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) : <a class="code" href="classGenericISA_1_1UPCState.html#aeaee1480713981492732f3129ae566dd">UPCState</a>(val) { _compressed = <span class="keyword">false</span>; _rv32 = <span class="keyword">false</span>; }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#a500c5bb2ced3ab50da2af18da84f8726">   67</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1PCState.html#a500c5bb2ced3ab50da2af18da84f8726">compressed</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>) { _compressed = <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>; }</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#a1a74b4801826b5d274553ddfd8f702f2">   68</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1PCState.html#a1a74b4801826b5d274553ddfd8f702f2">compressed</a>() { <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1PCState.html#aff95644a643a900ba61cf3502e0a19a4">_compressed</a>; }</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#ad207aebb4a5b361b2c9ebccc5a263101">   70</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1PCState.html#ad207aebb4a5b361b2c9ebccc5a263101">rv32</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { _rv32 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#aeadb9d14ae12c58ae119428fcebf438c">   71</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1PCState.html#aeadb9d14ae12c58ae119428fcebf438c">rv32</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1PCState.html#a873449d20611138c2c2cfd97883655c0">_rv32</a>; }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1PCState.html#a001ffe81bea534cb74f9e4d691d08507">   74</a></span>&#160;    <a class="code" href="classRiscvISA_1_1PCState.html#a001ffe81bea534cb74f9e4d691d08507">branching</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">if</span> (_compressed) {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>() != <a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>)/2 ||</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                    <a class="code" href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">nupc</a>() != <a class="code" href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">upc</a>() + 1;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>() != <a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a>) ||</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                    <a class="code" href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">nupc</a>() != <a class="code" href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">upc</a>() + 1;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_TYPES_HH__</span></div><div class="ttc" id="arch_2generic_2types_8hh_html"><div class="ttname"><a href="arch_2generic_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_a1a74b4801826b5d274553ddfd8f702f2"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#a1a74b4801826b5d274553ddfd8f702f2">RiscvISA::PCState::compressed</a></div><div class="ttdeci">bool compressed()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00068">types.hh:68</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html"><div class="ttname"><a href="classRiscvISA_1_1PCState.html">RiscvISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_a193c62b4aff9a1f78c0838cb8436cca9"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#a193c62b4aff9a1f78c0838cb8436cca9">RiscvISA::PCState::PCState</a></div><div class="ttdeci">PCState(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00065">types.hh:65</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_ad207aebb4a5b361b2c9ebccc5a263101"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#ad207aebb4a5b361b2c9ebccc5a263101">RiscvISA::PCState::rv32</a></div><div class="ttdeci">void rv32(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00070">types.hh:70</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_a500c5bb2ced3ab50da2af18da84f8726"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#a500c5bb2ced3ab50da2af18da84f8726">RiscvISA::PCState::compressed</a></div><div class="ttdeci">void compressed(bool c)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00067">types.hh:67</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a1caf064f0a17d7fac1a82085c6782a0f"><div class="ttname"><a href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">RiscvISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00054">types.hh:54</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html"><div class="ttname"><a href="classGenericISA_1_1UPCState.html">GenericISA::UPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00195">types.hh:195</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad320475d833ce523b9dd98e892488182"><div class="ttname"><a href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">RiscvISA::ExtMachInst</a></div><div class="ttdeci">uint64_t ExtMachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_ac024dd565a17921de86c8e563c56b8db"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#ac024dd565a17921de86c8e563c56b8db">RiscvISA::PCState::PCState</a></div><div class="ttdeci">PCState()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00064">types.hh:64</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a8ac182ad91546850131c4266e33f18dc"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">GenericISA::UPCState::upc</a></div><div class="ttdeci">MicroPC upc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00205">types.hh:205</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_a001ffe81bea534cb74f9e4d691d08507"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#a001ffe81bea534cb74f9e4d691d08507">RiscvISA::PCState::branching</a></div><div class="ttdeci">bool branching() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00074">types.hh:74</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_aeaee1480713981492732f3129ae566dd"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#aeaee1480713981492732f3129ae566dd">GenericISA::UPCState::UPCState</a></div><div class="ttdeci">UPCState()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00225">types.hh:225</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_aff95644a643a900ba61cf3502e0a19a4"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#aff95644a643a900ba61cf3502e0a19a4">RiscvISA::PCState::_compressed</a></div><div class="ttdeci">bool _compressed</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00060">types.hh:60</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_a873449d20611138c2c2cfd97883655c0"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#a873449d20611138c2c2cfd97883655c0">RiscvISA::PCState::_rv32</a></div><div class="ttdeci">bool _rv32</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00061">types.hh:61</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html_aeadb9d14ae12c58ae119428fcebf438c"><div class="ttname"><a href="classRiscvISA_1_1PCState.html#aeadb9d14ae12c58ae119428fcebf438c">RiscvISA::PCState::rv32</a></div><div class="ttdeci">bool rv32() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00071">types.hh:71</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a66145210dc480c096932019a144deaf1"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">GenericISA::UPCState::nupc</a></div><div class="ttdeci">MicroPC nupc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00208">types.hh:208</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6c932ac2f8a0d6a52bdb6abc72a2a883"><div class="ttname"><a href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">RiscvISA::c</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00058">pra_constants.hh:58</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
