	component PLL is
		port (
			clock_in_clk  : in  std_logic := 'X'; -- clk
			reset_reset   : in  std_logic := 'X'; -- reset
			clock_out_clk : out std_logic         -- clk
		);
	end component PLL;

