	include "../../fpureg.i"

trap0:

    movem.l d0/d1/a2/a3,-(a7) 

    lea     values,a2 

    ; Reset the FPU
    frestore nullframe
    
    ; Run FSAVE/FRESTORE in different addressing modes 
    move.l  sp,d2
    fsave   -(sp)
    sub.l   sp,d2
    frestore (sp)+
    move.l  d2,(a2)+

    fsave   spare
    frestore spare
    move.l  spare,(a2)+

    lea     spare,a3
    fsave   (a3)
    frestore (a3)
    move.l  (a3),(a2)+

    moveq   #2,d0
    lea     spare,a3
    fsave   (a3,d0)
    frestore (a3,d0)
    move.l  (a3,d0),(a2)+

    movem.l (a7)+,d0/d1/a2/a3
    rte

nullframe: 
    dc.b    $00,$00,$00,$00

info: 
    dc.b    'FRESTORE3 (68882)', 0
    even 

spare:
    dc.s    128,0

expected:
    dc.b    $00,$00,$00,$04,  $00,$38,$00,$00  ; 1
    dc.b    $00,$38,$00,$00,  $00,$38,$00,$00  ; 2
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 3
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 4
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 5
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 6
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 7
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 8
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 9
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 10
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 11
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 12
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 13
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 14
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 15
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 16
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 17
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 18
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 19
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 20
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 21
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 22
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 23
    dc.b    $00,$00,$00,$00,  $00,$00,$00,$00  ; 24
