# -------------------------------------------------------------------------- #
#
# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# Date created = 16:24:59  June 29, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		BIP_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C6GES
set_global_assignment -name TOP_LEVEL_ENTITY BIP
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:24:59  JUNE 29, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VHDL_FILE ROM/ROM_INTEL_SREG.vhd
set_global_assignment -name VHDL_FILE ROM/ROM.vhd
set_global_assignment -name VHDL_FILE RAM/RAM.vhd
set_global_assignment -name VHDL_FILE RAM/MEMORIA_INTEL.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/Caminho_Dados/ALU/ALU.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/Caminho_Dados/acumulador/ACC.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd
set_global_assignment -name VHDL_FILE BIP_CORE/BIP_CORE.vhd
set_global_assignment -name VHDL_FILE BIP.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_FILE TB_BIP.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_F15 -to i_switches[9]
set_location_assignment PIN_B14 -to i_switches[8]
set_location_assignment PIN_A14 -to i_switches[7]
set_location_assignment PIN_A13 -to i_switches[6]
set_location_assignment PIN_B12 -to i_switches[5]
set_location_assignment PIN_A12 -to i_switches[4]
set_location_assignment PIN_C12 -to i_switches[3]
set_location_assignment PIN_D12 -to i_switches[2]
set_location_assignment PIN_C10 -to i_switches[0]
set_location_assignment PIN_C11 -to i_switches[1]
set_location_assignment PIN_N14 -to i_clk
set_location_assignment PIN_A7 -to i_rst
set_location_assignment PIN_B11 -to w_out_acc[9]
set_location_assignment PIN_A11 -to w_out_acc[8]
set_location_assignment PIN_D14 -to w_out_acc[7]
set_location_assignment PIN_E14 -to w_out_acc[6]
set_location_assignment PIN_C13 -to w_out_acc[5]
set_location_assignment PIN_D13 -to w_out_acc[4]
set_location_assignment PIN_B10 -to w_out_acc[3]
set_location_assignment PIN_A10 -to w_out_acc[2]
set_location_assignment PIN_A9 -to w_out_acc[1]
set_location_assignment PIN_A8 -to w_out_acc[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
