// Seed: 836104478
module module_0 (
    input tri id_0,
    input tri id_1,
    input wor id_2
    , id_4
);
endmodule
module module_1 #(
    parameter id_10 = 32'd15,
    parameter id_21 = 32'd6,
    parameter id_4  = 32'd51
) (
    output logic id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input supply1 _id_4,
    input supply1 id_5,
    output supply1 id_6
);
  assign id_0 = 1 >= -1 ? 1 < id_2 : -1 == (id_2 != (1));
  tri0 id_8 = 1'b0;
  static logic [-1  +  1 : -1] id_9;
  logic [1 : ~  id_4] _id_10;
  logic id_11;
  ;
  localparam id_12 = 1 - 1;
  always @(1 & 1) id_0 <= id_10;
  tri  [  id_10  :  1  ]  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  _id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  logic id_27;
  assign id_25 = id_10;
  logic [-1 : id_21  -  1] id_28;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_23 = -1;
endmodule
