#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557a84734b90 .scope module, "test" "test" 2 2;
 .timescale -8 -9;
v0x557a84748960_0 .net "addrout", 3 0, L_0x557a84748dd0;  1 drivers
v0x557a84748a40_0 .var "busin", 3 0;
v0x557a84748b10_0 .var "clk", 0 0;
v0x557a84748c10_0 .var "clr", 0 0;
v0x557a84748ce0_0 .var "wa", 0 0;
S_0x557a84734d10 .scope module, "addreg" "memaddreg" 2 6, 3 1 0, S_0x557a84734b90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "busin"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 1 "wa"
    .port_info 4 /OUTPUT 4 "addrout"
L_0x557a84748dd0 .functor BUFZ 4, v0x557a847486d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x557a846fe0b0_0 .net "addrout", 3 0, L_0x557a84748dd0;  alias, 1 drivers
v0x557a84748490_0 .net "busin", 3 0, v0x557a84748a40_0;  1 drivers
v0x557a84748570_0 .net "clk", 0 0, v0x557a84748b10_0;  1 drivers
v0x557a84748610_0 .net "clr", 0 0, v0x557a84748c10_0;  1 drivers
v0x557a847486d0_0 .var "store", 3 0;
v0x557a84748800_0 .net "wa", 0 0, v0x557a84748ce0_0;  1 drivers
E_0x557a846fe830 .event posedge, v0x557a84748570_0;
    .scope S_0x557a84734d10;
T_0 ;
    %wait E_0x557a846fe830;
    %load/vec4 v0x557a84748610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a847486d0_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557a84748800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557a84748490_0;
    %store/vec4 v0x557a847486d0_0, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557a84734b90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a84748b10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x557a84734b90;
T_2 ;
    %delay 20, 0;
    %load/vec4 v0x557a84748b10_0;
    %inv;
    %store/vec4 v0x557a84748b10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557a84734b90;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a84748c10_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x557a84748a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a84748ce0_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a84748c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a84748ce0_0, 0;
    %delay 40, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557a84748a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a84748ce0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a84748ce0_0, 0;
    %delay 50, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x557a84734b90;
T_4 ;
    %vpi_call 2 22 "$monitor", $time, "busin=%h\011clr=%b\011wa=%b\011addrout=%h", v0x557a84748a40_0, v0x557a84748c10_0, v0x557a84748ce0_0, v0x557a84748960_0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "vars.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557a84734b90 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testMemAddReg.v";
    "memaddreg.v";
