

================================================================
== Vitis HLS Report for 'latency_encoding'
================================================================
* Date:           Sat Jan 24 12:39:14 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_latency_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22053|    22053|  0.221 ms|  0.221 ms|  22054|  22054|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                   |
        |                      Instance                     |                  Module                 |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                     |
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+
        |grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99  |latency_encoding_Pipeline_INIT_T_INIT_I  |    19611|    19611|   0.196 ms|   0.196 ms|  19601|  19601|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107    |latency_encoding_Pipeline_PIXEL_LOOP     |     2431|     2431|  24.310 us|  24.310 us|   2355|   2355|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   39|    5462|   7841|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    223|    -|
|Register         |        -|    -|     156|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   39|    5618|   8064|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   17|       5|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                            |        0|   0|   198|   328|    0|
    |gmem_m_axi_U                                       |gmem_m_axi                               |        4|   0|   824|   723|    0|
    |grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99  |latency_encoding_Pipeline_INIT_T_INIT_I  |        0|   1|   161|   324|    0|
    |grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107    |latency_encoding_Pipeline_PIXEL_LOOP     |        0|  38|  4279|  6466|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                         |        4|  39|  5462|  7841|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         13|    1|         13|
    |gmem_ARADDR    |  14|          3|   64|        192|
    |gmem_ARLEN     |  14|          3|   32|         96|
    |gmem_ARVALID   |  14|          3|    1|          3|
    |gmem_AWADDR    |  14|          3|   64|        192|
    |gmem_AWLEN     |  14|          3|   32|         96|
    |gmem_AWVALID   |  14|          3|    1|          3|
    |gmem_BREADY    |  14|          3|    1|          3|
    |gmem_RREADY    |   9|          2|    1|          2|
    |gmem_WDATA     |  14|          3|   32|         96|
    |gmem_WSTRB     |  14|          3|    4|         12|
    |gmem_WVALID    |  14|          3|    1|          3|
    |gmem_blk_n_AR  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 223|         47|  235|        713|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  12|   0|   12|          0|
    |grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99_ap_start_reg  |   1|   0|    1|          0|
    |grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107_ap_start_reg    |   1|   0|    1|          0|
    |seed_read_reg_144                                               |  16|   0|   16|          0|
    |spikes_read_reg_149                                             |  64|   0|   64|          0|
    |trunc_ln_reg_155                                                |  62|   0|   62|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 156|   0|  156|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  latency_encoding|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  latency_encoding|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  latency_encoding|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

