
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116809                       # Number of seconds simulated
sim_ticks                                116808733539                       # Number of ticks simulated
final_tick                               686640026673                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135761                       # Simulator instruction rate (inst/s)
host_op_rate                                   176352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6888648                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897936                       # Number of bytes of host memory used
host_seconds                                 16956.70                       # Real time elapsed on the host
sim_insts                                  2302051252                       # Number of instructions simulated
sim_ops                                    2990352399                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1292160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       585344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1881728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       611072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            611072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10095                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4573                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14701                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4774                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4774                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11062187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5011132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16109480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20820                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5231390                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5231390                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5231390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11062187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5011132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21340870                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               280116868                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21103471                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18741807                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829055                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11116282                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10805836                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339654                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52561                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227720863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119498865                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21103471                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12145490                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24160039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5583485                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2101808                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13939083                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257727700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.772035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233567661     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1095329      0.42%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038688      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765300      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3573229      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4333850      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1044122      0.41%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          563807      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9745714      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257727700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.426604                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226159020                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3681310                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24122246                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24988                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3740135                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2059875                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134528070                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3740135                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226426017                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1646483                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1255175                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23868481                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       791407                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134425983                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87643                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       472408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177464907                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607796229                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607796229                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30753708                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9231                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2516710                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23419819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4140517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        75667                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925875                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133921811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127172368                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79946                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20212073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42605977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257727700                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203318458     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22804442      8.85%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11686123      4.53%     92.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6749099      2.62%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7496286      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3759290      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1497600      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350027      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66375      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257727700                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233754     47.94%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178890     36.69%     84.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74943     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99819109     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1006131      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22218299     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119609      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127172368                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453998                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             487587                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003834                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512639969                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154152631                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124219708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127659955                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       226102                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3894010                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       111609                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3740135                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1116189                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62151                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133940262                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23419819                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4140517                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9230                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          489                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925075                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126053699                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21942849                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26062406                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19482944                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119557                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.450004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124254670                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124219708                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71057497                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163981079                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.443457                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433327                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21293585                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833458                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    253987565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211766552     83.38%     83.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15997739      6.30%     89.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12515152      4.93%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469572      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115472      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054155      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4531321      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008952      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1528650      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    253987565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1528650                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386401712                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271625804                       # The number of ROB writes
system.switch_cpus0.timesIdled                6027301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22389168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.801168                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.801168                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.356994                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.356994                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583722118                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162013366                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142321771                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               280116868                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25057026                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20561538                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2344926                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10579328                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9874159                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2502937                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110301                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224911614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137511387                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25057026                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12377096                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29654942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6485292                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6192925                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13600959                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2334146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    264879415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.636819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.998522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       235224473     88.80%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2210111      0.83%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4010004      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2359508      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1939073      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1724725      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          956277      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2387952      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14067292      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    264879415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089452                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490907                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       223057232                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8062049                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29566249                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74371                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4119510                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4114845                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168604635                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4119510                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       223389888                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         777671                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6267060                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29288640                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1036641                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168550612                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113312                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       600049                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237441331                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    782233849                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    782233849                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201914141                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35527185                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40136                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20098                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2998857                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15649959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8450253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87874                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1981787                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167274184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159597721                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76226                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19639894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40457753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    264879415                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    198391657     74.90%     74.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26434679      9.98%     84.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13924521      5.26%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9735981      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9731665      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3490556      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2662059      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       312113      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       196184      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    264879415                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58970     13.77%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191337     44.68%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177962     41.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134641471     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2189120      1.37%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20038      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14320209      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8426883      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159597721                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569754                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             428278                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    584579361                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186954677                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156887588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     160025999                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       326788                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2513934                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          466                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102765                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4119510                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         541727                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63717                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167314320                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15649959                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8450253                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20098                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          466                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1355358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1219657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2575015                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157784471                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14210596                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1813250                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22637388                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22354577                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8426792                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563281                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156887717                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156887588                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91809142                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249898109                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.560079                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367386                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117425261                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144740122                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22574552                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2364600                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    260759905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555070                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.406907                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    201685183     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28805738     11.05%     88.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11053933      4.24%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5824934      2.23%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4940349      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2351803      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1108006      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1736403      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3253556      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    260759905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117425261                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144740122                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21483510                       # Number of memory references committed
system.switch_cpus1.commit.loads             13136022                       # Number of loads committed
system.switch_cpus1.commit.membars              20038                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20994151                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130303986                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2991277                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3253556                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           424821023                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          338748878                       # The number of ROB writes
system.switch_cpus1.timesIdled                3314993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15237453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117425261                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144740122                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117425261                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.385491                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.385491                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419201                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419201                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       709549661                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219100854                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156180754                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40076                       # number of misc regfile writes
system.l2.replacements                          14701                       # number of replacements
system.l2.tagsinuse                      32767.916025                       # Cycle average of tags in use
system.l2.total_refs                           542478                       # Total number of references to valid blocks.
system.l2.sampled_refs                          47469                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.428048                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2370.225637                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.981355                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5105.419857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     16.845778                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2243.720390                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.265811                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15550.768755                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7466.688442                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.072334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.155805                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.068473                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.474572                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.227865                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        41096                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34033                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   75129                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22705                       # number of Writeback hits
system.l2.Writeback_hits::total                 22705                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        41096                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34033                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75129                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        41096                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34033                       # number of overall hits
system.l2.overall_hits::total                   75129                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10095                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4553                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14681                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10095                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4573                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14701                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10095                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4573                       # number of overall misses
system.l2.overall_misses::total                 14701                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2343091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1698160345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3184131                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    783735807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2487423374                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3286139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3286139                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2343091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1698160345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3184131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    787021946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2490709513                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2343091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1698160345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3184131                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    787021946                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2490709513                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89810                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22705                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22705                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89830                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89830                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.197203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.117996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.163467                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.197203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.118453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.163654                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.197203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.118453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.163654                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 167363.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168217.963843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 167585.842105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 172136.131562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169431.467475                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 164306.950000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 164306.950000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 167363.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168217.963843                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 167585.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 172101.890663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169424.495817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 167363.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168217.963843                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 167585.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 172101.890663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169424.495817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4774                       # number of writebacks
system.l2.writebacks::total                      4774                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4553                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14681                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14701                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1527901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1109865537                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2077274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    518528908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1631999620                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2121095                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2121095                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1527901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1109865537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2077274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    520650003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1634120715                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1527901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1109865537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2077274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    520650003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1634120715                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.197203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.117996                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.163467                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.197203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.118453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.163654                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.197203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.118453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163654                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109135.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109942.103715                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109330.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113887.306831                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111164.063756                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 106054.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106054.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 109135.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109942.103715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109330.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 113853.051170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111157.112781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 109135.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109942.103715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109330.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 113853.051170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111157.112781                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.981348                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013971184                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874253.574861                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.981348                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022406                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13939068                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13939068                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13939068                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13939068                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13939068                       # number of overall hits
system.cpu0.icache.overall_hits::total       13939068                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2693461                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2693461                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2693461                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2693461                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2693461                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2693461                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13939083                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13939083                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13939083                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13939083                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13939083                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13939083                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 179564.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 179564.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 179564.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 179564.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 179564.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 179564.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2459491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2459491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2459491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2459491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2459491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2459491                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175677.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175677.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175677.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175677.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175677.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175677.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51191                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246952024                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51447                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4800.124866                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.073891                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.926109                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808882                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191118                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20042736                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20042736                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24053170                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24053170                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24053170                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24053170                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       178238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       178238                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       178238                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        178238                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       178238                       # number of overall misses
system.cpu0.dcache.overall_misses::total       178238                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17491525838                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17491525838                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17491525838                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17491525838                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17491525838                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17491525838                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20220974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20220974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24231408                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24231408                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24231408                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24231408                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008815                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007356                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007356                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007356                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007356                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98135.783828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98135.783828                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98135.783828                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98135.783828                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98135.783828                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98135.783828                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13626                       # number of writebacks
system.cpu0.dcache.writebacks::total            13626                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       127047                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       127047                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       127047                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       127047                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       127047                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       127047                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51191                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51191                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51191                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51191                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4463216445                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4463216445                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4463216445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4463216445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4463216445                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4463216445                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87187.522123                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87187.522123                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87187.522123                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87187.522123                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87187.522123                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87187.522123                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.130954                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098234573                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361794.780645                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.130954                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027453                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742197                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13600936                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13600936                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13600936                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13600936                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13600936                       # number of overall hits
system.cpu1.icache.overall_hits::total       13600936                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3961752                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3961752                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3961752                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3961752                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3961752                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3961752                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13600959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13600959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13600959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13600959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13600959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13600959                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 172250.086957                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 172250.086957                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 172250.086957                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 172250.086957                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 172250.086957                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 172250.086957                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3342215                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3342215                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3342215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3342215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3342215                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3342215                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175906.052632                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175906.052632                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175906.052632                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175906.052632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175906.052632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175906.052632                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38606                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178095916                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38862                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4582.777932                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.682769                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.317231                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901105                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098895                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10593179                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10593179                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8306981                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8306981                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20073                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20073                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20038                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20038                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18900160                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18900160                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18900160                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18900160                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99080                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99241                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99241                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99241                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99241                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8817694461                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8817694461                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28383883                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28383883                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8846078344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8846078344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8846078344                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8846078344                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10692259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10692259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8307142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8307142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20038                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20038                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18999401                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18999401                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18999401                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18999401                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009267                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009267                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005223                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005223                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005223                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005223                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 88995.705097                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88995.705097                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 176297.409938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 176297.409938                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89137.335819                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89137.335819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89137.335819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89137.335819                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       208679                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       208679                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9079                       # number of writebacks
system.cpu1.dcache.writebacks::total             9079                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60494                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60494                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60635                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60635                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60635                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60635                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38586                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38586                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38606                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38606                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3041646364                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3041646364                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3492312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3492312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3045138676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3045138676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3045138676                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3045138676                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78827.718965                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78827.718965                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 174615.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 174615.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78877.342278                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78877.342278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78877.342278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78877.342278                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
