#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Sep 28 13:37:35 2022
# Process ID: 19128
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3244 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/intelligent_traffic_light/ip_repo/intellight_database_1.0 D:/intelligent_traffic_light/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/intelligent_traffic_light/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intellight_database:1.0 intellight_database_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/intellight_database_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins intellight_database_0/S00_AXI]
connect_bd_net [get_bd_pins intellight_database_0/mode] [get_bd_pins PG_0/mode]
connect_bd_net [get_bd_pins SD_0/mode] [get_bd_pins intellight_database_0/mode]
connect_bd_net [get_bd_pins CU_0/run] [get_bd_pins intellight_database_0/run]
connect_bd_net [get_bd_pins CU_0/mode] [get_bd_pins intellight_database_0/run]
undo
connect_bd_net [get_bd_pins CU_0/mode] [get_bd_pins intellight_database_0/mode]
connect_bd_net [get_bd_pins CU_0/max_step] [get_bd_pins intellight_database_0/max_step]
connect_bd_net [get_bd_pins CU_0/max_episode] [get_bd_pins intellight_database_0/max_episode]
connect_bd_net [get_bd_pins CU_0/seed] [get_bd_pins intellight_database_0/seed]
connect_bd_net [get_bd_pins intellight_database_0/S_sim] [get_bd_pins SD_0/S_sim]
connect_bd_net [get_bd_pins intellight_database_0/L_inc] [get_bd_pins SD_0/L_inc]
connect_bd_net [get_bd_pins intellight_database_0/L_dec] [get_bd_pins SD_0/L_dec]
set_property location {4 1637 570} [get_bd_cells QA_0]
connect_bd_net [get_bd_pins intellight_database_0/alpha] [get_bd_pins QA_0/alpha]
connect_bd_net [get_bd_pins intellight_database_0/gamma] [get_bd_pins QA_0/gamma]
save_bd_design
set_property location {6 2189 892} [get_bd_cells intellight_database_0]
set_property location {7.5 3439 1000} [get_bd_cells intellight_database_0]
set_property location {7.5 3176 1066} [get_bd_cells intellight_database_0]
connect_bd_net [get_bd_pins MOI_0/Q_00] [get_bd_pins intellight_database_0/Q_00]
connect_bd_net [get_bd_pins MOI_0/Q_01] [get_bd_pins intellight_database_0/Q_01]
connect_bd_net [get_bd_pins MOI_0/Q_02] [get_bd_pins intellight_database_0/Q_02]
connect_bd_net [get_bd_pins MOI_0/Q_03] [get_bd_pins intellight_database_0/Q_03]
connect_bd_net [get_bd_pins MOI_0/Q_10] [get_bd_pins intellight_database_0/Q_10]
connect_bd_net [get_bd_pins MOI_0/Q_11] [get_bd_pins intellight_database_0/Q_11]
connect_bd_net [get_bd_pins MOI_0/Q_12] [get_bd_pins intellight_database_0/Q_12]
connect_bd_net [get_bd_pins MOI_0/Q_13] [get_bd_pins intellight_database_0/Q_13]
connect_bd_net [get_bd_pins MOI_0/Q_20] [get_bd_pins intellight_database_0/Q_20]
connect_bd_net [get_bd_pins MOI_0/Q_21] [get_bd_pins intellight_database_0/Q_21]
save_bd_design
