Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 11 22:11:16 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OLED_interface_synth_timing_summary_routed.rpt -pb OLED_interface_synth_timing_summary_routed.pb -rpx OLED_interface_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : OLED_interface_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    75          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (204)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (204)
--------------------------------------------------
 There are 204 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.276        0.000                      0                   33        0.148        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.276        0.000                      0                   33        0.148        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.372ns (42.198%)  route 3.249ns (57.802%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.707 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.707    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 2.351ns (41.981%)  route 3.249ns (58.019%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.686 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.686    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.277ns (41.204%)  route 3.249ns (58.796%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.612 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.612    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.261ns (41.033%)  route 3.249ns (58.967%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.596 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.596    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 2.258ns (41.001%)  route 3.249ns (58.999%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.593 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.593    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.237ns (40.775%)  route 3.249ns (59.225%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.572 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.572    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.163ns (39.966%)  route 3.249ns (60.034%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.498 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.498    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.147ns (39.788%)  route 3.249ns (60.212%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.482 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.482    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.144ns (39.754%)  route 3.249ns (60.246%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.479    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 2.123ns (39.519%)  route 3.249ns (60.481%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.174     6.717    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.841 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.938     7.779    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.941     8.844    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.163    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.689 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.689    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.917 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.917    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.031 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.031    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.145    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.458 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.458    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.062    14.983    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.381%)  route 0.278ns (54.619%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]/Q
                         net (fo=2, routed)           0.065     1.651    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.696 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=3, routed)           0.213     1.909    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.954 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1/O
                         net (fo=1, routed)           0.000     1.954    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1_n_0
    SLICE_X37Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.806    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_7
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_5
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.394ns (69.522%)  route 0.173ns (30.478%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.405ns (70.102%)  route 0.173ns (29.898%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.430ns (71.342%)  route 0.173ns (28.658%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.430ns (71.342%)  route 0.173ns (28.658%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.050 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.433ns (71.484%)  route 0.173ns (28.516%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.760    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.805    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.920 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDCE (Hold_fdce_C_D)         0.105     1.819    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           219 Endpoints
Min Delay           219 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.991ns (62.006%)  route 3.058ns (37.994%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.058     4.520    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.049 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.049    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 4.026ns (53.055%)  route 3.563ns (46.945%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg/C
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  g_OLED_interface/o_VCCEN_reg/Q
                         net (fo=1, routed)           3.563     4.081    JC_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.589 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.589    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.958ns (69.740%)  route 2.151ns (30.260%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.151     3.604    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 3.965ns (61.494%)  route 2.483ns (38.506%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/Q
                         net (fo=1, routed)           2.483     2.942    JC_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.448 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.448    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_RES_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 3.957ns (63.098%)  route 2.314ns (36.902%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE                         0.000     0.000 r  g_OLED_interface/o_RES_reg/C
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  g_OLED_interface/o_RES_reg/Q
                         net (fo=1, routed)           2.314     2.770    JC_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.271 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.271    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 3.960ns (65.002%)  route 2.132ns (34.998%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/Q
                         net (fo=1, routed)           2.132     2.588    lopt_10
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.092 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.092    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.033ns (68.571%)  route 1.848ns (31.429%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/C
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.524     0.524 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/Q
                         net (fo=1, routed)           1.848     2.372    JC_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.882 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.882    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_RES_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            JC[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 3.975ns (67.607%)  route 1.905ns (32.393%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE                         0.000     0.000 r  g_OLED_interface/o_RES_reg_lopt_replica/C
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  g_OLED_interface/o_RES_reg_lopt_replica/Q
                         net (fo=1, routed)           1.905     2.361    lopt_6
    M19                  OBUF (Prop_obuf_I_O)         3.519     5.879 r  JC_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.879    JC[5]
    M19                                                               r  JC[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.871ns  (logic 3.968ns (67.576%)  route 1.904ns (32.424%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/Q
                         net (fo=1, routed)           1.904     2.363    JC_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.871 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.871    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            JC[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.990ns (68.134%)  route 1.866ns (31.866%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/Q
                         net (fo=1, routed)           1.866     2.325    lopt_4
    L17                  OBUF (Prop_obuf_I_O)         3.531     5.856 r  JC_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.856    JC[4]
    L17                                                               r  JC[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.191ns (68.784%)  route 0.087ns (31.216%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.087     0.233    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg_n_0_[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.278 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[3]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.232ns (79.238%)  route 0.061ns (20.762%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[0]/C
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.061     0.194    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg_n_0_[0]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.099     0.293 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1_n_0
    SLICE_X0Y24          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.189%)  route 0.183ns (58.811%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.183     0.311    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC
    SLICE_X0Y23          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.427%)  route 0.189ns (59.573%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.189     0.317    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC
    SLICE_X0Y23          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.191ns (59.293%)  route 0.131ns (40.707%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[2]/C
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[2]/Q
                         net (fo=14, routed)          0.131     0.277    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg_n_0_[2]
    SLICE_X1Y24          LUT5 (Prop_lut5_I2_O)        0.045     0.322 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_inv_i_1/O
                         net (fo=1, routed)           0.000     0.322    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_inv_i_1_n_0
    SLICE_X1Y24          FDPE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.191ns (59.078%)  route 0.132ns (40.922%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[0]/C
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[0]/Q
                         net (fo=12, routed)          0.132     0.278    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg_n_0_[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.045     0.323 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[2]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.146ns (44.814%)  route 0.180ns (55.186%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/Q
                         net (fo=19, routed)          0.180     0.326    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv_n_0
    SLICE_X2Y24          FDPE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.146ns (44.814%)  route 0.180ns (55.186%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/C
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv/Q
                         net (fo=19, routed)          0.180     0.326    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv_n_0
    SLICE_X2Y24          FDPE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[7]/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.137     0.283    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/p_1_in
    SLICE_X1Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.328 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_i_2/O
                         net (fo=2, routed)           0.000     0.328    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_i_2_n_0
    SLICE_X1Y25          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.843%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[6]/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.162     0.308    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg_n_0_[6]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.353    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[7]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.740ns  (logic 4.066ns (52.541%)  route 3.673ns (47.459%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.732     6.274    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=77, routed)          2.941     9.311    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.826 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.826    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 4.066ns (52.653%)  route 3.656ns (47.347%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.732     6.274    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=77, routed)          2.924     9.294    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514    12.808 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.808    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.382ns (57.598%)  route 1.017ns (42.402%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.278     1.865    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.891 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=77, routed)          0.739     2.631    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.846 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.846    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.383ns (57.368%)  route 1.027ns (42.632%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.278     1.865    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.891 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=77, routed)          0.749     2.641    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.856 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.856    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.191ns  (logic 2.300ns (28.082%)  route 5.891ns (71.918%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         5.891     7.332    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     7.456    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.857 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.857    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.191    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.170ns  (logic 2.279ns (27.897%)  route 5.891ns (72.103%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         5.891     7.332    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     7.456    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.857 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.857    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.170 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.170    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 2.205ns (27.238%)  route 5.891ns (72.762%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         5.891     7.332    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     7.456    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.857 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.857    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.096 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.096    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.080ns  (logic 2.189ns (27.094%)  route 5.891ns (72.906%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         5.891     7.332    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y51         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     7.456    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.857 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.857    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.080 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.080    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.033ns  (logic 2.995ns (37.286%)  route 5.038ns (62.714%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         4.842     6.284    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     6.603    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.129 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.585    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.033 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.033    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.012ns  (logic 2.974ns (37.121%)  route 5.038ns (62.879%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         4.842     6.284    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     6.603    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.129 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.585    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.012 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.012    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.938ns  (logic 2.900ns (36.535%)  route 5.038ns (63.465%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         4.842     6.284    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     6.603    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.129 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.585    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.938 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.938    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.922ns  (logic 2.884ns (36.407%)  route 5.038ns (63.593%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         4.842     6.284    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     6.603    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.129 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.585    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.922 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.922    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.919ns  (logic 2.881ns (36.383%)  route 5.038ns (63.617%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         4.842     6.284    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     6.603    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.129 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.585    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.919 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.919    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 2.860ns (36.214%)  route 5.038ns (63.786%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         4.842     6.284    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     6.603    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.129 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.585    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.898 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.898    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.311ns  (logic 0.210ns (9.067%)  route 2.101ns (90.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.101     2.311    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X37Y46         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.210ns (9.050%)  route 2.106ns (90.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.106     2.315    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y46         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.210ns (9.050%)  route 2.106ns (90.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.106     2.315    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y46         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.210ns (9.050%)  route 2.106ns (90.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.106     2.315    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y46         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.210ns (9.050%)  route 2.106ns (90.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.106     2.315    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y46         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.210ns (8.827%)  route 2.164ns (91.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.164     2.374    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y47         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.210ns (8.827%)  route 2.164ns (91.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.164     2.374    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y47         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.210ns (8.827%)  route 2.164ns (91.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.164     2.374    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y47         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.210ns (8.827%)  route 2.164ns (91.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.164     2.374    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y47         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.325ns (13.477%)  route 2.083ns (86.523%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         2.083     2.293    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.338 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     2.338    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_7
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C





