
SLAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003498  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000045c  20000000  00403498  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000010c  2000045c  004038f4  0002045c  2**2
                  ALLOC
  3 .stack        00000400  20000568  00403a00  0002045c  2**0
                  ALLOC
  4 .heap         00000200  20000968  00403e00  0002045c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020486  2**0
                  CONTENTS, READONLY
  7 .debug_info   00003c95  00000000  00000000  000204df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000078c  00000000  00000000  00024174  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000e60  00000000  00000000  00024900  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000178  00000000  00000000  00025760  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000148  00000000  00000000  000258d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000f968  00000000  00000000  00025a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001c39  00000000  00000000  00035388  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004328a  00000000  00000000  00036fc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000a90  00000000  00000000  0007a24c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	68 09 00 20 3d 01 40 00 39 01 40 00 39 01 40 00     h.. =.@.9.@.9.@.
  400010:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  40002c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40003c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40004c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40005c:	00 00 00 00 39 01 40 00 39 01 40 00 00 00 00 00     ....9.@.9.@.....
  40006c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40007c:	39 01 40 00 00 00 00 00 00 00 00 00 39 01 40 00     9.@.........9.@.
  40008c:	c9 0b 40 00 39 01 40 00 39 01 40 00 39 01 40 00     ..@.9.@.9.@.9.@.
  40009c:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  4000b4:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  4000c4:	39 01 40 00 39 01 40 00                             9.@.9.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000045c 	.word	0x2000045c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403498 	.word	0x00403498

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00403498 	.word	0x00403498
  40012c:	20000460 	.word	0x20000460
  400130:	00403498 	.word	0x00403498
  400134:	00000000 	.word	0x00000000

00400138 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400138:	e7fe      	b.n	400138 <Dummy_Handler>
	...

0040013c <Reset_Handler>:
{
  40013c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40013e:	4b10      	ldr	r3, [pc, #64]	; (400180 <Reset_Handler+0x44>)
  400140:	4a10      	ldr	r2, [pc, #64]	; (400184 <Reset_Handler+0x48>)
  400142:	429a      	cmp	r2, r3
  400144:	d009      	beq.n	40015a <Reset_Handler+0x1e>
  400146:	4b0e      	ldr	r3, [pc, #56]	; (400180 <Reset_Handler+0x44>)
  400148:	4a0e      	ldr	r2, [pc, #56]	; (400184 <Reset_Handler+0x48>)
  40014a:	e003      	b.n	400154 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  40014c:	6811      	ldr	r1, [r2, #0]
  40014e:	6019      	str	r1, [r3, #0]
  400150:	3304      	adds	r3, #4
  400152:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  400154:	490c      	ldr	r1, [pc, #48]	; (400188 <Reset_Handler+0x4c>)
  400156:	428b      	cmp	r3, r1
  400158:	d3f8      	bcc.n	40014c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  40015a:	4b0c      	ldr	r3, [pc, #48]	; (40018c <Reset_Handler+0x50>)
  40015c:	e002      	b.n	400164 <Reset_Handler+0x28>
                *pDest++ = 0;
  40015e:	2200      	movs	r2, #0
  400160:	601a      	str	r2, [r3, #0]
  400162:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400164:	4a0a      	ldr	r2, [pc, #40]	; (400190 <Reset_Handler+0x54>)
  400166:	4293      	cmp	r3, r2
  400168:	d3f9      	bcc.n	40015e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40016a:	4a0a      	ldr	r2, [pc, #40]	; (400194 <Reset_Handler+0x58>)
  40016c:	4b0a      	ldr	r3, [pc, #40]	; (400198 <Reset_Handler+0x5c>)
  40016e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400172:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400174:	4b09      	ldr	r3, [pc, #36]	; (40019c <Reset_Handler+0x60>)
  400176:	4798      	blx	r3
        main();
  400178:	4b09      	ldr	r3, [pc, #36]	; (4001a0 <Reset_Handler+0x64>)
  40017a:	4798      	blx	r3
  40017c:	e7fe      	b.n	40017c <Reset_Handler+0x40>
  40017e:	bf00      	nop
  400180:	20000000 	.word	0x20000000
  400184:	00403498 	.word	0x00403498
  400188:	2000045c 	.word	0x2000045c
  40018c:	2000045c 	.word	0x2000045c
  400190:	20000568 	.word	0x20000568
  400194:	e000ed00 	.word	0xe000ed00
  400198:	00400000 	.word	0x00400000
  40019c:	004032e5 	.word	0x004032e5
  4001a0:	00400a8d 	.word	0x00400a8d

004001a4 <_Z8CLK_Inithhhh>:
#define rc 0
#define xtal 1
#define osc 2
void CLK_Init(uint8_t source,uint8_t fsource, uint8_t num, uint8_t den)
{
  4001a4:	b470      	push	{r4, r5, r6}
	// Disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  4001a6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  4001aa:	4c5e      	ldr	r4, [pc, #376]	; (400324 <_Z8CLK_Inithhhh+0x180>)
  4001ac:	6065      	str	r5, [r4, #4]
	//Embedded Flash Wait States for Worst-Case Conditions
	EFC0->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
  4001ae:	4d5e      	ldr	r5, [pc, #376]	; (400328 <_Z8CLK_Inithhhh+0x184>)
  4001b0:	f5a4 6425 	sub.w	r4, r4, #2640	; 0xa50
  4001b4:	6025      	str	r5, [r4, #0]
	#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
	#endif
	switch(source)
  4001b6:	2801      	cmp	r0, #1
  4001b8:	d058      	beq.n	40026c <_Z8CLK_Inithhhh+0xc8>
  4001ba:	b1a0      	cbz	r0, 4001e6 <_Z8CLK_Inithhhh+0x42>
  4001bc:	2802      	cmp	r0, #2
  4001be:	d075      	beq.n	4002ac <_Z8CLK_Inithhhh+0x108>
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
		break;
	}
	if(num == 0 || den == 0)
  4001c0:	b112      	cbz	r2, 4001c8 <_Z8CLK_Inithhhh+0x24>
  4001c2:	2b00      	cmp	r3, #0
  4001c4:	f040 808e 	bne.w	4002e4 <_Z8CLK_Inithhhh+0x140>
	{
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_MAIN_CLK;
  4001c8:	2201      	movs	r2, #1
  4001ca:	4b58      	ldr	r3, [pc, #352]	; (40032c <_Z8CLK_Inithhhh+0x188>)
  4001cc:	601a      	str	r2, [r3, #0]
		SystemCoreClock = fsource*1000000;
  4001ce:	4b58      	ldr	r3, [pc, #352]	; (400330 <_Z8CLK_Inithhhh+0x18c>)
  4001d0:	fb03 f101 	mul.w	r1, r3, r1
  4001d4:	4b57      	ldr	r3, [pc, #348]	; (400334 <_Z8CLK_Inithhhh+0x190>)
  4001d6:	6019      	str	r1, [r3, #0]
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
		SystemCoreClock = (fsource*(num)/den)*1000000;
	}
	while (!(REG_PMC_SR & PMC_SR_MCKRDY));
  4001d8:	4b57      	ldr	r3, [pc, #348]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  4001da:	681b      	ldr	r3, [r3, #0]
  4001dc:	f013 0f08 	tst.w	r3, #8
  4001e0:	d0fa      	beq.n	4001d8 <_Z8CLK_Inithhhh+0x34>
}
  4001e2:	bc70      	pop	{r4, r5, r6}
  4001e4:	4770      	bx	lr
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  4001e6:	4c55      	ldr	r4, [pc, #340]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  4001e8:	6820      	ldr	r0, [r4, #0]
  4001ea:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4001ee:	f040 0008 	orr.w	r0, r0, #8
  4001f2:	6020      	str	r0, [r4, #0]
		PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  4001f4:	4c52      	ldr	r4, [pc, #328]	; (400340 <_Z8CLK_Inithhhh+0x19c>)
  4001f6:	4853      	ldr	r0, [pc, #332]	; (400344 <_Z8CLK_Inithhhh+0x1a0>)
  4001f8:	6204      	str	r4, [r0, #32]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  4001fa:	484f      	ldr	r0, [pc, #316]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  4001fc:	6800      	ldr	r0, [r0, #0]
  4001fe:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  400202:	d0fa      	beq.n	4001fa <_Z8CLK_Inithhhh+0x56>
		switch(fsource)
  400204:	2904      	cmp	r1, #4
  400206:	d00d      	beq.n	400224 <_Z8CLK_Inithhhh+0x80>
  400208:	2908      	cmp	r1, #8
  40020a:	d023      	beq.n	400254 <_Z8CLK_Inithhhh+0xb0>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40020c:	4c4b      	ldr	r4, [pc, #300]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  40020e:	6820      	ldr	r0, [r4, #0]
  400210:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400214:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_12_MHz;
  400218:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  40021c:	f040 0020 	orr.w	r0, r0, #32
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400220:	6020      	str	r0, [r4, #0]
			break;
  400222:	e008      	b.n	400236 <_Z8CLK_Inithhhh+0x92>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400224:	4c45      	ldr	r4, [pc, #276]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400226:	6820      	ldr	r0, [r4, #0]
  400228:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  40022c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  400230:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400234:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  400236:	4840      	ldr	r0, [pc, #256]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400238:	6800      	ldr	r0, [r0, #0]
  40023a:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  40023e:	d0fa      	beq.n	400236 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400240:	4c3e      	ldr	r4, [pc, #248]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400242:	6820      	ldr	r0, [r4, #0]
  400244:	f020 709b 	bic.w	r0, r0, #20316160	; 0x1360000
  400248:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  40024c:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400250:	6020      	str	r0, [r4, #0]
		break;
  400252:	e7b5      	b.n	4001c0 <_Z8CLK_Inithhhh+0x1c>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400254:	4c39      	ldr	r4, [pc, #228]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400256:	6820      	ldr	r0, [r4, #0]
  400258:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  40025c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_8_MHz;
  400260:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400264:	f040 0010 	orr.w	r0, r0, #16
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400268:	6020      	str	r0, [r4, #0]
			break;
  40026a:	e7e4      	b.n	400236 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xff);
  40026c:	4c33      	ldr	r4, [pc, #204]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  40026e:	6825      	ldr	r5, [r4, #0]
  400270:	4835      	ldr	r0, [pc, #212]	; (400348 <_Z8CLK_Inithhhh+0x1a4>)
  400272:	4328      	orrs	r0, r5
  400274:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCXTS));
  400276:	4830      	ldr	r0, [pc, #192]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400278:	6800      	ldr	r0, [r0, #0]
  40027a:	f010 0f01 	tst.w	r0, #1
  40027e:	d0fa      	beq.n	400276 <_Z8CLK_Inithhhh+0xd2>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400280:	4c2e      	ldr	r4, [pc, #184]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400282:	6820      	ldr	r0, [r4, #0]
  400284:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  400288:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  40028c:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  40028e:	482a      	ldr	r0, [pc, #168]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400290:	6800      	ldr	r0, [r0, #0]
  400292:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  400296:	d0fa      	beq.n	40028e <_Z8CLK_Inithhhh+0xea>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400298:	4c28      	ldr	r4, [pc, #160]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  40029a:	6820      	ldr	r0, [r4, #0]
  40029c:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002a0:	f020 0008 	bic.w	r0, r0, #8
  4002a4:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002a8:	6020      	str	r0, [r4, #0]
		break;
  4002aa:	e789      	b.n	4001c0 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
  4002ac:	4c23      	ldr	r4, [pc, #140]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  4002ae:	6820      	ldr	r0, [r4, #0]
  4002b0:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002b4:	f040 0002 	orr.w	r0, r0, #2
  4002b8:	6020      	str	r0, [r4, #0]
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4002ba:	6820      	ldr	r0, [r4, #0]
  4002bc:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  4002c0:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  4002c4:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  4002c6:	481c      	ldr	r0, [pc, #112]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  4002c8:	6800      	ldr	r0, [r0, #0]
  4002ca:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  4002ce:	d0fa      	beq.n	4002c6 <_Z8CLK_Inithhhh+0x122>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  4002d0:	4c1a      	ldr	r4, [pc, #104]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  4002d2:	6820      	ldr	r0, [r4, #0]
  4002d4:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002d8:	f020 0008 	bic.w	r0, r0, #8
  4002dc:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002e0:	6020      	str	r0, [r4, #0]
		break;
  4002e2:	e76d      	b.n	4001c0 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_PLLAR |= CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(num-1) | CKGR_PLLAR_DIVA(den) | CKGR_PLLAR_PLLACOUNT(0x3ful);
  4002e4:	4e19      	ldr	r6, [pc, #100]	; (40034c <_Z8CLK_Inithhhh+0x1a8>)
  4002e6:	6830      	ldr	r0, [r6, #0]
  4002e8:	1e54      	subs	r4, r2, #1
  4002ea:	4d19      	ldr	r5, [pc, #100]	; (400350 <_Z8CLK_Inithhhh+0x1ac>)
  4002ec:	ea05 4404 	and.w	r4, r5, r4, lsl #16
  4002f0:	431c      	orrs	r4, r3
  4002f2:	4320      	orrs	r0, r4
  4002f4:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
  4002f8:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
  4002fc:	6030      	str	r0, [r6, #0]
		while (!(REG_PMC_SR & PMC_SR_LOCKA));
  4002fe:	480e      	ldr	r0, [pc, #56]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400300:	6800      	ldr	r0, [r0, #0]
  400302:	f010 0f02 	tst.w	r0, #2
  400306:	d0fa      	beq.n	4002fe <_Z8CLK_Inithhhh+0x15a>
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
  400308:	2402      	movs	r4, #2
  40030a:	4808      	ldr	r0, [pc, #32]	; (40032c <_Z8CLK_Inithhhh+0x188>)
  40030c:	6004      	str	r4, [r0, #0]
		SystemCoreClock = (fsource*(num)/den)*1000000;
  40030e:	fb02 f101 	mul.w	r1, r2, r1
  400312:	fb91 f3f3 	sdiv	r3, r1, r3
  400316:	4a06      	ldr	r2, [pc, #24]	; (400330 <_Z8CLK_Inithhhh+0x18c>)
  400318:	fb02 f303 	mul.w	r3, r2, r3
  40031c:	4a05      	ldr	r2, [pc, #20]	; (400334 <_Z8CLK_Inithhhh+0x190>)
  40031e:	6013      	str	r3, [r2, #0]
  400320:	e75a      	b.n	4001d8 <_Z8CLK_Inithhhh+0x34>
  400322:	bf00      	nop
  400324:	400e1450 	.word	0x400e1450
  400328:	04000700 	.word	0x04000700
  40032c:	400e0430 	.word	0x400e0430
  400330:	000f4240 	.word	0x000f4240
  400334:	20000000 	.word	0x20000000
  400338:	400e0468 	.word	0x400e0468
  40033c:	400e0420 	.word	0x400e0420
  400340:	00370008 	.word	0x00370008
  400344:	400e0400 	.word	0x400e0400
  400348:	0037ff01 	.word	0x0037ff01
  40034c:	400e0428 	.word	0x400e0428
  400350:	07ff0000 	.word	0x07ff0000

00400354 <_Z14I2C_slave_Inith>:


void I2C_slave_Init(uint8_t ID)
{
	//enable i2c peripheral in PMC
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  400354:	4a11      	ldr	r2, [pc, #68]	; (40039c <_Z14I2C_slave_Inith+0x48>)
  400356:	6813      	ldr	r3, [r2, #0]
  400358:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  40035c:	6013      	str	r3, [r2, #0]
	//disable PIO control of pins to enable peripheral control
	REG_PIOA_PDR  |= PIO_PDR_P3 | PIO_PDR_P4;
  40035e:	f602 12f4 	addw	r2, r2, #2548	; 0x9f4
  400362:	6813      	ldr	r3, [r2, #0]
  400364:	f043 0318 	orr.w	r3, r3, #24
  400368:	6013      	str	r3, [r2, #0]
	
	// Configure Slave Mode Register
	REG_TWI0_SMR = TWI_SMR_SADR(ID);
  40036a:	0400      	lsls	r0, r0, #16
  40036c:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  400370:	4b0b      	ldr	r3, [pc, #44]	; (4003a0 <_Z14I2C_slave_Inith+0x4c>)
  400372:	6018      	str	r0, [r3, #0]
	
	// Configure Control Register (enable/disable master/slave)
	REG_TWI0_CR = TWI_CR_MSDIS | TWI_CR_SVEN;
  400374:	4a0b      	ldr	r2, [pc, #44]	; (4003a4 <_Z14I2C_slave_Inith+0x50>)
  400376:	2318      	movs	r3, #24
  400378:	6013      	str	r3, [r2, #0]

	//Interrupt enabled by SCL_WS
	REG_TWI0_IER |= TWI_IER_RXRDY | TWI_IER_SCL_WS;
  40037a:	490b      	ldr	r1, [pc, #44]	; (4003a8 <_Z14I2C_slave_Inith+0x54>)
  40037c:	680b      	ldr	r3, [r1, #0]
  40037e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  400382:	f043 0302 	orr.w	r3, r3, #2
  400386:	600b      	str	r3, [r1, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400388:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <_Z14I2C_slave_Inith+0x58>)
  40038e:	6019      	str	r1, [r3, #0]
	//Enable TWI0 Interrupts
	NVIC_EnableIRQ(TWI0_IRQn);
	//send start
	REG_TWI0_CR |= TWI_CR_START;
  400390:	6813      	ldr	r3, [r2, #0]
  400392:	f043 0301 	orr.w	r3, r3, #1
  400396:	6013      	str	r3, [r2, #0]
  400398:	4770      	bx	lr
  40039a:	bf00      	nop
  40039c:	400e0410 	.word	0x400e0410
  4003a0:	40018008 	.word	0x40018008
  4003a4:	40018000 	.word	0x40018000
  4003a8:	40018024 	.word	0x40018024
  4003ac:	e000e100 	.word	0xe000e100

004003b0 <_Z11SPI_setModehh>:
void SPI_setMode(uint8_t mode,uint8_t peripheral){	
	switch(mode)
  4003b0:	2803      	cmp	r0, #3
  4003b2:	d81a      	bhi.n	4003ea <_Z11SPI_setModehh+0x3a>
  4003b4:	e8df f000 	tbb	[pc, r0]
  4003b8:	140e0802 	.word	0x140e0802
	{
		case 0:
		SPI->SPI_CSR[peripheral] = SPI_CSR_NCPHA;
  4003bc:	310c      	adds	r1, #12
  4003be:	2202      	movs	r2, #2
  4003c0:	4b0a      	ldr	r3, [pc, #40]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003c2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  4003c6:	4770      	bx	lr
		
		case 1:
		SPI->SPI_CSR[peripheral] = 0;
  4003c8:	310c      	adds	r1, #12
  4003ca:	2200      	movs	r2, #0
  4003cc:	4b07      	ldr	r3, [pc, #28]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003ce:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  4003d2:	4770      	bx	lr
		
		case 2:
		SPI->SPI_CSR[peripheral] = SPI_CSR_CPOL | SPI_CSR_NCPHA;
  4003d4:	310c      	adds	r1, #12
  4003d6:	2203      	movs	r2, #3
  4003d8:	4b04      	ldr	r3, [pc, #16]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003da:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  4003de:	4770      	bx	lr
		
		case 3:
		SPI->SPI_CSR[peripheral]  = SPI_CSR_CPOL;
  4003e0:	310c      	adds	r1, #12
  4003e2:	2201      	movs	r2, #1
  4003e4:	4b01      	ldr	r3, [pc, #4]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003e6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  4003ea:	4770      	bx	lr
  4003ec:	40008000 	.word	0x40008000

004003f0 <_Z20SPI_selectPeripheralh>:

void SPI_selectPeripheral(uint8_t peripheral){
	//chose peripheral
	//this only works if SPI_MR.PS = 0
	//if SPI_MR.PS = 1 then peripheral selection is done in SPI_THR.PCS
	if (peripheral == 0){
  4003f0:	b130      	cbz	r0, 400400 <_Z20SPI_selectPeripheralh+0x10>
		//choose NPCS0
		REG_SPI_MR |= SPI_MR_PCS(0b1110);
		REG_PIOA_PDR |= PIO_PDR_P11; //NPCS0
	}
	else if (peripheral ==1){
  4003f2:	2801      	cmp	r0, #1
  4003f4:	d012      	beq.n	40041c <_Z20SPI_selectPeripheralh+0x2c>
		//choose NPCS1
		REG_SPI_MR |= SPI_MR_PCS(0b1101);
		REG_PIOA_PDR |= PIO_PDR_P31; //NPCS1
		REG_PIOB_PDR |= PIO_PDR_P14; //NPCS1
	}
	else if (peripheral ==2){
  4003f6:	2802      	cmp	r0, #2
  4003f8:	d024      	beq.n	400444 <_Z20SPI_selectPeripheralh+0x54>
		//choose NPCS2
		REG_SPI_MR |= SPI_MR_PCS(0b1011);
	}
	else if (peripheral ==3){
  4003fa:	2803      	cmp	r0, #3
  4003fc:	d028      	beq.n	400450 <_Z20SPI_selectPeripheralh+0x60>
  4003fe:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1110);
  400400:	4a16      	ldr	r2, [pc, #88]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  400402:	6813      	ldr	r3, [r2, #0]
  400404:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
  400408:	6013      	str	r3, [r2, #0]
		REG_PIOA_PDR |= PIO_PDR_P11; //NPCS0
  40040a:	f502 2258 	add.w	r2, r2, #884736	; 0xd8000
  40040e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
  400412:	6813      	ldr	r3, [r2, #0]
  400414:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  400418:	6013      	str	r3, [r2, #0]
  40041a:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1101);
  40041c:	4a0f      	ldr	r2, [pc, #60]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  40041e:	6813      	ldr	r3, [r2, #0]
  400420:	f443 2350 	orr.w	r3, r3, #851968	; 0xd0000
  400424:	6013      	str	r3, [r2, #0]
		REG_PIOA_PDR |= PIO_PDR_P31; //NPCS1
  400426:	f502 2258 	add.w	r2, r2, #884736	; 0xd8000
  40042a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
  40042e:	6813      	ldr	r3, [r2, #0]
  400430:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  400434:	6013      	str	r3, [r2, #0]
		REG_PIOB_PDR |= PIO_PDR_P14; //NPCS1
  400436:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40043a:	6813      	ldr	r3, [r2, #0]
  40043c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  400440:	6013      	str	r3, [r2, #0]
  400442:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1011);
  400444:	4a05      	ldr	r2, [pc, #20]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  400446:	6813      	ldr	r3, [r2, #0]
  400448:	f443 2330 	orr.w	r3, r3, #720896	; 0xb0000
  40044c:	6013      	str	r3, [r2, #0]
  40044e:	4770      	bx	lr
		//choose NPCS3
		REG_SPI_MR |= SPI_MR_PCS(0b0111);
  400450:	4a02      	ldr	r2, [pc, #8]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  400452:	6813      	ldr	r3, [r2, #0]
  400454:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  400458:	6013      	str	r3, [r2, #0]
	}
}
  40045a:	e7d0      	b.n	4003fe <_Z20SPI_selectPeripheralh+0xe>
  40045c:	40008004 	.word	0x40008004

00400460 <_Z8SPI_Inithhh>:

void SPI_Init(uint8_t mode, uint8_t peripheral,uint8_t spibitrate){
  400460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400462:	4607      	mov	r7, r0
  400464:	460c      	mov	r4, r1
  400466:	4616      	mov	r6, r2
	//enable peripheral clock
	REG_PMC_PCER0 |= PMC_PCER0_PID21;
  400468:	4a18      	ldr	r2, [pc, #96]	; (4004cc <_Z8SPI_Inithhh+0x6c>)
  40046a:	6813      	ldr	r3, [r2, #0]
  40046c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  400470:	6013      	str	r3, [r2, #0]
	//give peripheral control of pins (Chip select pins are optional)
	REG_PIOA_PDR |= PIO_PDR_P12; //MISO
  400472:	4b17      	ldr	r3, [pc, #92]	; (4004d0 <_Z8SPI_Inithhh+0x70>)
  400474:	681a      	ldr	r2, [r3, #0]
  400476:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  40047a:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P13; //MOSI
  40047c:	681a      	ldr	r2, [r3, #0]
  40047e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  400482:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P14; //SCK
  400484:	681a      	ldr	r2, [r3, #0]
  400486:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40048a:	601a      	str	r2, [r3, #0]
	
	REG_SPI_CR = SPI_CR_SPIDIS;
  40048c:	4d11      	ldr	r5, [pc, #68]	; (4004d4 <_Z8SPI_Inithhh+0x74>)
  40048e:	2302      	movs	r3, #2
  400490:	602b      	str	r3, [r5, #0]
	//set spi master mode
	REG_SPI_MR = SPI_MR_MSTR;
  400492:	4b11      	ldr	r3, [pc, #68]	; (4004d8 <_Z8SPI_Inithhh+0x78>)
  400494:	2201      	movs	r2, #1
  400496:	601a      	str	r2, [r3, #0]
	//set fixed peripheral select(peripheral chosen in SP_MR.PCS instead of SPI_THR.PCS)
	REG_SPI_MR &= ~SPI_MR_PS;
  400498:	681a      	ldr	r2, [r3, #0]
  40049a:	f022 0202 	bic.w	r2, r2, #2
  40049e:	601a      	str	r2, [r3, #0]
	
	//Peripheral select, default 0
	SPI_selectPeripheral(peripheral);
  4004a0:	4608      	mov	r0, r1
  4004a2:	4b0e      	ldr	r3, [pc, #56]	; (4004dc <_Z8SPI_Inithhh+0x7c>)
  4004a4:	4798      	blx	r3
	//set polarity and clock phase
	SPI_setMode(mode,peripheral);
  4004a6:	4621      	mov	r1, r4
  4004a8:	4638      	mov	r0, r7
  4004aa:	4b0d      	ldr	r3, [pc, #52]	; (4004e0 <_Z8SPI_Inithhh+0x80>)
  4004ac:	4798      	blx	r3
	
	//set clock generator (1 = peripheral clock rate), otherwise a divisor
	//SCBR = fperipheral clock / SPCK Bit Rate ; chip select not active after transfer
	SPI->SPI_CSR[peripheral] |= SPI_CSR_SCBR(spibitrate) | SPI_CSR_CSNAAT;
  4004ae:	340c      	adds	r4, #12
  4004b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  4004b4:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  4004b8:	f042 0204 	orr.w	r2, r2, #4
  4004bc:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	//enable SPI
	REG_SPI_CR |= SPI_CR_SPIEN;
  4004c0:	682b      	ldr	r3, [r5, #0]
  4004c2:	f043 0301 	orr.w	r3, r3, #1
  4004c6:	602b      	str	r3, [r5, #0]
  4004c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004ca:	bf00      	nop
  4004cc:	400e0410 	.word	0x400e0410
  4004d0:	400e0e04 	.word	0x400e0e04
  4004d4:	40008000 	.word	0x40008000
  4004d8:	40008004 	.word	0x40008004
  4004dc:	004003f1 	.word	0x004003f1
  4004e0:	004003b1 	.word	0x004003b1

004004e4 <_Z12SPI_transferh>:
}

void SPI_transfer(uint8_t data){
	//wait for transmit register to be empty
	while (!(REG_SPI_SR & SPI_SR_TDRE));
  4004e4:	4b04      	ldr	r3, [pc, #16]	; (4004f8 <_Z12SPI_transferh+0x14>)
  4004e6:	681b      	ldr	r3, [r3, #0]
  4004e8:	f013 0f02 	tst.w	r3, #2
  4004ec:	d0fa      	beq.n	4004e4 <_Z12SPI_transferh>
	//send data to transmit register
	REG_SPI_TDR |= data;
  4004ee:	4b03      	ldr	r3, [pc, #12]	; (4004fc <_Z12SPI_transferh+0x18>)
  4004f0:	681a      	ldr	r2, [r3, #0]
  4004f2:	4310      	orrs	r0, r2
  4004f4:	6018      	str	r0, [r3, #0]
  4004f6:	4770      	bx	lr
  4004f8:	40008010 	.word	0x40008010
  4004fc:	4000800c 	.word	0x4000800c

00400500 <_Z8delay16bt>:
/**
*  \brief delay16b
*/
void delay16b(uint16_t val)
{
	for(uint16_t i = 0; i < val; i++)
  400500:	2300      	movs	r3, #0
  400502:	4283      	cmp	r3, r0
  400504:	da03      	bge.n	40050e <_Z8delay16bt+0xe>
	{
		asm("nop");
  400506:	bf00      	nop
	for(uint16_t i = 0; i < val; i++)
  400508:	3301      	adds	r3, #1
  40050a:	b29b      	uxth	r3, r3
  40050c:	e7f9      	b.n	400502 <_Z8delay16bt+0x2>
  40050e:	4770      	bx	lr

00400510 <_Z8delay32bm>:
/**
*  \brief delay32b
*/
void delay32b(uint32_t val)
{
	for(uint32_t i = 0; i < val; i++)
  400510:	2300      	movs	r3, #0
  400512:	4283      	cmp	r3, r0
  400514:	d202      	bcs.n	40051c <_Z8delay32bm+0xc>
	{
		asm("nop");
  400516:	bf00      	nop
	for(uint32_t i = 0; i < val; i++)
  400518:	3301      	adds	r3, #1
  40051a:	e7fa      	b.n	400512 <_Z8delay32bm+0x2>
  40051c:	4770      	bx	lr
	...

00400520 <_Z19ADF4350_synthetizerffhm>:
* freq : Output desired frequency in MHz. Values between 138 MHz and 4400 MHz. Example 2000
* power: Output power. 0 = -4dB ; 1 = -1dB  ; 2 = +2dB ; 3 = +5dB. Example 3
* LE   : Chip select pin of ADF4350. Example: PIO_PA7
*/
void ADF4350_synthetizer(float fref, float freq, uint8_t power, uint32_t LE)
{
  400520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400524:	b085      	sub	sp, #20
  400526:	9002      	str	r0, [sp, #8]
  400528:	4689      	mov	r9, r1
  40052a:	9203      	str	r2, [sp, #12]
  40052c:	461c      	mov	r4, r3
	// ADFDEL = SPI delay between LE and transmissions
	uint16_t MOD = 4000;								// 4000. Fractional modulus. Ratio of the PFD frequency to the channel step resolution on the RF output
	
	uint8_t twoexp = pow(2, (uint8_t)(log(4400.0 / freq) / log(2)));
  40052e:	4608      	mov	r0, r1
  400530:	4b69      	ldr	r3, [pc, #420]	; (4006d8 <_Z19ADF4350_synthetizerffhm+0x1b8>)
  400532:	4798      	blx	r3
  400534:	4f69      	ldr	r7, [pc, #420]	; (4006dc <_Z19ADF4350_synthetizerffhm+0x1bc>)
  400536:	4602      	mov	r2, r0
  400538:	460b      	mov	r3, r1
  40053a:	a163      	add	r1, pc, #396	; (adr r1, 4006c8 <_Z19ADF4350_synthetizerffhm+0x1a8>)
  40053c:	e9d1 0100 	ldrd	r0, r1, [r1]
  400540:	47b8      	blx	r7
  400542:	4b67      	ldr	r3, [pc, #412]	; (4006e0 <_Z19ADF4350_synthetizerffhm+0x1c0>)
  400544:	4798      	blx	r3
  400546:	a362      	add	r3, pc, #392	; (adr r3, 4006d0 <_Z19ADF4350_synthetizerffhm+0x1b0>)
  400548:	e9d3 2300 	ldrd	r2, r3, [r3]
  40054c:	47b8      	blx	r7
  40054e:	4e65      	ldr	r6, [pc, #404]	; (4006e4 <_Z19ADF4350_synthetizerffhm+0x1c4>)
  400550:	47b0      	blx	r6
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
  400552:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 400700 <_Z19ADF4350_synthetizerffhm+0x1e0>
  400556:	b2c0      	uxtb	r0, r0
  400558:	47c0      	blx	r8
  40055a:	4602      	mov	r2, r0
  40055c:	460b      	mov	r3, r1
  40055e:	2000      	movs	r0, #0
  400560:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400564:	4d60      	ldr	r5, [pc, #384]	; (4006e8 <_Z19ADF4350_synthetizerffhm+0x1c8>)
  400566:	47a8      	blx	r5
  400568:	47b0      	blx	r6
  40056a:	b2c3      	uxtb	r3, r0
	float fvco = freq * twoexp;
  40056c:	f8df b194 	ldr.w	fp, [pc, #404]	; 400704 <_Z19ADF4350_synthetizerffhm+0x1e4>
  400570:	9301      	str	r3, [sp, #4]
  400572:	4618      	mov	r0, r3
  400574:	47d8      	blx	fp
  400576:	f8df a190 	ldr.w	sl, [pc, #400]	; 400708 <_Z19ADF4350_synthetizerffhm+0x1e8>
  40057a:	4601      	mov	r1, r0
  40057c:	4648      	mov	r0, r9
  40057e:	47d0      	blx	sl
	float division = fvco / fref;
  400580:	9902      	ldr	r1, [sp, #8]
  400582:	4b5a      	ldr	r3, [pc, #360]	; (4006ec <_Z19ADF4350_synthetizerffhm+0x1cc>)
  400584:	4798      	blx	r3
  400586:	9002      	str	r0, [sp, #8]
	
	uint16_t INT = division;									// Integer device of the feedback division factor. 23 to 65,535 are allowed for 4/5 prescaler. For 8/9 prescaler, the minimum integer value is 75. Range[137 for 2200MHz ; 274 for 4400MHz]
  400588:	f8df 9180 	ldr.w	r9, [pc, #384]	; 40070c <_Z19ADF4350_synthetizerffhm+0x1ec>
  40058c:	47c8      	blx	r9
  40058e:	b285      	uxth	r5, r0
	uint16_t FRAC = (division - INT) * MOD;						// Numerator of the fraction that is input to the ?-? modulator. Values from 0 to MOD ? 1
  400590:	4628      	mov	r0, r5
  400592:	47d8      	blx	fp
  400594:	4601      	mov	r1, r0
  400596:	9802      	ldr	r0, [sp, #8]
  400598:	4b55      	ldr	r3, [pc, #340]	; (4006f0 <_Z19ADF4350_synthetizerffhm+0x1d0>)
  40059a:	4798      	blx	r3
  40059c:	4955      	ldr	r1, [pc, #340]	; (4006f4 <_Z19ADF4350_synthetizerffhm+0x1d4>)
  40059e:	47d0      	blx	sl
  4005a0:	47c8      	blx	r9
  4005a2:	fa1f f980 	uxth.w	r9, r0
    { return __builtin_log(__x); }
  4005a6:	9801      	ldr	r0, [sp, #4]
  4005a8:	47c0      	blx	r8
  4005aa:	4b4d      	ldr	r3, [pc, #308]	; (4006e0 <_Z19ADF4350_synthetizerffhm+0x1c0>)
  4005ac:	4798      	blx	r3
	uint8_t DIVIDER_SELECT = log(twoexp) / log(2);				// 0 = �1 ; 1 = �2 ; 2 = �4 ; 3 = �8 ; 4 = �16
  4005ae:	a348      	add	r3, pc, #288	; (adr r3, 4006d0 <_Z19ADF4350_synthetizerffhm+0x1b0>)
  4005b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005b4:	47b8      	blx	r7
  4005b6:	47b0      	blx	r6
  4005b8:	fa5f fa80 	uxtb.w	sl, r0
	
	DPIN->PIO_CODR |= LE;
  4005bc:	4e4e      	ldr	r6, [pc, #312]	; (4006f8 <_Z19ADF4350_synthetizerffhm+0x1d8>)
  4005be:	6b73      	ldr	r3, [r6, #52]	; 0x34
  4005c0:	4323      	orrs	r3, r4
  4005c2:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  4005c4:	2019      	movs	r0, #25
  4005c6:	f8df 8148 	ldr.w	r8, [pc, #328]	; 400710 <_Z19ADF4350_synthetizerffhm+0x1f0>
  4005ca:	47c0      	blx	r8
	SPI_transfer(0x00);
  4005cc:	2000      	movs	r0, #0
  4005ce:	4f4b      	ldr	r7, [pc, #300]	; (4006fc <_Z19ADF4350_synthetizerffhm+0x1dc>)
  4005d0:	47b8      	blx	r7
	SPI_transfer(0x98);
  4005d2:	2098      	movs	r0, #152	; 0x98
  4005d4:	47b8      	blx	r7
	SPI_transfer(0x00);
  4005d6:	2000      	movs	r0, #0
  4005d8:	47b8      	blx	r7
	SPI_transfer(0x05);
  4005da:	2005      	movs	r0, #5
  4005dc:	47b8      	blx	r7
	delay16b(ADFDEL);
  4005de:	2019      	movs	r0, #25
  4005e0:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  4005e2:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4005e4:	4323      	orrs	r3, r4
  4005e6:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  4005e8:	6b73      	ldr	r3, [r6, #52]	; 0x34
  4005ea:	4323      	orrs	r3, r4
  4005ec:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  4005ee:	2019      	movs	r0, #25
  4005f0:	47c0      	blx	r8
	SPI_transfer(0);
  4005f2:	2000      	movs	r0, #0
  4005f4:	47b8      	blx	r7
	SPI_transfer(DIVIDER_SELECT << 4 | 143);
  4005f6:	ea4f 100a 	mov.w	r0, sl, lsl #4
  4005fa:	f060 0070 	orn	r0, r0, #112	; 0x70
  4005fe:	b2c0      	uxtb	r0, r0
  400600:	47b8      	blx	r7
	SPI_transfer(0xF0);
  400602:	20f0      	movs	r0, #240	; 0xf0
  400604:	47b8      	blx	r7
	SPI_transfer(power << 3 | 36);
  400606:	9b03      	ldr	r3, [sp, #12]
  400608:	00d8      	lsls	r0, r3, #3
  40060a:	f040 0024 	orr.w	r0, r0, #36	; 0x24
  40060e:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
  400612:	47b8      	blx	r7
	delay16b(ADFDEL);
  400614:	2019      	movs	r0, #25
  400616:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400618:	6b33      	ldr	r3, [r6, #48]	; 0x30
  40061a:	4323      	orrs	r3, r4
  40061c:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  40061e:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400620:	4323      	orrs	r3, r4
  400622:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  400624:	2019      	movs	r0, #25
  400626:	47c0      	blx	r8
	SPI_transfer(0x00);
  400628:	2000      	movs	r0, #0
  40062a:	47b8      	blx	r7
	SPI_transfer(0x00);
  40062c:	2000      	movs	r0, #0
  40062e:	47b8      	blx	r7
	SPI_transfer(0x04);
  400630:	2004      	movs	r0, #4
  400632:	47b8      	blx	r7
	SPI_transfer(0xB3);
  400634:	20b3      	movs	r0, #179	; 0xb3
  400636:	47b8      	blx	r7
	delay16b(ADFDEL);
  400638:	2019      	movs	r0, #25
  40063a:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  40063c:	6b33      	ldr	r3, [r6, #48]	; 0x30
  40063e:	4323      	orrs	r3, r4
  400640:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  400642:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400644:	4323      	orrs	r3, r4
  400646:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  400648:	2019      	movs	r0, #25
  40064a:	47c0      	blx	r8
	SPI_transfer(0x00);
  40064c:	2000      	movs	r0, #0
  40064e:	47b8      	blx	r7
	SPI_transfer(0x00);
  400650:	2000      	movs	r0, #0
  400652:	47b8      	blx	r7
	SPI_transfer(0x4E);
  400654:	204e      	movs	r0, #78	; 0x4e
  400656:	47b8      	blx	r7
	SPI_transfer(0x42);
  400658:	2042      	movs	r0, #66	; 0x42
  40065a:	47b8      	blx	r7
	delay16b(ADFDEL);
  40065c:	2019      	movs	r0, #25
  40065e:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400660:	6b33      	ldr	r3, [r6, #48]	; 0x30
  400662:	4323      	orrs	r3, r4
  400664:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  400666:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400668:	4323      	orrs	r3, r4
  40066a:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  40066c:	2019      	movs	r0, #25
  40066e:	47c0      	blx	r8
	SPI_transfer(0x08);
  400670:	2008      	movs	r0, #8
  400672:	47b8      	blx	r7
	SPI_transfer(0x00);
  400674:	2000      	movs	r0, #0
  400676:	47b8      	blx	r7
	SPI_transfer((MOD & 0xFE0) >> 5 | 128);
  400678:	20fd      	movs	r0, #253	; 0xfd
  40067a:	47b8      	blx	r7
	SPI_transfer((MOD & 0x1F) << 3 | 1);
  40067c:	2001      	movs	r0, #1
  40067e:	47b8      	blx	r7
	delay16b(ADFDEL);
  400680:	2019      	movs	r0, #25
  400682:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400684:	6b33      	ldr	r3, [r6, #48]	; 0x30
  400686:	4323      	orrs	r3, r4
  400688:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  40068a:	6b73      	ldr	r3, [r6, #52]	; 0x34
  40068c:	4323      	orrs	r3, r4
  40068e:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  400690:	2019      	movs	r0, #25
  400692:	47c0      	blx	r8
	SPI_transfer((INT & 0xFE00) >> 9);
  400694:	0a68      	lsrs	r0, r5, #9
  400696:	47b8      	blx	r7
	SPI_transfer((INT & 0x1FE) >> 1);
  400698:	f3c5 0047 	ubfx	r0, r5, #1, #8
  40069c:	47b8      	blx	r7
	SPI_transfer((INT & 1) << 7 | (FRAC & 0xFE0) >> 5);
  40069e:	f3c9 1046 	ubfx	r0, r9, #5, #7
  4006a2:	ea40 10c5 	orr.w	r0, r0, r5, lsl #7
  4006a6:	b2c0      	uxtb	r0, r0
  4006a8:	47b8      	blx	r7
	SPI_transfer((FRAC & 0x1F) << 3);
  4006aa:	ea4f 00c9 	mov.w	r0, r9, lsl #3
  4006ae:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
  4006b2:	47b8      	blx	r7
	delay16b(ADFDEL);
  4006b4:	2019      	movs	r0, #25
  4006b6:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  4006b8:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4006ba:	431c      	orrs	r4, r3
  4006bc:	6334      	str	r4, [r6, #48]	; 0x30
}
  4006be:	b005      	add	sp, #20
  4006c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4006c4:	f3af 8000 	nop.w
  4006c8:	00000000 	.word	0x00000000
  4006cc:	40b13000 	.word	0x40b13000
  4006d0:	fefa39ef 	.word	0xfefa39ef
  4006d4:	3fe62e42 	.word	0x3fe62e42
  4006d8:	00402795 	.word	0x00402795
  4006dc:	00402a91 	.word	0x00402a91
  4006e0:	00400ea1 	.word	0x00400ea1
  4006e4:	00402d9d 	.word	0x00402d9d
  4006e8:	00400f99 	.word	0x00400f99
  4006ec:	00403161 	.word	0x00403161
  4006f0:	00402de5 	.word	0x00402de5
  4006f4:	457a0000 	.word	0x457a0000
  4006f8:	400e0e00 	.word	0x400e0e00
  4006fc:	004004e5 	.word	0x004004e5
  400700:	00402751 	.word	0x00402751
  400704:	00402f51 	.word	0x00402f51
  400708:	00402ff9 	.word	0x00402ff9
  40070c:	00403299 	.word	0x00403299
  400710:	00400501 	.word	0x00400501

00400714 <_Z7ATT_Defh>:
	else
		DPIN->PIO_SODR |= AT16;
		
#else

	if(att & 1)
  400714:	f010 0f01 	tst.w	r0, #1
  400718:	d025      	beq.n	400766 <_Z7ATT_Defh+0x52>
		DPIN->PIO_SODR |= AT1;
  40071a:	4a22      	ldr	r2, [pc, #136]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40071c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40071e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400722:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT1;
	
	if((att & 2) >> 1)
  400724:	f010 0f02 	tst.w	r0, #2
  400728:	d023      	beq.n	400772 <_Z7ATT_Defh+0x5e>
		DPIN2->PIO_SODR |= AT2;
  40072a:	4a1f      	ldr	r2, [pc, #124]	; (4007a8 <_Z7ATT_Defh+0x94>)
  40072c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40072e:	f043 0310 	orr.w	r3, r3, #16
  400732:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN2->PIO_CODR |= AT2;
	
	if((att & 4) >> 2)
  400734:	f010 0f04 	tst.w	r0, #4
  400738:	d021      	beq.n	40077e <_Z7ATT_Defh+0x6a>
		DPIN->PIO_SODR |= AT4;
  40073a:	4a1a      	ldr	r2, [pc, #104]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40073c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40073e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400742:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT4;
	
	if((att & 8) >> 3)
  400744:	f010 0f08 	tst.w	r0, #8
  400748:	d01f      	beq.n	40078a <_Z7ATT_Defh+0x76>
		DPIN->PIO_SODR |= AT8;
  40074a:	4a16      	ldr	r2, [pc, #88]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40074c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40074e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400752:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT8;
	
	if((att & 16) >> 4)
  400754:	f010 0f10 	tst.w	r0, #16
  400758:	d11d      	bne.n	400796 <_Z7ATT_Defh+0x82>
		DPIN->PIO_SODR |= AT16;
	else
		DPIN->PIO_CODR |= AT16;
  40075a:	4a12      	ldr	r2, [pc, #72]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40075c:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40075e:	f043 0320 	orr.w	r3, r3, #32
  400762:	6353      	str	r3, [r2, #52]	; 0x34
  400764:	4770      	bx	lr
		DPIN->PIO_CODR |= AT1;
  400766:	4a0f      	ldr	r2, [pc, #60]	; (4007a4 <_Z7ATT_Defh+0x90>)
  400768:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40076a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40076e:	6353      	str	r3, [r2, #52]	; 0x34
  400770:	e7d8      	b.n	400724 <_Z7ATT_Defh+0x10>
		DPIN2->PIO_CODR |= AT2;
  400772:	4a0d      	ldr	r2, [pc, #52]	; (4007a8 <_Z7ATT_Defh+0x94>)
  400774:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400776:	f043 0310 	orr.w	r3, r3, #16
  40077a:	6353      	str	r3, [r2, #52]	; 0x34
  40077c:	e7da      	b.n	400734 <_Z7ATT_Defh+0x20>
		DPIN->PIO_CODR |= AT4;
  40077e:	4a09      	ldr	r2, [pc, #36]	; (4007a4 <_Z7ATT_Defh+0x90>)
  400780:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400786:	6353      	str	r3, [r2, #52]	; 0x34
  400788:	e7dc      	b.n	400744 <_Z7ATT_Defh+0x30>
		DPIN->PIO_CODR |= AT8;
  40078a:	4a06      	ldr	r2, [pc, #24]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40078c:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40078e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400792:	6353      	str	r3, [r2, #52]	; 0x34
  400794:	e7de      	b.n	400754 <_Z7ATT_Defh+0x40>
		DPIN->PIO_SODR |= AT16;
  400796:	4a03      	ldr	r2, [pc, #12]	; (4007a4 <_Z7ATT_Defh+0x90>)
  400798:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40079a:	f043 0320 	orr.w	r3, r3, #32
  40079e:	6313      	str	r3, [r2, #48]	; 0x30
  4007a0:	4770      	bx	lr
  4007a2:	bf00      	nop
  4007a4:	400e0e00 	.word	0x400e0e00
  4007a8:	400e1000 	.word	0x400e1000

004007ac <_Z16AD9914_sweepInitff>:
#endif		
}

void AD9914_sweepInit(float fclk, float fstp)
{
  4007ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4007b0:	4607      	mov	r7, r0
  4007b2:	4688      	mov	r8, r1
	//RESET IO COMMUNICATIONS
	DPIN->PIO_SODR |= SYNCIO;
  4007b4:	4d59      	ldr	r5, [pc, #356]	; (40091c <_Z16AD9914_sweepInitff+0x170>)
  4007b6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4007b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4007bc:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= SYNCIO;
  4007be:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4007c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4007c4:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF4 DAC CALIBRATION
	SPI_transfer(0x03);
  4007c6:	2003      	movs	r0, #3
  4007c8:	4c55      	ldr	r4, [pc, #340]	; (400920 <_Z16AD9914_sweepInitff+0x174>)
  4007ca:	47a0      	blx	r4
	SPI_transfer(0x01); // Calibracion del DAC activa
  4007cc:	2001      	movs	r0, #1
  4007ce:	47a0      	blx	r4
	SPI_transfer(0x05);
  4007d0:	2005      	movs	r0, #5
  4007d2:	47a0      	blx	r4
	SPI_transfer(0x21);
  4007d4:	2021      	movs	r0, #33	; 0x21
  4007d6:	47a0      	blx	r4
	SPI_transfer(0x20);
  4007d8:	2020      	movs	r0, #32
  4007da:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4007dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4007de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007e2:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4007e4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4007e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007ea:	636b      	str	r3, [r5, #52]	; 0x34
	
	delay32b(DACCAL);
  4007ec:	484d      	ldr	r0, [pc, #308]	; (400924 <_Z16AD9914_sweepInitff+0x178>)
  4007ee:	4b4e      	ldr	r3, [pc, #312]	; (400928 <_Z16AD9914_sweepInitff+0x17c>)
  4007f0:	4798      	blx	r3
	
	SPI_transfer(0x03); //CFR3 Address
  4007f2:	2003      	movs	r0, #3
  4007f4:	47a0      	blx	r4
	SPI_transfer(0x00); // Calibracion del DAC desactivada
  4007f6:	2000      	movs	r0, #0
  4007f8:	47a0      	blx	r4
	SPI_transfer(0x05);
  4007fa:	2005      	movs	r0, #5
  4007fc:	47a0      	blx	r4
	SPI_transfer(0x21);
  4007fe:	2021      	movs	r0, #33	; 0x21
  400800:	47a0      	blx	r4
	SPI_transfer(0x20);
  400802:	2020      	movs	r0, #32
  400804:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400806:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40080c:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40080e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400810:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400814:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF1
	SPI_transfer(0x00);
  400816:	2000      	movs	r0, #0
  400818:	47a0      	blx	r4
	SPI_transfer(0x00);
  40081a:	2000      	movs	r0, #0
  40081c:	47a0      	blx	r4
	SPI_transfer(0x01); // Activacion salida senoidal
  40081e:	2001      	movs	r0, #1
  400820:	47a0      	blx	r4
	SPI_transfer(0x00); // Sin autoclear del DRG ni OSK
  400822:	2000      	movs	r0, #0
  400824:	47a0      	blx	r4
	SPI_transfer(0x08); // Control de apagado a traves de patilla activo
  400826:	2008      	movs	r0, #8
  400828:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40082a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40082c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400830:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400832:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400834:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400838:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF2
	SPI_transfer(0x01);
  40083a:	2001      	movs	r0, #1
  40083c:	47a0      	blx	r4
	SPI_transfer(0x00);
  40083e:	2000      	movs	r0, #0
  400840:	47a0      	blx	r4
	SPI_transfer(0x0E); // DRG activo, No dwell alto y bajo activos
  400842:	200e      	movs	r0, #14
  400844:	47a0      	blx	r4
	SPI_transfer(0x00);
  400846:	2000      	movs	r0, #0
  400848:	47a0      	blx	r4
	SPI_transfer(0x00);
  40084a:	2000      	movs	r0, #0
  40084c:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40084e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400850:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400854:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400856:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400858:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40085c:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF3
	// Controles del PLL, todo por defecto. No se usa el PLL
	SPI_transfer(0x02);
  40085e:	2002      	movs	r0, #2
  400860:	47a0      	blx	r4
	SPI_transfer(0x00);
  400862:	2000      	movs	r0, #0
  400864:	47a0      	blx	r4
	SPI_transfer(0x00);
  400866:	2000      	movs	r0, #0
  400868:	47a0      	blx	r4
	SPI_transfer(0x19);
  40086a:	2019      	movs	r0, #25
  40086c:	47a0      	blx	r4
	SPI_transfer(0x1C);
  40086e:	201c      	movs	r0, #28
  400870:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400872:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400874:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400878:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40087a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40087c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400880:	636b      	str	r3, [r5, #52]	; 0x34
	
	//Digital ramp slope rate
	SPI_transfer(0x08);
  400882:	2008      	movs	r0, #8
  400884:	47a0      	blx	r4
	SPI_transfer((parametroDwelling & 0x0000FF00) >> 8);
  400886:	4e29      	ldr	r6, [pc, #164]	; (40092c <_Z16AD9914_sweepInitff+0x180>)
  400888:	8830      	ldrh	r0, [r6, #0]
  40088a:	0a00      	lsrs	r0, r0, #8
  40088c:	47a0      	blx	r4
	SPI_transfer((parametroDwelling & 0x000000FF));
  40088e:	7830      	ldrb	r0, [r6, #0]
  400890:	47a0      	blx	r4
	SPI_transfer((parametroDwelling & 0x0000FF00) >> 8);
  400892:	8830      	ldrh	r0, [r6, #0]
  400894:	0a00      	lsrs	r0, r0, #8
  400896:	47a0      	blx	r4
	SPI_transfer((parametroDwelling & 0x000000FF));
  400898:	7830      	ldrb	r0, [r6, #0]
  40089a:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40089c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40089e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008a2:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4008a4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4008a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008aa:	636b      	str	r3, [r5, #52]	; 0x34
	
	uint32_t FTWstep = 0xFFFFFFFF * fstp / fclk;
  4008ac:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  4008b0:	4640      	mov	r0, r8
  4008b2:	4b1f      	ldr	r3, [pc, #124]	; (400930 <_Z16AD9914_sweepInitff+0x184>)
  4008b4:	4798      	blx	r3
  4008b6:	4639      	mov	r1, r7
  4008b8:	4b1e      	ldr	r3, [pc, #120]	; (400934 <_Z16AD9914_sweepInitff+0x188>)
  4008ba:	4798      	blx	r3
  4008bc:	4b1e      	ldr	r3, [pc, #120]	; (400938 <_Z16AD9914_sweepInitff+0x18c>)
  4008be:	4798      	blx	r3
  4008c0:	4606      	mov	r6, r0
	//Rising Digital Ramp Step Size Register
	SPI_transfer(0x06);
  4008c2:	2006      	movs	r0, #6
  4008c4:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24);
  4008c6:	ea4f 6916 	mov.w	r9, r6, lsr #24
  4008ca:	4648      	mov	r0, r9
  4008cc:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16);
  4008ce:	f3c6 4807 	ubfx	r8, r6, #16, #8
  4008d2:	4640      	mov	r0, r8
  4008d4:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);
  4008d6:	f3c6 2707 	ubfx	r7, r6, #8, #8
  4008da:	4638      	mov	r0, r7
  4008dc:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));
  4008de:	b2f6      	uxtb	r6, r6
  4008e0:	4630      	mov	r0, r6
  4008e2:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4008e4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4008e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008ea:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4008ec:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4008ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008f2:	636b      	str	r3, [r5, #52]	; 0x34

	//Falling Digital Ramp Step Size Register
	SPI_transfer(0x07);
  4008f4:	2007      	movs	r0, #7
  4008f6:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24);
  4008f8:	4648      	mov	r0, r9
  4008fa:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16);
  4008fc:	4640      	mov	r0, r8
  4008fe:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);
  400900:	4638      	mov	r0, r7
  400902:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));
  400904:	4630      	mov	r0, r6
  400906:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400908:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40090a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40090e:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400910:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400912:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400916:	636b      	str	r3, [r5, #52]	; 0x34
  400918:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40091c:	400e0e00 	.word	0x400e0e00
  400920:	004004e5 	.word	0x004004e5
  400924:	000186a0 	.word	0x000186a0
  400928:	00400511 	.word	0x00400511
  40092c:	20000004 	.word	0x20000004
  400930:	00402ff9 	.word	0x00402ff9
  400934:	00403161 	.word	0x00403161
  400938:	00403299 	.word	0x00403299

0040093c <_Z12AD9914_Sweepfffh>:
	DPIN->PIO_SODR |= IOUPD;
	DPIN->PIO_CODR |= IOUPD;
} */

void AD9914_Sweep(float fclk, float fstart, float fstop, uint8_t att)
{
  40093c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400940:	b085      	sub	sp, #20
  400942:	9001      	str	r0, [sp, #4]
  400944:	468b      	mov	fp, r1
  400946:	9202      	str	r2, [sp, #8]
  400948:	9303      	str	r3, [sp, #12]
	uint32_t FTWstart = 0xFFFFFFFF * fstart / fclk;
  40094a:	f8df 9130 	ldr.w	r9, [pc, #304]	; 400a7c <_Z12AD9914_Sweepfffh+0x140>
  40094e:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  400952:	4658      	mov	r0, fp
  400954:	47c8      	blx	r9
  400956:	f8df 8128 	ldr.w	r8, [pc, #296]	; 400a80 <_Z12AD9914_Sweepfffh+0x144>
  40095a:	9901      	ldr	r1, [sp, #4]
  40095c:	47c0      	blx	r8
  40095e:	f8df a124 	ldr.w	sl, [pc, #292]	; 400a84 <_Z12AD9914_Sweepfffh+0x148>
  400962:	47d0      	blx	sl
  400964:	4606      	mov	r6, r0
	uint32_t FTWstop = 0xFFFFFFFF * fstop / fclk;
  400966:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  40096a:	9802      	ldr	r0, [sp, #8]
  40096c:	47c8      	blx	r9
  40096e:	9901      	ldr	r1, [sp, #4]
  400970:	47c0      	blx	r8
  400972:	47d0      	blx	sl
  400974:	4607      	mov	r7, r0
	SPI_transfer(0x00);
	DPIN->PIO_SODR |= IOUPD;
	DPIN->PIO_CODR |= IOUPD;
#endif

	SPI_transfer(0x05);
  400976:	2005      	movs	r0, #5
  400978:	4c3a      	ldr	r4, [pc, #232]	; (400a64 <_Z12AD9914_Sweepfffh+0x128>)
  40097a:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0xFF000000) >> 24);
  40097c:	0e38      	lsrs	r0, r7, #24
  40097e:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x00FF0000) >> 16);
  400980:	f3c7 4007 	ubfx	r0, r7, #16, #8
  400984:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x0000FF00) >> 8);
  400986:	f3c7 2007 	ubfx	r0, r7, #8, #8
  40098a:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x000000FF));
  40098c:	b2f8      	uxtb	r0, r7
  40098e:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400990:	4d35      	ldr	r5, [pc, #212]	; (400a68 <_Z12AD9914_Sweepfffh+0x12c>)
  400992:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400994:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400998:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40099a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40099c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009a0:	636b      	str	r3, [r5, #52]	; 0x34
		
	ATT_Def(att);
  4009a2:	9803      	ldr	r0, [sp, #12]
  4009a4:	4b31      	ldr	r3, [pc, #196]	; (400a6c <_Z12AD9914_Sweepfffh+0x130>)
  4009a6:	4798      	blx	r3
	
	SPI_transfer(0x04);
  4009a8:	2004      	movs	r0, #4
  4009aa:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0xFF000000) >> 24);
  4009ac:	0e30      	lsrs	r0, r6, #24
  4009ae:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x00FF0000) >> 16);
  4009b0:	f3c6 4007 	ubfx	r0, r6, #16, #8
  4009b4:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x0000FF00) >> 8);
  4009b6:	f3c6 2007 	ubfx	r0, r6, #8, #8
  4009ba:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x000000FF));
  4009bc:	b2f0      	uxtb	r0, r6
  4009be:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4009c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4009c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009c6:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4009c8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4009ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009ce:	636b      	str	r3, [r5, #52]	; 0x34
	
	//IN
	float bandwith = fstop - fstart;
  4009d0:	4659      	mov	r1, fp
  4009d2:	9802      	ldr	r0, [sp, #8]
  4009d4:	4b26      	ldr	r3, [pc, #152]	; (400a70 <_Z12AD9914_Sweepfffh+0x134>)
  4009d6:	4798      	blx	r3
	float fstp = bandwith / tiempoRampa * parametroDwelling * 24 / fclk; // DRG Timer intervalos = 24 / fclk
  4009d8:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 400a88 <_Z12AD9914_Sweepfffh+0x14c>
  4009dc:	f8db 1004 	ldr.w	r1, [fp, #4]
  4009e0:	47c0      	blx	r8
  4009e2:	9002      	str	r0, [sp, #8]
  4009e4:	f8bb 0000 	ldrh.w	r0, [fp]
  4009e8:	4b22      	ldr	r3, [pc, #136]	; (400a74 <_Z12AD9914_Sweepfffh+0x138>)
  4009ea:	4798      	blx	r3
  4009ec:	9902      	ldr	r1, [sp, #8]
  4009ee:	47c8      	blx	r9
  4009f0:	4921      	ldr	r1, [pc, #132]	; (400a78 <_Z12AD9914_Sweepfffh+0x13c>)
  4009f2:	47c8      	blx	r9
  4009f4:	9901      	ldr	r1, [sp, #4]
  4009f6:	47c0      	blx	r8
	uint32_t FTWstep = 0xFFFFFFFF * fstp / fclk;
  4009f8:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  4009fc:	47c8      	blx	r9
  4009fe:	9901      	ldr	r1, [sp, #4]
  400a00:	47c0      	blx	r8
  400a02:	47d0      	blx	sl
  400a04:	4680      	mov	r8, r0
	//Rising Digital Ramp Step Size Register
	SPI_transfer(0x06);
  400a06:	2006      	movs	r0, #6
  400a08:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24);
  400a0a:	ea4f 6018 	mov.w	r0, r8, lsr #24
  400a0e:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16);
  400a10:	f3c8 4007 	ubfx	r0, r8, #16, #8
  400a14:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);
  400a16:	f3c8 2007 	ubfx	r0, r8, #8, #8
  400a1a:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));
  400a1c:	fa5f f088 	uxtb.w	r0, r8
  400a20:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400a22:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400a24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a28:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400a2a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400a2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a30:	636b      	str	r3, [r5, #52]	; 0x34
	
#ifdef BARRIDO_SOLO_IDA	
	uint32_t FTWflyback = (FTWstart - FTWstop) / 2; // Hay que hacer el flyback en 2 pasos o no funciona
  400a32:	1bf6      	subs	r6, r6, r7
  400a34:	0877      	lsrs	r7, r6, #1
	//Falling Digital Ramp Step Size Register
	SPI_transfer(0x07);
  400a36:	2007      	movs	r0, #7
  400a38:	47a0      	blx	r4
	SPI_transfer(((FTWflyback) & 0xFF000000) >> 24);
  400a3a:	0e70      	lsrs	r0, r6, #25
  400a3c:	47a0      	blx	r4
	SPI_transfer(((FTWflyback) & 0x00FF0000) >> 16);
  400a3e:	f3c6 4047 	ubfx	r0, r6, #17, #8
  400a42:	47a0      	blx	r4
	SPI_transfer(((FTWflyback) & 0x0000FF00) >> 8);
  400a44:	f3c6 2047 	ubfx	r0, r6, #9, #8
  400a48:	47a0      	blx	r4
	SPI_transfer(((FTWflyback) & 0x000000FF));
  400a4a:	b2f8      	uxtb	r0, r7
  400a4c:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400a4e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400a50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a54:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400a56:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400a58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a5c:	636b      	str	r3, [r5, #52]	; 0x34
	SPI_transfer(0x00);
	SPI_transfer(0x00);
	DPIN->PIO_SODR |= IOUPD;
	DPIN->PIO_CODR |= IOUPD;
#endif
}
  400a5e:	b005      	add	sp, #20
  400a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a64:	004004e5 	.word	0x004004e5
  400a68:	400e0e00 	.word	0x400e0e00
  400a6c:	00400715 	.word	0x00400715
  400a70:	00402de5 	.word	0x00402de5
  400a74:	00402f51 	.word	0x00402f51
  400a78:	41c00000 	.word	0x41c00000
  400a7c:	00402ff9 	.word	0x00402ff9
  400a80:	00403161 	.word	0x00403161
  400a84:	00403299 	.word	0x00403299
  400a88:	20000004 	.word	0x20000004

00400a8c <main>:

int main(void)
{
  400a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// CLK Init
	CLK_Init(osc, FOSC, 15, 2);
  400a8e:	2302      	movs	r3, #2
  400a90:	220f      	movs	r2, #15
  400a92:	2110      	movs	r1, #16
  400a94:	4618      	mov	r0, r3
  400a96:	4c3c      	ldr	r4, [pc, #240]	; (400b88 <main+0xfc>)
  400a98:	47a0      	blx	r4
	// Set PB4 as GPIO pin
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a9a:	4a3c      	ldr	r2, [pc, #240]	; (400b8c <main+0x100>)
  400a9c:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400aa0:	f043 0310 	orr.w	r3, r3, #16
  400aa4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	// pinMode(..., OUTPUT)
	DPIN  -> PIO_OER |= AT16 | AT8 | AT4 | AT1 | EN18 | EN33 | EN50 | CSLO | CSCLK | SYNCIO | IOUPD;
  400aa8:	4c39      	ldr	r4, [pc, #228]	; (400b90 <main+0x104>)
  400aaa:	6922      	ldr	r2, [r4, #16]
  400aac:	4b39      	ldr	r3, [pc, #228]	; (400b94 <main+0x108>)
  400aae:	4313      	orrs	r3, r2
  400ab0:	6123      	str	r3, [r4, #16]
	DPIN2 -> PIO_OER |= AT2;
  400ab2:	4b39      	ldr	r3, [pc, #228]	; (400b98 <main+0x10c>)
  400ab4:	691a      	ldr	r2, [r3, #16]
  400ab6:	f042 0210 	orr.w	r2, r2, #16
  400aba:	611a      	str	r2, [r3, #16]
	
	// digitalWrite(..., HIGH)
	
	DPIN  -> PIO_SODR |= CSLO | CSCLK;	// Setting the CS in high state
  400abc:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400abe:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  400ac2:	6322      	str	r2, [r4, #48]	; 0x30
#if defined(MALETA_5A) || defined(MALETA_5B) || \
	defined(ENRACKABLE_5A) || defined(ENRACKABLE_5B)
	DPIN  -> PIO_CODR |= AT16 | AT8 | AT4 | AT1;	// Setting the DAT31R5APP+ at max attenuation
	DPIN2 -> PIO_CODR |= AT2;
#else
	DPIN  -> PIO_SODR |= AT16 | AT8 | AT4 | AT1;	// Setting the DAT31R5APP+ at max attenuation
  400ac4:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400ac6:	f442 72f0 	orr.w	r2, r2, #480	; 0x1e0
  400aca:	6322      	str	r2, [r4, #48]	; 0x30
	DPIN2 -> PIO_SODR |= AT2;
  400acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400ace:	f042 0210 	orr.w	r2, r2, #16
  400ad2:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	
	// digitalWrite(..., LOW)
	DPIN -> PIO_CODR |= EN18 | EN33 | EN50 | SYNCIO | IOUPD;	// Turn off the DC regulators and setting AD9914 communication pins
  400ad4:	6b63      	ldr	r3, [r4, #52]	; 0x34
  400ad6:	f443 0358 	orr.w	r3, r3, #14155776	; 0xd80000
  400ada:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400ade:	6363      	str	r3, [r4, #52]	; 0x34
	
	// I2C MODULE
	I2C_slave_Init(IDL);	
  400ae0:	2001      	movs	r0, #1
  400ae2:	4b2e      	ldr	r3, [pc, #184]	; (400b9c <main+0x110>)
  400ae4:	4798      	blx	r3
	delay32b(GPIODEL);
  400ae6:	4e2e      	ldr	r6, [pc, #184]	; (400ba0 <main+0x114>)
  400ae8:	4630      	mov	r0, r6
  400aea:	4d2e      	ldr	r5, [pc, #184]	; (400ba4 <main+0x118>)
  400aec:	47a8      	blx	r5
	DPIN->PIO_SODR |= EN33 | EN50;
  400aee:	6b23      	ldr	r3, [r4, #48]	; 0x30
  400af0:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
  400af4:	6323      	str	r3, [r4, #48]	; 0x30
	delay32b(GPIODEL);
  400af6:	4630      	mov	r0, r6
  400af8:	47a8      	blx	r5
	SPI_Init(0, 0, 1);	//different 1 en esclavo (6)
  400afa:	2201      	movs	r2, #1
  400afc:	2100      	movs	r1, #0
  400afe:	4608      	mov	r0, r1
  400b00:	4b29      	ldr	r3, [pc, #164]	; (400ba8 <main+0x11c>)
  400b02:	4798      	blx	r3
	delay32b(GPIODEL);
  400b04:	4630      	mov	r0, r6
  400b06:	47a8      	blx	r5
	ADF4350_synthetizer(FOSC, FCLOCK, PCLOCK, CSCLK);
  400b08:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400b0c:	2203      	movs	r2, #3
  400b0e:	4927      	ldr	r1, [pc, #156]	; (400bac <main+0x120>)
  400b10:	f04f 4083 	mov.w	r0, #1098907648	; 0x41800000
  400b14:	4c26      	ldr	r4, [pc, #152]	; (400bb0 <main+0x124>)
  400b16:	47a0      	blx	r4
	delay32b(GPIODEL);
  400b18:	4630      	mov	r0, r6
  400b1a:	47a8      	blx	r5
  400b1c:	e02a      	b.n	400b74 <main+0xe8>
	
	while(true)
	{
		if(finProg && !off)
		{
			for(uint8_t ww = 0; ww < W; ww++)
  400b1e:	3401      	adds	r4, #1
  400b20:	b2e4      	uxtb	r4, r4
  400b22:	4622      	mov	r2, r4
  400b24:	4b23      	ldr	r3, [pc, #140]	; (400bb4 <main+0x128>)
  400b26:	785b      	ldrb	r3, [r3, #1]
  400b28:	429c      	cmp	r4, r3
  400b2a:	da23      	bge.n	400b74 <main+0xe8>
			{
				if(activeWindows[ww])
  400b2c:	4b22      	ldr	r3, [pc, #136]	; (400bb8 <main+0x12c>)
  400b2e:	4423      	add	r3, r4
  400b30:	7b1b      	ldrb	r3, [r3, #12]
  400b32:	2b00      	cmp	r3, #0
  400b34:	d0f3      	beq.n	400b1e <main+0x92>
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b36:	4d21      	ldr	r5, [pc, #132]	; (400bbc <main+0x130>)
  400b38:	f44f 2600 	mov.w	r6, #524288	; 0x80000
  400b3c:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400b40:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400b44:	f3bf 8f6f 	isb	sy
				{
					NVIC_DisableIRQ(TWI0_IRQn);
					AD9914_Sweep(FCLOCK, frequencies[2 * ww], frequencies[2 * ww + 1], att[ww]);
  400b48:	0061      	lsls	r1, r4, #1
  400b4a:	4b1a      	ldr	r3, [pc, #104]	; (400bb4 <main+0x128>)
  400b4c:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
  400b50:	3101      	adds	r1, #1
  400b52:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  400b56:	441a      	add	r2, r3
  400b58:	f892 3054 	ldrb.w	r3, [r2, #84]	; 0x54
  400b5c:	684a      	ldr	r2, [r1, #4]
  400b5e:	6841      	ldr	r1, [r0, #4]
  400b60:	4812      	ldr	r0, [pc, #72]	; (400bac <main+0x120>)
  400b62:	4f17      	ldr	r7, [pc, #92]	; (400bc0 <main+0x134>)
  400b64:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b66:	602e      	str	r6, [r5, #0]
					NVIC_EnableIRQ(TWI0_IRQn);
					
					// Tiempo añadido durante el cual se estan realizando barridos en una ventana
					delay16b(tiempoBarrido);
  400b68:	4b13      	ldr	r3, [pc, #76]	; (400bb8 <main+0x12c>)
  400b6a:	8ad8      	ldrh	r0, [r3, #22]
  400b6c:	4b15      	ldr	r3, [pc, #84]	; (400bc4 <main+0x138>)
  400b6e:	4798      	blx	r3
  400b70:	e7d5      	b.n	400b1e <main+0x92>
				}
			}
		}
		else
		{
			asm("nop");
  400b72:	bf00      	nop
		if(finProg && !off)
  400b74:	4b0f      	ldr	r3, [pc, #60]	; (400bb4 <main+0x128>)
  400b76:	781b      	ldrb	r3, [r3, #0]
  400b78:	2b00      	cmp	r3, #0
  400b7a:	d0fa      	beq.n	400b72 <main+0xe6>
  400b7c:	4b0e      	ldr	r3, [pc, #56]	; (400bb8 <main+0x12c>)
  400b7e:	7a1b      	ldrb	r3, [r3, #8]
  400b80:	2b00      	cmp	r3, #0
  400b82:	d1f6      	bne.n	400b72 <main+0xe6>
  400b84:	2400      	movs	r4, #0
  400b86:	e7cc      	b.n	400b22 <main+0x96>
  400b88:	004001a5 	.word	0x004001a5
  400b8c:	400e0200 	.word	0x400e0200
  400b90:	400e0e00 	.word	0x400e0e00
  400b94:	00d887e0 	.word	0x00d887e0
  400b98:	400e1000 	.word	0x400e1000
  400b9c:	00400355 	.word	0x00400355
  400ba0:	000186a0 	.word	0x000186a0
  400ba4:	00400511 	.word	0x00400511
  400ba8:	00400461 	.word	0x00400461
  400bac:	45834000 	.word	0x45834000
  400bb0:	00400521 	.word	0x00400521
  400bb4:	20000478 	.word	0x20000478
  400bb8:	20000004 	.word	0x20000004
  400bbc:	e000e100 	.word	0xe000e100
  400bc0:	0040093d 	.word	0x0040093d
  400bc4:	00400501 	.word	0x00400501

00400bc8 <TWI0_Handler>:
/**
*  \brief TWI0 Interrupt handler.
*/

void TWI0_Handler(void)
{
  400bc8:	b570      	push	{r4, r5, r6, lr}
	uint8_t databyte = REG_TWI0_RHR;
  400bca:	4bac      	ldr	r3, [pc, #688]	; (400e7c <TWI0_Handler+0x2b4>)
  400bcc:	681b      	ldr	r3, [r3, #0]
  400bce:	b2da      	uxtb	r2, r3
	
	if(!lockI2c)
  400bd0:	49ab      	ldr	r1, [pc, #684]	; (400e80 <TWI0_Handler+0x2b8>)
  400bd2:	f891 105e 	ldrb.w	r1, [r1, #94]	; 0x5e
  400bd6:	2900      	cmp	r1, #0
  400bd8:	f040 80dd 	bne.w	400d96 <TWI0_Handler+0x1ce>
	{
		uint8_t command = databyte & 7;
  400bdc:	f002 0207 	and.w	r2, r2, #7
		switch(command)
  400be0:	2a04      	cmp	r2, #4
  400be2:	d016      	beq.n	400c12 <TWI0_Handler+0x4a>
  400be4:	2a07      	cmp	r2, #7
  400be6:	d00a      	beq.n	400bfe <TWI0_Handler+0x36>
  400be8:	2a02      	cmp	r2, #2
  400bea:	f040 80e3 	bne.w	400db4 <TWI0_Handler+0x1ec>
		{
			case 2:
			W = (databyte >> 3) & 7;
  400bee:	f3c3 03c2 	ubfx	r3, r3, #3, #3
  400bf2:	4aa3      	ldr	r2, [pc, #652]	; (400e80 <TWI0_Handler+0x2b8>)
  400bf4:	7053      	strb	r3, [r2, #1]
			lockI2c = true;
  400bf6:	2301      	movs	r3, #1
  400bf8:	f882 305e 	strb.w	r3, [r2, #94]	; 0x5e
			break;
  400bfc:	bd70      	pop	{r4, r5, r6, pc}
			
			case 7:
			DPIN -> PIO_CODR |= EN18 | EN33 | EN50;			
  400bfe:	4aa1      	ldr	r2, [pc, #644]	; (400e84 <TWI0_Handler+0x2bc>)
  400c00:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400c02:	f443 0348 	orr.w	r3, r3, #13107200	; 0xc80000
  400c06:	6353      	str	r3, [r2, #52]	; 0x34
			lockI2c = false;			
  400c08:	2200      	movs	r2, #0
  400c0a:	4b9d      	ldr	r3, [pc, #628]	; (400e80 <TWI0_Handler+0x2b8>)
  400c0c:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			break;
  400c10:	bd70      	pop	{r4, r5, r6, pc}
			
			case 4:
			if(finProg)
  400c12:	4a9b      	ldr	r2, [pc, #620]	; (400e80 <TWI0_Handler+0x2b8>)
  400c14:	7812      	ldrb	r2, [r2, #0]
  400c16:	2a00      	cmp	r2, #0
  400c18:	f000 80cc 	beq.w	400db4 <TWI0_Handler+0x1ec>
			{
				if(lockReactivo)
  400c1c:	4a98      	ldr	r2, [pc, #608]	; (400e80 <TWI0_Handler+0x2b8>)
  400c1e:	f892 205f 	ldrb.w	r2, [r2, #95]	; 0x5f
  400c22:	2a00      	cmp	r2, #0
  400c24:	f000 80a2 	beq.w	400d6c <TWI0_Handler+0x1a4>
				{
					activeWindows[5] = (databyte >> 3) & 1;
  400c28:	b2db      	uxtb	r3, r3
  400c2a:	f3c3 01c0 	ubfx	r1, r3, #3, #1
  400c2e:	4a96      	ldr	r2, [pc, #600]	; (400e88 <TWI0_Handler+0x2c0>)
  400c30:	7451      	strb	r1, [r2, #17]
					activeWindows[6] = (databyte >> 4) & 1;
  400c32:	f3c3 1100 	ubfx	r1, r3, #4, #1
  400c36:	7491      	strb	r1, [r2, #18]
					activeWindows[7] = (databyte >> 5) & 1;
  400c38:	f3c3 1140 	ubfx	r1, r3, #5, #1
  400c3c:	74d1      	strb	r1, [r2, #19]
					activeWindows[8] = (databyte >> 6) & 1;
  400c3e:	f3c3 1180 	ubfx	r1, r3, #6, #1
  400c42:	7511      	strb	r1, [r2, #20]
					activeWindows[9] = (databyte >> 7) & 1;
  400c44:	09db      	lsrs	r3, r3, #7
  400c46:	7553      	strb	r3, [r2, #21]
					lockReactivo = false;
  400c48:	2300      	movs	r3, #0
  400c4a:	498d      	ldr	r1, [pc, #564]	; (400e80 <TWI0_Handler+0x2b8>)
  400c4c:	f881 305f 	strb.w	r3, [r1, #95]	; 0x5f
					off = true;
  400c50:	2101      	movs	r1, #1
  400c52:	7211      	strb	r1, [r2, #8]
  400c54:	e001      	b.n	400c5a <TWI0_Handler+0x92>
					for(uint8_t ww = 0; ww < W; ww++)
  400c56:	3301      	adds	r3, #1
  400c58:	b2db      	uxtb	r3, r3
  400c5a:	4a89      	ldr	r2, [pc, #548]	; (400e80 <TWI0_Handler+0x2b8>)
  400c5c:	7852      	ldrb	r2, [r2, #1]
  400c5e:	4293      	cmp	r3, r2
  400c60:	da08      	bge.n	400c74 <TWI0_Handler+0xac>
					{
						if(activeWindows[ww])
  400c62:	4a89      	ldr	r2, [pc, #548]	; (400e88 <TWI0_Handler+0x2c0>)
  400c64:	441a      	add	r2, r3
  400c66:	7b12      	ldrb	r2, [r2, #12]
  400c68:	2a00      	cmp	r2, #0
  400c6a:	d0f4      	beq.n	400c56 <TWI0_Handler+0x8e>
						{
							off = false;
  400c6c:	2100      	movs	r1, #0
  400c6e:	4a86      	ldr	r2, [pc, #536]	; (400e88 <TWI0_Handler+0x2c0>)
  400c70:	7211      	strb	r1, [r2, #8]
  400c72:	e7f0      	b.n	400c56 <TWI0_Handler+0x8e>
						}
					}
					
					if(off)
  400c74:	4b84      	ldr	r3, [pc, #528]	; (400e88 <TWI0_Handler+0x2c0>)
  400c76:	7a1b      	ldrb	r3, [r3, #8]
  400c78:	2b00      	cmp	r3, #0
  400c7a:	d029      	beq.n	400cd0 <TWI0_Handler+0x108>
					{
						SPI_transfer(0x01);
  400c7c:	2001      	movs	r0, #1
  400c7e:	4c83      	ldr	r4, [pc, #524]	; (400e8c <TWI0_Handler+0x2c4>)
  400c80:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c82:	2000      	movs	r0, #0
  400c84:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c86:	2000      	movs	r0, #0
  400c88:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c8a:	2000      	movs	r0, #0
  400c8c:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c8e:	2000      	movs	r0, #0
  400c90:	47a0      	blx	r4
						DPIN->PIO_SODR |= IOUPD;
  400c92:	4d7c      	ldr	r5, [pc, #496]	; (400e84 <TWI0_Handler+0x2bc>)
  400c94:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400c96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400c9a:	632b      	str	r3, [r5, #48]	; 0x30
						DPIN->PIO_CODR |= IOUPD;
  400c9c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400c9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400ca2:	636b      	str	r3, [r5, #52]	; 0x34
						
						//CRF1
						SPI_transfer(0x00);
  400ca4:	2000      	movs	r0, #0
  400ca6:	47a0      	blx	r4
						SPI_transfer(0x00);
  400ca8:	2000      	movs	r0, #0
  400caa:	47a0      	blx	r4
						SPI_transfer(0x01);
  400cac:	2001      	movs	r0, #1
  400cae:	47a0      	blx	r4
						SPI_transfer(0x00);
  400cb0:	2000      	movs	r0, #0
  400cb2:	47a0      	blx	r4
						SPI_transfer(0xE8); //E8: Parada general Pedro. 88: Parada Digital solamente
  400cb4:	20e8      	movs	r0, #232	; 0xe8
  400cb6:	47a0      	blx	r4
						DPIN->PIO_SODR |= IOUPD;
  400cb8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400cba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cbe:	632b      	str	r3, [r5, #48]	; 0x30
						DPIN->PIO_CODR |= IOUPD;
  400cc0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400cc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cc6:	636b      	str	r3, [r5, #52]	; 0x34
						SPI_transfer(0x00);
						SPI_transfer(0x00);
						DPIN->PIO_SODR |= IOUPD;
						DPIN->PIO_CODR |= IOUPD;
					}
					delay32b(DDSDEL);
  400cc8:	200a      	movs	r0, #10
  400cca:	4b71      	ldr	r3, [pc, #452]	; (400e90 <TWI0_Handler+0x2c8>)
  400ccc:	4798      	blx	r3
  400cce:	bd70      	pop	{r4, r5, r6, pc}
						SPI_transfer (0x03);
  400cd0:	2003      	movs	r0, #3
  400cd2:	4c6e      	ldr	r4, [pc, #440]	; (400e8c <TWI0_Handler+0x2c4>)
  400cd4:	47a0      	blx	r4
						SPI_transfer (0x01);
  400cd6:	2001      	movs	r0, #1
  400cd8:	47a0      	blx	r4
						SPI_transfer (0x05);
  400cda:	2005      	movs	r0, #5
  400cdc:	47a0      	blx	r4
						SPI_transfer (0x21);
  400cde:	2021      	movs	r0, #33	; 0x21
  400ce0:	47a0      	blx	r4
						SPI_transfer (0x20);
  400ce2:	2020      	movs	r0, #32
  400ce4:	47a0      	blx	r4
						DPIN->PIO_SODR |= IOUPD;
  400ce6:	4d67      	ldr	r5, [pc, #412]	; (400e84 <TWI0_Handler+0x2bc>)
  400ce8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cee:	632b      	str	r3, [r5, #48]	; 0x30
						DPIN->PIO_CODR |= IOUPD;
  400cf0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400cf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cf6:	636b      	str	r3, [r5, #52]	; 0x34
						delay32b(GPIODEL);
  400cf8:	4866      	ldr	r0, [pc, #408]	; (400e94 <TWI0_Handler+0x2cc>)
  400cfa:	4b65      	ldr	r3, [pc, #404]	; (400e90 <TWI0_Handler+0x2c8>)
  400cfc:	4798      	blx	r3
						SPI_transfer(0x03); //CFR3 Address
  400cfe:	2003      	movs	r0, #3
  400d00:	47a0      	blx	r4
						SPI_transfer(0x00);
  400d02:	2000      	movs	r0, #0
  400d04:	47a0      	blx	r4
						SPI_transfer(0x05);
  400d06:	2005      	movs	r0, #5
  400d08:	47a0      	blx	r4
						SPI_transfer(0x21);
  400d0a:	2021      	movs	r0, #33	; 0x21
  400d0c:	47a0      	blx	r4
						SPI_transfer(0x20);						
  400d0e:	2020      	movs	r0, #32
  400d10:	47a0      	blx	r4
						DPIN->PIO_SODR |= IOUPD;
  400d12:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400d14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d18:	632b      	str	r3, [r5, #48]	; 0x30
						DPIN->PIO_CODR |= IOUPD;
  400d1a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400d1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d20:	636b      	str	r3, [r5, #52]	; 0x34
						SPI_transfer(0x00);
  400d22:	2000      	movs	r0, #0
  400d24:	47a0      	blx	r4
						SPI_transfer(0x00);
  400d26:	2000      	movs	r0, #0
  400d28:	47a0      	blx	r4
						SPI_transfer(0x01);
  400d2a:	2001      	movs	r0, #1
  400d2c:	47a0      	blx	r4
						SPI_transfer(0x00);
  400d2e:	2000      	movs	r0, #0
  400d30:	47a0      	blx	r4
						SPI_transfer(0x08); //08
  400d32:	2008      	movs	r0, #8
  400d34:	47a0      	blx	r4
						DPIN->PIO_SODR |= IOUPD;
  400d36:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400d38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d3c:	632b      	str	r3, [r5, #48]	; 0x30
						DPIN->PIO_CODR |= IOUPD;
  400d3e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400d40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d44:	636b      	str	r3, [r5, #52]	; 0x34
						SPI_transfer(0x01);
  400d46:	2001      	movs	r0, #1
  400d48:	47a0      	blx	r4
						SPI_transfer(0x00);
  400d4a:	2000      	movs	r0, #0
  400d4c:	47a0      	blx	r4
						SPI_transfer(0x0E);
  400d4e:	200e      	movs	r0, #14
  400d50:	47a0      	blx	r4
						SPI_transfer(0x00);
  400d52:	2000      	movs	r0, #0
  400d54:	47a0      	blx	r4
						SPI_transfer(0x00);
  400d56:	2000      	movs	r0, #0
  400d58:	47a0      	blx	r4
						DPIN->PIO_SODR |= IOUPD;
  400d5a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400d5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d60:	632b      	str	r3, [r5, #48]	; 0x30
						DPIN->PIO_CODR |= IOUPD;
  400d62:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400d64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d68:	636b      	str	r3, [r5, #52]	; 0x34
  400d6a:	e7ad      	b.n	400cc8 <TWI0_Handler+0x100>
				}
				else //First byte
				{
					activeWindows[0] = (databyte >> 3) & 1;
  400d6c:	b2db      	uxtb	r3, r3
  400d6e:	f3c3 01c0 	ubfx	r1, r3, #3, #1
  400d72:	4a45      	ldr	r2, [pc, #276]	; (400e88 <TWI0_Handler+0x2c0>)
  400d74:	7311      	strb	r1, [r2, #12]
					activeWindows[1] = (databyte >> 4) & 1;
  400d76:	f3c3 1100 	ubfx	r1, r3, #4, #1
  400d7a:	7351      	strb	r1, [r2, #13]
					activeWindows[2] = (databyte >> 5) & 1;
  400d7c:	f3c3 1140 	ubfx	r1, r3, #5, #1
  400d80:	7391      	strb	r1, [r2, #14]
					activeWindows[3] = (databyte >> 6) & 1;
  400d82:	f3c3 1180 	ubfx	r1, r3, #6, #1
  400d86:	73d1      	strb	r1, [r2, #15]
					activeWindows[4] = (databyte >> 7) & 1;
  400d88:	09db      	lsrs	r3, r3, #7
  400d8a:	7413      	strb	r3, [r2, #16]
					lockReactivo = true;
  400d8c:	2201      	movs	r2, #1
  400d8e:	4b3c      	ldr	r3, [pc, #240]	; (400e80 <TWI0_Handler+0x2b8>)
  400d90:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
  400d94:	bd70      	pop	{r4, r5, r6, pc}
			break;
		}
	}
	else
	{
		reg[it] = databyte;
  400d96:	493a      	ldr	r1, [pc, #232]	; (400e80 <TWI0_Handler+0x2b8>)
  400d98:	f891 3060 	ldrb.w	r3, [r1, #96]	; 0x60
  400d9c:	18c8      	adds	r0, r1, r3
  400d9e:	f880 2064 	strb.w	r2, [r0, #100]	; 0x64
		it++;
  400da2:	3301      	adds	r3, #1
  400da4:	b2db      	uxtb	r3, r3
  400da6:	f881 3060 	strb.w	r3, [r1, #96]	; 0x60
#ifdef PARAMETROS_INHIBICION
		if(it == 9 * W + 6)
#else
		if(it == 9 * W)
  400daa:	784a      	ldrb	r2, [r1, #1]
  400dac:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
  400db0:	4293      	cmp	r3, r2
  400db2:	d000      	beq.n	400db6 <TWI0_Handler+0x1ee>
  400db4:	bd70      	pop	{r4, r5, r6, pc}
  400db6:	2100      	movs	r1, #0
#endif
		{
			for(uint8_t ww = 0; ww < W; ww++)
  400db8:	4b31      	ldr	r3, [pc, #196]	; (400e80 <TWI0_Handler+0x2b8>)
  400dba:	785b      	ldrb	r3, [r3, #1]
  400dbc:	4299      	cmp	r1, r3
  400dbe:	da47      	bge.n	400e50 <TWI0_Handler+0x288>
			{
				*ptrf1 = reg[9 * ww];
  400dc0:	4831      	ldr	r0, [pc, #196]	; (400e88 <TWI0_Handler+0x2c0>)
  400dc2:	6985      	ldr	r5, [r0, #24]
  400dc4:	00cc      	lsls	r4, r1, #3
  400dc6:	1862      	adds	r2, r4, r1
  400dc8:	4b2d      	ldr	r3, [pc, #180]	; (400e80 <TWI0_Handler+0x2b8>)
  400dca:	189e      	adds	r6, r3, r2
  400dcc:	f896 6064 	ldrb.w	r6, [r6, #100]	; 0x64
  400dd0:	702e      	strb	r6, [r5, #0]
				*(ptrf1 + 1) = reg[9 * ww + 1];
  400dd2:	6986      	ldr	r6, [r0, #24]
  400dd4:	1c55      	adds	r5, r2, #1
  400dd6:	441d      	add	r5, r3
  400dd8:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400ddc:	7075      	strb	r5, [r6, #1]
				*(ptrf1 + 2) = reg[9 * ww + 2];
  400dde:	6986      	ldr	r6, [r0, #24]
  400de0:	1c95      	adds	r5, r2, #2
  400de2:	441d      	add	r5, r3
  400de4:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400de8:	70b5      	strb	r5, [r6, #2]
				*(ptrf1 + 3) = reg[9 * ww + 3];
  400dea:	6986      	ldr	r6, [r0, #24]
  400dec:	1cd5      	adds	r5, r2, #3
  400dee:	441d      	add	r5, r3
  400df0:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400df4:	70f5      	strb	r5, [r6, #3]
				*ptrf2 = reg[9 * ww + 4];
  400df6:	69c6      	ldr	r6, [r0, #28]
  400df8:	1d15      	adds	r5, r2, #4
  400dfa:	441d      	add	r5, r3
  400dfc:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400e00:	7035      	strb	r5, [r6, #0]
				*(ptrf2 + 1) = reg[9 * ww + 5];
  400e02:	69c6      	ldr	r6, [r0, #28]
  400e04:	1d55      	adds	r5, r2, #5
  400e06:	441d      	add	r5, r3
  400e08:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400e0c:	7075      	strb	r5, [r6, #1]
				*(ptrf2 + 2) = reg[9 * ww + 6];
  400e0e:	69c6      	ldr	r6, [r0, #28]
  400e10:	1d95      	adds	r5, r2, #6
  400e12:	441d      	add	r5, r3
  400e14:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400e18:	70b5      	strb	r5, [r6, #2]
				*(ptrf2 + 3) = reg[9 * ww + 7];
  400e1a:	69c5      	ldr	r5, [r0, #28]
  400e1c:	1dd0      	adds	r0, r2, #7
  400e1e:	4418      	add	r0, r3
  400e20:	f890 0064 	ldrb.w	r0, [r0, #100]	; 0x64
  400e24:	70e8      	strb	r0, [r5, #3]
				
				att[ww] = reg[9 * ww + 8];
  400e26:	3208      	adds	r2, #8
  400e28:	441a      	add	r2, r3
  400e2a:	f892 0064 	ldrb.w	r0, [r2, #100]	; 0x64
  400e2e:	185a      	adds	r2, r3, r1
  400e30:	f882 0054 	strb.w	r0, [r2, #84]	; 0x54

#if defined(MALETA_4A) || defined(ENRACKABLE_4A)
				frequencies[2 * ww] = FLOCAL - f2;
				frequencies[2 * ww + 1] = FLOCAL - f1;
#else
				frequencies[2 * ww] = f1 - FLOCAL;
  400e34:	004a      	lsls	r2, r1, #1
  400e36:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
  400e3a:	441c      	add	r4, r3
  400e3c:	6060      	str	r0, [r4, #4]
				frequencies[2 * ww + 1] = f2 - FLOCAL;
  400e3e:	3201      	adds	r2, #1
  400e40:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
  400e44:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  400e48:	6058      	str	r0, [r3, #4]
			for(uint8_t ww = 0; ww < W; ww++)
  400e4a:	3101      	adds	r1, #1
  400e4c:	b2c9      	uxtb	r1, r1
  400e4e:	e7b3      	b.n	400db8 <TWI0_Handler+0x1f0>
#endif
			}
			lockI2c = false;
  400e50:	4b0b      	ldr	r3, [pc, #44]	; (400e80 <TWI0_Handler+0x2b8>)
  400e52:	2200      	movs	r2, #0
  400e54:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			it = 0;
  400e58:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			tiempoRampa = reg[9 * W + 2];
			tiempoRampa = (tiempoRampa << 8) | reg[9 * W + 3];
			tiempoBarrido = reg[9 * W + 4];
			tiempoBarrido = (tiempoBarrido << 8) | reg[9 * W + 5];
#endif			
			finProg = true;
  400e5c:	2201      	movs	r2, #1
  400e5e:	701a      	strb	r2, [r3, #0]

			DPIN->PIO_SODR |= EN18 | EN33 | EN50;
  400e60:	4a08      	ldr	r2, [pc, #32]	; (400e84 <TWI0_Handler+0x2bc>)
  400e62:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e64:	f443 0348 	orr.w	r3, r3, #13107200	; 0xc80000
  400e68:	6313      	str	r3, [r2, #48]	; 0x30
			delay32b(GPIODEL);
  400e6a:	480a      	ldr	r0, [pc, #40]	; (400e94 <TWI0_Handler+0x2cc>)
  400e6c:	4b08      	ldr	r3, [pc, #32]	; (400e90 <TWI0_Handler+0x2c8>)
  400e6e:	4798      	blx	r3
			AD9914_sweepInit(FCLOCK, FSTEP);			
  400e70:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400e74:	4808      	ldr	r0, [pc, #32]	; (400e98 <TWI0_Handler+0x2d0>)
  400e76:	4b09      	ldr	r3, [pc, #36]	; (400e9c <TWI0_Handler+0x2d4>)
  400e78:	4798      	blx	r3
		}
	}
  400e7a:	e79b      	b.n	400db4 <TWI0_Handler+0x1ec>
  400e7c:	40018030 	.word	0x40018030
  400e80:	20000478 	.word	0x20000478
  400e84:	400e0e00 	.word	0x400e0e00
  400e88:	20000004 	.word	0x20000004
  400e8c:	004004e5 	.word	0x004004e5
  400e90:	00400511 	.word	0x00400511
  400e94:	000186a0 	.word	0x000186a0
  400e98:	45834000 	.word	0x45834000
  400e9c:	004007ad 	.word	0x004007ad

00400ea0 <log>:
  400ea0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  400ea4:	b08a      	sub	sp, #40	; 0x28
  400ea6:	4604      	mov	r4, r0
  400ea8:	460d      	mov	r5, r1
  400eaa:	f000 f9f5 	bl	401298 <__ieee754_log>
  400eae:	4b35      	ldr	r3, [pc, #212]	; (400f84 <log+0xe4>)
  400eb0:	f993 6000 	ldrsb.w	r6, [r3]
  400eb4:	1c73      	adds	r3, r6, #1
  400eb6:	4680      	mov	r8, r0
  400eb8:	4689      	mov	r9, r1
  400eba:	d00d      	beq.n	400ed8 <log+0x38>
  400ebc:	4622      	mov	r2, r4
  400ebe:	462b      	mov	r3, r5
  400ec0:	4620      	mov	r0, r4
  400ec2:	4629      	mov	r1, r5
  400ec4:	f001 ff54 	bl	402d70 <__aeabi_dcmpun>
  400ec8:	b930      	cbnz	r0, 400ed8 <log+0x38>
  400eca:	2200      	movs	r2, #0
  400ecc:	2300      	movs	r3, #0
  400ece:	4620      	mov	r0, r4
  400ed0:	4629      	mov	r1, r5
  400ed2:	f001 ff43 	bl	402d5c <__aeabi_dcmpgt>
  400ed6:	b120      	cbz	r0, 400ee2 <log+0x42>
  400ed8:	4640      	mov	r0, r8
  400eda:	4649      	mov	r1, r9
  400edc:	b00a      	add	sp, #40	; 0x28
  400ede:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  400ee2:	4b29      	ldr	r3, [pc, #164]	; (400f88 <log+0xe8>)
  400ee4:	9008      	str	r0, [sp, #32]
  400ee6:	e9cd 4502 	strd	r4, r5, [sp, #8]
  400eea:	e9cd 4504 	strd	r4, r5, [sp, #16]
  400eee:	9301      	str	r3, [sp, #4]
  400ef0:	4620      	mov	r0, r4
  400ef2:	4629      	mov	r1, r5
  400ef4:	b9ce      	cbnz	r6, 400f2a <log+0x8a>
  400ef6:	4d25      	ldr	r5, [pc, #148]	; (400f8c <log+0xec>)
  400ef8:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
  400efc:	2200      	movs	r2, #0
  400efe:	2300      	movs	r3, #0
  400f00:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400f04:	f001 ff02 	bl	402d0c <__aeabi_dcmpeq>
  400f08:	2800      	cmp	r0, #0
  400f0a:	d033      	beq.n	400f74 <log+0xd4>
  400f0c:	2302      	movs	r3, #2
  400f0e:	9300      	str	r3, [sp, #0]
  400f10:	4668      	mov	r0, sp
  400f12:	f001 f9c1 	bl	402298 <matherr>
  400f16:	b1a8      	cbz	r0, 400f44 <log+0xa4>
  400f18:	9b08      	ldr	r3, [sp, #32]
  400f1a:	b9c3      	cbnz	r3, 400f4e <log+0xae>
  400f1c:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  400f20:	4640      	mov	r0, r8
  400f22:	4649      	mov	r1, r9
  400f24:	b00a      	add	sp, #40	; 0x28
  400f26:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  400f2a:	4d19      	ldr	r5, [pc, #100]	; (400f90 <log+0xf0>)
  400f2c:	2400      	movs	r4, #0
  400f2e:	2200      	movs	r2, #0
  400f30:	2300      	movs	r3, #0
  400f32:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400f36:	f001 fee9 	bl	402d0c <__aeabi_dcmpeq>
  400f3a:	b168      	cbz	r0, 400f58 <log+0xb8>
  400f3c:	2302      	movs	r3, #2
  400f3e:	429e      	cmp	r6, r3
  400f40:	9300      	str	r3, [sp, #0]
  400f42:	d1e5      	bne.n	400f10 <log+0x70>
  400f44:	f002 f9c8 	bl	4032d8 <__errno>
  400f48:	2322      	movs	r3, #34	; 0x22
  400f4a:	6003      	str	r3, [r0, #0]
  400f4c:	e7e4      	b.n	400f18 <log+0x78>
  400f4e:	f002 f9c3 	bl	4032d8 <__errno>
  400f52:	9b08      	ldr	r3, [sp, #32]
  400f54:	6003      	str	r3, [r0, #0]
  400f56:	e7e1      	b.n	400f1c <log+0x7c>
  400f58:	2301      	movs	r3, #1
  400f5a:	2e02      	cmp	r6, #2
  400f5c:	9300      	str	r3, [sp, #0]
  400f5e:	d10b      	bne.n	400f78 <log+0xd8>
  400f60:	f002 f9ba 	bl	4032d8 <__errno>
  400f64:	2321      	movs	r3, #33	; 0x21
  400f66:	6003      	str	r3, [r0, #0]
  400f68:	480a      	ldr	r0, [pc, #40]	; (400f94 <log+0xf4>)
  400f6a:	f001 f997 	bl	40229c <nan>
  400f6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
  400f72:	e7d1      	b.n	400f18 <log+0x78>
  400f74:	2301      	movs	r3, #1
  400f76:	9300      	str	r3, [sp, #0]
  400f78:	4668      	mov	r0, sp
  400f7a:	f001 f98d 	bl	402298 <matherr>
  400f7e:	2800      	cmp	r0, #0
  400f80:	d1f2      	bne.n	400f68 <log+0xc8>
  400f82:	e7ed      	b.n	400f60 <log+0xc0>
  400f84:	2000002a 	.word	0x2000002a
  400f88:	00403454 	.word	0x00403454
  400f8c:	c7efffff 	.word	0xc7efffff
  400f90:	fff00000 	.word	0xfff00000
  400f94:	00403458 	.word	0x00403458

00400f98 <pow>:
  400f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f9c:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 401290 <pow+0x2f8>
  400fa0:	b08d      	sub	sp, #52	; 0x34
  400fa2:	4606      	mov	r6, r0
  400fa4:	460f      	mov	r7, r1
  400fa6:	4614      	mov	r4, r2
  400fa8:	461d      	mov	r5, r3
  400faa:	f000 fb69 	bl	401680 <__ieee754_pow>
  400fae:	f999 8000 	ldrsb.w	r8, [r9]
  400fb2:	f1b8 3fff 	cmp.w	r8, #4294967295
  400fb6:	e9cd 0100 	strd	r0, r1, [sp]
  400fba:	d036      	beq.n	40102a <pow+0x92>
  400fbc:	4622      	mov	r2, r4
  400fbe:	462b      	mov	r3, r5
  400fc0:	4620      	mov	r0, r4
  400fc2:	4629      	mov	r1, r5
  400fc4:	f001 fed4 	bl	402d70 <__aeabi_dcmpun>
  400fc8:	4683      	mov	fp, r0
  400fca:	bb70      	cbnz	r0, 40102a <pow+0x92>
  400fcc:	4632      	mov	r2, r6
  400fce:	463b      	mov	r3, r7
  400fd0:	4630      	mov	r0, r6
  400fd2:	4639      	mov	r1, r7
  400fd4:	f001 fecc 	bl	402d70 <__aeabi_dcmpun>
  400fd8:	2200      	movs	r2, #0
  400fda:	4682      	mov	sl, r0
  400fdc:	2300      	movs	r3, #0
  400fde:	2800      	cmp	r0, #0
  400fe0:	f040 80a0 	bne.w	401124 <pow+0x18c>
  400fe4:	4630      	mov	r0, r6
  400fe6:	4639      	mov	r1, r7
  400fe8:	f001 fe90 	bl	402d0c <__aeabi_dcmpeq>
  400fec:	b310      	cbz	r0, 401034 <pow+0x9c>
  400fee:	2200      	movs	r2, #0
  400ff0:	2300      	movs	r3, #0
  400ff2:	4620      	mov	r0, r4
  400ff4:	4629      	mov	r1, r5
  400ff6:	f001 fe89 	bl	402d0c <__aeabi_dcmpeq>
  400ffa:	4683      	mov	fp, r0
  400ffc:	2800      	cmp	r0, #0
  400ffe:	d06a      	beq.n	4010d6 <pow+0x13e>
  401000:	2201      	movs	r2, #1
  401002:	4b9c      	ldr	r3, [pc, #624]	; (401274 <pow+0x2dc>)
  401004:	9202      	str	r2, [sp, #8]
  401006:	2100      	movs	r1, #0
  401008:	2200      	movs	r2, #0
  40100a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40100e:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401012:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401016:	e9cd 1208 	strd	r1, r2, [sp, #32]
  40101a:	9303      	str	r3, [sp, #12]
  40101c:	f1b8 0f00 	cmp.w	r8, #0
  401020:	d045      	beq.n	4010ae <pow+0x116>
  401022:	4c95      	ldr	r4, [pc, #596]	; (401278 <pow+0x2e0>)
  401024:	2300      	movs	r3, #0
  401026:	e9cd 3400 	strd	r3, r4, [sp]
  40102a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40102e:	b00d      	add	sp, #52	; 0x34
  401030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401034:	e9dd 0100 	ldrd	r0, r1, [sp]
  401038:	f001 f928 	bl	40228c <finite>
  40103c:	4680      	mov	r8, r0
  40103e:	2800      	cmp	r0, #0
  401040:	f000 808b 	beq.w	40115a <pow+0x1c2>
  401044:	f04f 0a00 	mov.w	sl, #0
  401048:	f04f 0b00 	mov.w	fp, #0
  40104c:	4652      	mov	r2, sl
  40104e:	465b      	mov	r3, fp
  401050:	e9dd 0100 	ldrd	r0, r1, [sp]
  401054:	f001 fe5a 	bl	402d0c <__aeabi_dcmpeq>
  401058:	2800      	cmp	r0, #0
  40105a:	d0e6      	beq.n	40102a <pow+0x92>
  40105c:	4630      	mov	r0, r6
  40105e:	4639      	mov	r1, r7
  401060:	f001 f914 	bl	40228c <finite>
  401064:	2800      	cmp	r0, #0
  401066:	d0e0      	beq.n	40102a <pow+0x92>
  401068:	4620      	mov	r0, r4
  40106a:	4629      	mov	r1, r5
  40106c:	f001 f90e 	bl	40228c <finite>
  401070:	2800      	cmp	r0, #0
  401072:	d0da      	beq.n	40102a <pow+0x92>
  401074:	f999 3000 	ldrsb.w	r3, [r9]
  401078:	4a7e      	ldr	r2, [pc, #504]	; (401274 <pow+0x2dc>)
  40107a:	9203      	str	r2, [sp, #12]
  40107c:	2104      	movs	r1, #4
  40107e:	2200      	movs	r2, #0
  401080:	2b02      	cmp	r3, #2
  401082:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401086:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40108a:	e9cd ab08 	strd	sl, fp, [sp, #32]
  40108e:	9102      	str	r1, [sp, #8]
  401090:	920a      	str	r2, [sp, #40]	; 0x28
  401092:	d003      	beq.n	40109c <pow+0x104>
  401094:	a802      	add	r0, sp, #8
  401096:	f001 f8ff 	bl	402298 <matherr>
  40109a:	b968      	cbnz	r0, 4010b8 <pow+0x120>
  40109c:	f002 f91c 	bl	4032d8 <__errno>
  4010a0:	2322      	movs	r3, #34	; 0x22
  4010a2:	6003      	str	r3, [r0, #0]
  4010a4:	e008      	b.n	4010b8 <pow+0x120>
  4010a6:	2300      	movs	r3, #0
  4010a8:	2400      	movs	r4, #0
  4010aa:	e9cd 3408 	strd	r3, r4, [sp, #32]
  4010ae:	a802      	add	r0, sp, #8
  4010b0:	f001 f8f2 	bl	402298 <matherr>
  4010b4:	2800      	cmp	r0, #0
  4010b6:	d030      	beq.n	40111a <pow+0x182>
  4010b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4010ba:	b11b      	cbz	r3, 4010c4 <pow+0x12c>
  4010bc:	f002 f90c 	bl	4032d8 <__errno>
  4010c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4010c2:	6003      	str	r3, [r0, #0]
  4010c4:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
  4010c8:	e9cd 3400 	strd	r3, r4, [sp]
  4010cc:	e9dd 0100 	ldrd	r0, r1, [sp]
  4010d0:	b00d      	add	sp, #52	; 0x34
  4010d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4010d6:	4620      	mov	r0, r4
  4010d8:	4629      	mov	r1, r5
  4010da:	f001 f8d7 	bl	40228c <finite>
  4010de:	2800      	cmp	r0, #0
  4010e0:	d0a3      	beq.n	40102a <pow+0x92>
  4010e2:	2200      	movs	r2, #0
  4010e4:	2300      	movs	r3, #0
  4010e6:	4620      	mov	r0, r4
  4010e8:	4629      	mov	r1, r5
  4010ea:	f001 fe19 	bl	402d20 <__aeabi_dcmplt>
  4010ee:	2800      	cmp	r0, #0
  4010f0:	d09b      	beq.n	40102a <pow+0x92>
  4010f2:	f999 3000 	ldrsb.w	r3, [r9]
  4010f6:	4a5f      	ldr	r2, [pc, #380]	; (401274 <pow+0x2dc>)
  4010f8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4010fc:	2101      	movs	r1, #1
  4010fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401102:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401106:	9102      	str	r1, [sp, #8]
  401108:	9203      	str	r2, [sp, #12]
  40110a:	2b00      	cmp	r3, #0
  40110c:	d0cb      	beq.n	4010a6 <pow+0x10e>
  40110e:	495b      	ldr	r1, [pc, #364]	; (40127c <pow+0x2e4>)
  401110:	2000      	movs	r0, #0
  401112:	2b02      	cmp	r3, #2
  401114:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401118:	d1c9      	bne.n	4010ae <pow+0x116>
  40111a:	f002 f8dd 	bl	4032d8 <__errno>
  40111e:	2321      	movs	r3, #33	; 0x21
  401120:	6003      	str	r3, [r0, #0]
  401122:	e7c9      	b.n	4010b8 <pow+0x120>
  401124:	4620      	mov	r0, r4
  401126:	4629      	mov	r1, r5
  401128:	f001 fdf0 	bl	402d0c <__aeabi_dcmpeq>
  40112c:	2800      	cmp	r0, #0
  40112e:	f43f af7c 	beq.w	40102a <pow+0x92>
  401132:	4b51      	ldr	r3, [pc, #324]	; (401278 <pow+0x2e0>)
  401134:	494f      	ldr	r1, [pc, #316]	; (401274 <pow+0x2dc>)
  401136:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40113a:	2001      	movs	r0, #1
  40113c:	2200      	movs	r2, #0
  40113e:	f1b8 0f02 	cmp.w	r8, #2
  401142:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401146:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40114a:	9002      	str	r0, [sp, #8]
  40114c:	9103      	str	r1, [sp, #12]
  40114e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401152:	d1ac      	bne.n	4010ae <pow+0x116>
  401154:	e9cd 2300 	strd	r2, r3, [sp]
  401158:	e767      	b.n	40102a <pow+0x92>
  40115a:	4630      	mov	r0, r6
  40115c:	4639      	mov	r1, r7
  40115e:	f001 f895 	bl	40228c <finite>
  401162:	2800      	cmp	r0, #0
  401164:	f43f af6e 	beq.w	401044 <pow+0xac>
  401168:	4620      	mov	r0, r4
  40116a:	4629      	mov	r1, r5
  40116c:	f001 f88e 	bl	40228c <finite>
  401170:	2800      	cmp	r0, #0
  401172:	f43f af67 	beq.w	401044 <pow+0xac>
  401176:	e9dd 2300 	ldrd	r2, r3, [sp]
  40117a:	4610      	mov	r0, r2
  40117c:	4619      	mov	r1, r3
  40117e:	f001 fdf7 	bl	402d70 <__aeabi_dcmpun>
  401182:	2800      	cmp	r0, #0
  401184:	d158      	bne.n	401238 <pow+0x2a0>
  401186:	2303      	movs	r3, #3
  401188:	f999 8000 	ldrsb.w	r8, [r9]
  40118c:	9302      	str	r3, [sp, #8]
  40118e:	4b39      	ldr	r3, [pc, #228]	; (401274 <pow+0x2dc>)
  401190:	900a      	str	r0, [sp, #40]	; 0x28
  401192:	9303      	str	r3, [sp, #12]
  401194:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401198:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40119c:	2200      	movs	r2, #0
  40119e:	2300      	movs	r3, #0
  4011a0:	4630      	mov	r0, r6
  4011a2:	4639      	mov	r1, r7
  4011a4:	f1b8 0f00 	cmp.w	r8, #0
  4011a8:	d126      	bne.n	4011f8 <pow+0x260>
  4011aa:	4f35      	ldr	r7, [pc, #212]	; (401280 <pow+0x2e8>)
  4011ac:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  4011b0:	e9cd 6708 	strd	r6, r7, [sp, #32]
  4011b4:	f001 fdb4 	bl	402d20 <__aeabi_dcmplt>
  4011b8:	2800      	cmp	r0, #0
  4011ba:	f43f af6b 	beq.w	401094 <pow+0xfc>
  4011be:	2200      	movs	r2, #0
  4011c0:	4b30      	ldr	r3, [pc, #192]	; (401284 <pow+0x2ec>)
  4011c2:	4620      	mov	r0, r4
  4011c4:	4629      	mov	r1, r5
  4011c6:	f001 fb39 	bl	40283c <__aeabi_dmul>
  4011ca:	4604      	mov	r4, r0
  4011cc:	460d      	mov	r5, r1
  4011ce:	f001 f86b 	bl	4022a8 <rint>
  4011d2:	4602      	mov	r2, r0
  4011d4:	460b      	mov	r3, r1
  4011d6:	4620      	mov	r0, r4
  4011d8:	4629      	mov	r1, r5
  4011da:	f001 fd97 	bl	402d0c <__aeabi_dcmpeq>
  4011de:	bb40      	cbnz	r0, 401232 <pow+0x29a>
  4011e0:	4b29      	ldr	r3, [pc, #164]	; (401288 <pow+0x2f0>)
  4011e2:	f999 8000 	ldrsb.w	r8, [r9]
  4011e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  4011ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4011ee:	f1b8 0f02 	cmp.w	r8, #2
  4011f2:	f47f af4f 	bne.w	401094 <pow+0xfc>
  4011f6:	e751      	b.n	40109c <pow+0x104>
  4011f8:	4f24      	ldr	r7, [pc, #144]	; (40128c <pow+0x2f4>)
  4011fa:	2600      	movs	r6, #0
  4011fc:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401200:	f001 fd8e 	bl	402d20 <__aeabi_dcmplt>
  401204:	2800      	cmp	r0, #0
  401206:	d0f2      	beq.n	4011ee <pow+0x256>
  401208:	2200      	movs	r2, #0
  40120a:	4b1e      	ldr	r3, [pc, #120]	; (401284 <pow+0x2ec>)
  40120c:	4620      	mov	r0, r4
  40120e:	4629      	mov	r1, r5
  401210:	f001 fb14 	bl	40283c <__aeabi_dmul>
  401214:	4604      	mov	r4, r0
  401216:	460d      	mov	r5, r1
  401218:	f001 f846 	bl	4022a8 <rint>
  40121c:	4602      	mov	r2, r0
  40121e:	460b      	mov	r3, r1
  401220:	4620      	mov	r0, r4
  401222:	4629      	mov	r1, r5
  401224:	f001 fd72 	bl	402d0c <__aeabi_dcmpeq>
  401228:	b918      	cbnz	r0, 401232 <pow+0x29a>
  40122a:	4b14      	ldr	r3, [pc, #80]	; (40127c <pow+0x2e4>)
  40122c:	2200      	movs	r2, #0
  40122e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401232:	f999 8000 	ldrsb.w	r8, [r9]
  401236:	e7da      	b.n	4011ee <pow+0x256>
  401238:	f999 9000 	ldrsb.w	r9, [r9]
  40123c:	4b0d      	ldr	r3, [pc, #52]	; (401274 <pow+0x2dc>)
  40123e:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  401242:	2201      	movs	r2, #1
  401244:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401248:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40124c:	9202      	str	r2, [sp, #8]
  40124e:	9303      	str	r3, [sp, #12]
  401250:	f1b9 0f00 	cmp.w	r9, #0
  401254:	f43f af27 	beq.w	4010a6 <pow+0x10e>
  401258:	2200      	movs	r2, #0
  40125a:	2300      	movs	r3, #0
  40125c:	4610      	mov	r0, r2
  40125e:	4619      	mov	r1, r3
  401260:	f001 fc16 	bl	402a90 <__aeabi_ddiv>
  401264:	f1b9 0f02 	cmp.w	r9, #2
  401268:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40126c:	f43f af55 	beq.w	40111a <pow+0x182>
  401270:	e71d      	b.n	4010ae <pow+0x116>
  401272:	bf00      	nop
  401274:	0040345c 	.word	0x0040345c
  401278:	3ff00000 	.word	0x3ff00000
  40127c:	fff00000 	.word	0xfff00000
  401280:	47efffff 	.word	0x47efffff
  401284:	3fe00000 	.word	0x3fe00000
  401288:	c7efffff 	.word	0xc7efffff
  40128c:	7ff00000 	.word	0x7ff00000
  401290:	2000002a 	.word	0x2000002a
  401294:	00000000 	.word	0x00000000

00401298 <__ieee754_log>:
  401298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40129c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4012a0:	b085      	sub	sp, #20
  4012a2:	4606      	mov	r6, r0
  4012a4:	460f      	mov	r7, r1
  4012a6:	460b      	mov	r3, r1
  4012a8:	da5a      	bge.n	401360 <__ieee754_log+0xc8>
  4012aa:	4602      	mov	r2, r0
  4012ac:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  4012b0:	4322      	orrs	r2, r4
  4012b2:	f000 80f8 	beq.w	4014a6 <__ieee754_log+0x20e>
  4012b6:	2900      	cmp	r1, #0
  4012b8:	f2c0 817a 	blt.w	4015b0 <__ieee754_log+0x318>
  4012bc:	2200      	movs	r2, #0
  4012be:	4bd6      	ldr	r3, [pc, #856]	; (401618 <__ieee754_log+0x380>)
  4012c0:	f001 fabc 	bl	40283c <__aeabi_dmul>
  4012c4:	4ad5      	ldr	r2, [pc, #852]	; (40161c <__ieee754_log+0x384>)
  4012c6:	460b      	mov	r3, r1
  4012c8:	4293      	cmp	r3, r2
  4012ca:	4606      	mov	r6, r0
  4012cc:	460f      	mov	r7, r1
  4012ce:	f06f 0c35 	mvn.w	ip, #53	; 0x35
  4012d2:	dc4a      	bgt.n	40136a <__ieee754_log+0xd2>
  4012d4:	f3c3 0513 	ubfx	r5, r3, #0, #20
  4012d8:	f505 2e15 	add.w	lr, r5, #610304	; 0x95000
  4012dc:	f60e 7e64 	addw	lr, lr, #3940	; 0xf64
  4012e0:	f40e 1e80 	and.w	lr, lr, #1048576	; 0x100000
  4012e4:	f08e 527f 	eor.w	r2, lr, #1069547520	; 0x3fc00000
  4012e8:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
  4012ec:	151c      	asrs	r4, r3, #20
  4012ee:	ea42 0705 	orr.w	r7, r2, r5
  4012f2:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  4012f6:	4464      	add	r4, ip
  4012f8:	2200      	movs	r2, #0
  4012fa:	4bc9      	ldr	r3, [pc, #804]	; (401620 <__ieee754_log+0x388>)
  4012fc:	4630      	mov	r0, r6
  4012fe:	4639      	mov	r1, r7
  401300:	eb04 541e 	add.w	r4, r4, lr, lsr #20
  401304:	f001 f8e6 	bl	4024d4 <__aeabi_dsub>
  401308:	1cab      	adds	r3, r5, #2
  40130a:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40130e:	2b02      	cmp	r3, #2
  401310:	4682      	mov	sl, r0
  401312:	468b      	mov	fp, r1
  401314:	f04f 0200 	mov.w	r2, #0
  401318:	dc30      	bgt.n	40137c <__ieee754_log+0xe4>
  40131a:	2300      	movs	r3, #0
  40131c:	f001 fcf6 	bl	402d0c <__aeabi_dcmpeq>
  401320:	2800      	cmp	r0, #0
  401322:	f000 80c9 	beq.w	4014b8 <__ieee754_log+0x220>
  401326:	2c00      	cmp	r4, #0
  401328:	f000 814b 	beq.w	4015c2 <__ieee754_log+0x32a>
  40132c:	4620      	mov	r0, r4
  40132e:	f001 fa1f 	bl	402770 <__aeabi_i2d>
  401332:	a3a5      	add	r3, pc, #660	; (adr r3, 4015c8 <__ieee754_log+0x330>)
  401334:	e9d3 2300 	ldrd	r2, r3, [r3]
  401338:	4606      	mov	r6, r0
  40133a:	460f      	mov	r7, r1
  40133c:	f001 fa7e 	bl	40283c <__aeabi_dmul>
  401340:	a3a3      	add	r3, pc, #652	; (adr r3, 4015d0 <__ieee754_log+0x338>)
  401342:	e9d3 2300 	ldrd	r2, r3, [r3]
  401346:	4604      	mov	r4, r0
  401348:	460d      	mov	r5, r1
  40134a:	4630      	mov	r0, r6
  40134c:	4639      	mov	r1, r7
  40134e:	f001 fa75 	bl	40283c <__aeabi_dmul>
  401352:	4602      	mov	r2, r0
  401354:	460b      	mov	r3, r1
  401356:	4620      	mov	r0, r4
  401358:	4629      	mov	r1, r5
  40135a:	f001 f8bd 	bl	4024d8 <__adddf3>
  40135e:	e00a      	b.n	401376 <__ieee754_log+0xde>
  401360:	4aae      	ldr	r2, [pc, #696]	; (40161c <__ieee754_log+0x384>)
  401362:	4293      	cmp	r3, r2
  401364:	f04f 0c00 	mov.w	ip, #0
  401368:	ddb4      	ble.n	4012d4 <__ieee754_log+0x3c>
  40136a:	4632      	mov	r2, r6
  40136c:	463b      	mov	r3, r7
  40136e:	4630      	mov	r0, r6
  401370:	4639      	mov	r1, r7
  401372:	f001 f8b1 	bl	4024d8 <__adddf3>
  401376:	b005      	add	sp, #20
  401378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40137c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401380:	f001 f8aa 	bl	4024d8 <__adddf3>
  401384:	4602      	mov	r2, r0
  401386:	460b      	mov	r3, r1
  401388:	4650      	mov	r0, sl
  40138a:	4659      	mov	r1, fp
  40138c:	f001 fb80 	bl	402a90 <__aeabi_ddiv>
  401390:	4606      	mov	r6, r0
  401392:	4620      	mov	r0, r4
  401394:	460f      	mov	r7, r1
  401396:	f001 f9eb 	bl	402770 <__aeabi_i2d>
  40139a:	4632      	mov	r2, r6
  40139c:	e9cd 0100 	strd	r0, r1, [sp]
  4013a0:	463b      	mov	r3, r7
  4013a2:	4630      	mov	r0, r6
  4013a4:	4639      	mov	r1, r7
  4013a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4013aa:	f001 fa47 	bl	40283c <__aeabi_dmul>
  4013ae:	4602      	mov	r2, r0
  4013b0:	460b      	mov	r3, r1
  4013b2:	4680      	mov	r8, r0
  4013b4:	4689      	mov	r9, r1
  4013b6:	f001 fa41 	bl	40283c <__aeabi_dmul>
  4013ba:	a387      	add	r3, pc, #540	; (adr r3, 4015d8 <__ieee754_log+0x340>)
  4013bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013c0:	4606      	mov	r6, r0
  4013c2:	460f      	mov	r7, r1
  4013c4:	f001 fa3a 	bl	40283c <__aeabi_dmul>
  4013c8:	a385      	add	r3, pc, #532	; (adr r3, 4015e0 <__ieee754_log+0x348>)
  4013ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013ce:	f001 f883 	bl	4024d8 <__adddf3>
  4013d2:	4632      	mov	r2, r6
  4013d4:	463b      	mov	r3, r7
  4013d6:	f001 fa31 	bl	40283c <__aeabi_dmul>
  4013da:	a383      	add	r3, pc, #524	; (adr r3, 4015e8 <__ieee754_log+0x350>)
  4013dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013e0:	f001 f87a 	bl	4024d8 <__adddf3>
  4013e4:	4632      	mov	r2, r6
  4013e6:	463b      	mov	r3, r7
  4013e8:	f001 fa28 	bl	40283c <__aeabi_dmul>
  4013ec:	a380      	add	r3, pc, #512	; (adr r3, 4015f0 <__ieee754_log+0x358>)
  4013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013f2:	f001 f871 	bl	4024d8 <__adddf3>
  4013f6:	4642      	mov	r2, r8
  4013f8:	464b      	mov	r3, r9
  4013fa:	f001 fa1f 	bl	40283c <__aeabi_dmul>
  4013fe:	a37e      	add	r3, pc, #504	; (adr r3, 4015f8 <__ieee754_log+0x360>)
  401400:	e9d3 2300 	ldrd	r2, r3, [r3]
  401404:	4680      	mov	r8, r0
  401406:	4689      	mov	r9, r1
  401408:	4630      	mov	r0, r6
  40140a:	4639      	mov	r1, r7
  40140c:	f001 fa16 	bl	40283c <__aeabi_dmul>
  401410:	a37b      	add	r3, pc, #492	; (adr r3, 401600 <__ieee754_log+0x368>)
  401412:	e9d3 2300 	ldrd	r2, r3, [r3]
  401416:	f001 f85f 	bl	4024d8 <__adddf3>
  40141a:	4632      	mov	r2, r6
  40141c:	463b      	mov	r3, r7
  40141e:	f001 fa0d 	bl	40283c <__aeabi_dmul>
  401422:	a379      	add	r3, pc, #484	; (adr r3, 401608 <__ieee754_log+0x370>)
  401424:	e9d3 2300 	ldrd	r2, r3, [r3]
  401428:	f001 f856 	bl	4024d8 <__adddf3>
  40142c:	4632      	mov	r2, r6
  40142e:	463b      	mov	r3, r7
  401430:	f001 fa04 	bl	40283c <__aeabi_dmul>
  401434:	460b      	mov	r3, r1
  401436:	4602      	mov	r2, r0
  401438:	4649      	mov	r1, r9
  40143a:	4640      	mov	r0, r8
  40143c:	f001 f84c 	bl	4024d8 <__adddf3>
  401440:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
  401444:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
  401448:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
  40144c:	3551      	adds	r5, #81	; 0x51
  40144e:	431d      	orrs	r5, r3
  401450:	2d00      	cmp	r5, #0
  401452:	4680      	mov	r8, r0
  401454:	4689      	mov	r9, r1
  401456:	dd56      	ble.n	401506 <__ieee754_log+0x26e>
  401458:	2200      	movs	r2, #0
  40145a:	4b72      	ldr	r3, [pc, #456]	; (401624 <__ieee754_log+0x38c>)
  40145c:	4650      	mov	r0, sl
  40145e:	4659      	mov	r1, fp
  401460:	f001 f9ec 	bl	40283c <__aeabi_dmul>
  401464:	4652      	mov	r2, sl
  401466:	465b      	mov	r3, fp
  401468:	f001 f9e8 	bl	40283c <__aeabi_dmul>
  40146c:	4606      	mov	r6, r0
  40146e:	460f      	mov	r7, r1
  401470:	2c00      	cmp	r4, #0
  401472:	d168      	bne.n	401546 <__ieee754_log+0x2ae>
  401474:	4632      	mov	r2, r6
  401476:	463b      	mov	r3, r7
  401478:	4640      	mov	r0, r8
  40147a:	4649      	mov	r1, r9
  40147c:	f001 f82c 	bl	4024d8 <__adddf3>
  401480:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401484:	f001 f9da 	bl	40283c <__aeabi_dmul>
  401488:	4602      	mov	r2, r0
  40148a:	460b      	mov	r3, r1
  40148c:	4630      	mov	r0, r6
  40148e:	4639      	mov	r1, r7
  401490:	f001 f820 	bl	4024d4 <__aeabi_dsub>
  401494:	4602      	mov	r2, r0
  401496:	460b      	mov	r3, r1
  401498:	4650      	mov	r0, sl
  40149a:	4659      	mov	r1, fp
  40149c:	f001 f81a 	bl	4024d4 <__aeabi_dsub>
  4014a0:	b005      	add	sp, #20
  4014a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014a6:	2200      	movs	r2, #0
  4014a8:	2300      	movs	r3, #0
  4014aa:	2000      	movs	r0, #0
  4014ac:	495e      	ldr	r1, [pc, #376]	; (401628 <__ieee754_log+0x390>)
  4014ae:	f001 faef 	bl	402a90 <__aeabi_ddiv>
  4014b2:	b005      	add	sp, #20
  4014b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014b8:	a355      	add	r3, pc, #340	; (adr r3, 401610 <__ieee754_log+0x378>)
  4014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014be:	4650      	mov	r0, sl
  4014c0:	4659      	mov	r1, fp
  4014c2:	f001 f9bb 	bl	40283c <__aeabi_dmul>
  4014c6:	4602      	mov	r2, r0
  4014c8:	460b      	mov	r3, r1
  4014ca:	2000      	movs	r0, #0
  4014cc:	4955      	ldr	r1, [pc, #340]	; (401624 <__ieee754_log+0x38c>)
  4014ce:	f001 f801 	bl	4024d4 <__aeabi_dsub>
  4014d2:	4652      	mov	r2, sl
  4014d4:	4606      	mov	r6, r0
  4014d6:	460f      	mov	r7, r1
  4014d8:	465b      	mov	r3, fp
  4014da:	4650      	mov	r0, sl
  4014dc:	4659      	mov	r1, fp
  4014de:	f001 f9ad 	bl	40283c <__aeabi_dmul>
  4014e2:	4602      	mov	r2, r0
  4014e4:	460b      	mov	r3, r1
  4014e6:	4630      	mov	r0, r6
  4014e8:	4639      	mov	r1, r7
  4014ea:	f001 f9a7 	bl	40283c <__aeabi_dmul>
  4014ee:	4606      	mov	r6, r0
  4014f0:	460f      	mov	r7, r1
  4014f2:	2c00      	cmp	r4, #0
  4014f4:	f040 809a 	bne.w	40162c <__ieee754_log+0x394>
  4014f8:	4602      	mov	r2, r0
  4014fa:	460b      	mov	r3, r1
  4014fc:	4650      	mov	r0, sl
  4014fe:	4659      	mov	r1, fp
  401500:	f000 ffe8 	bl	4024d4 <__aeabi_dsub>
  401504:	e737      	b.n	401376 <__ieee754_log+0xde>
  401506:	2c00      	cmp	r4, #0
  401508:	f000 80a4 	beq.w	401654 <__ieee754_log+0x3bc>
  40150c:	a32e      	add	r3, pc, #184	; (adr r3, 4015c8 <__ieee754_log+0x330>)
  40150e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401512:	e9dd 0100 	ldrd	r0, r1, [sp]
  401516:	f001 f991 	bl	40283c <__aeabi_dmul>
  40151a:	4642      	mov	r2, r8
  40151c:	464b      	mov	r3, r9
  40151e:	4604      	mov	r4, r0
  401520:	460d      	mov	r5, r1
  401522:	4650      	mov	r0, sl
  401524:	4659      	mov	r1, fp
  401526:	f000 ffd5 	bl	4024d4 <__aeabi_dsub>
  40152a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40152e:	f001 f985 	bl	40283c <__aeabi_dmul>
  401532:	a327      	add	r3, pc, #156	; (adr r3, 4015d0 <__ieee754_log+0x338>)
  401534:	e9d3 2300 	ldrd	r2, r3, [r3]
  401538:	4606      	mov	r6, r0
  40153a:	460f      	mov	r7, r1
  40153c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401540:	f001 f97c 	bl	40283c <__aeabi_dmul>
  401544:	e021      	b.n	40158a <__ieee754_log+0x2f2>
  401546:	a320      	add	r3, pc, #128	; (adr r3, 4015c8 <__ieee754_log+0x330>)
  401548:	e9d3 2300 	ldrd	r2, r3, [r3]
  40154c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401550:	f001 f974 	bl	40283c <__aeabi_dmul>
  401554:	4632      	mov	r2, r6
  401556:	463b      	mov	r3, r7
  401558:	4604      	mov	r4, r0
  40155a:	460d      	mov	r5, r1
  40155c:	4640      	mov	r0, r8
  40155e:	4649      	mov	r1, r9
  401560:	f000 ffba 	bl	4024d8 <__adddf3>
  401564:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401568:	f001 f968 	bl	40283c <__aeabi_dmul>
  40156c:	a318      	add	r3, pc, #96	; (adr r3, 4015d0 <__ieee754_log+0x338>)
  40156e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401572:	4680      	mov	r8, r0
  401574:	4689      	mov	r9, r1
  401576:	e9dd 0100 	ldrd	r0, r1, [sp]
  40157a:	f001 f95f 	bl	40283c <__aeabi_dmul>
  40157e:	4602      	mov	r2, r0
  401580:	460b      	mov	r3, r1
  401582:	4640      	mov	r0, r8
  401584:	4649      	mov	r1, r9
  401586:	f000 ffa7 	bl	4024d8 <__adddf3>
  40158a:	4602      	mov	r2, r0
  40158c:	460b      	mov	r3, r1
  40158e:	4630      	mov	r0, r6
  401590:	4639      	mov	r1, r7
  401592:	f000 ff9f 	bl	4024d4 <__aeabi_dsub>
  401596:	4652      	mov	r2, sl
  401598:	465b      	mov	r3, fp
  40159a:	f000 ff9b 	bl	4024d4 <__aeabi_dsub>
  40159e:	4602      	mov	r2, r0
  4015a0:	460b      	mov	r3, r1
  4015a2:	4620      	mov	r0, r4
  4015a4:	4629      	mov	r1, r5
  4015a6:	f000 ff95 	bl	4024d4 <__aeabi_dsub>
  4015aa:	b005      	add	sp, #20
  4015ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015b0:	4602      	mov	r2, r0
  4015b2:	460b      	mov	r3, r1
  4015b4:	f000 ff8e 	bl	4024d4 <__aeabi_dsub>
  4015b8:	2200      	movs	r2, #0
  4015ba:	2300      	movs	r3, #0
  4015bc:	f001 fa68 	bl	402a90 <__aeabi_ddiv>
  4015c0:	e6d9      	b.n	401376 <__ieee754_log+0xde>
  4015c2:	2000      	movs	r0, #0
  4015c4:	2100      	movs	r1, #0
  4015c6:	e6d6      	b.n	401376 <__ieee754_log+0xde>
  4015c8:	fee00000 	.word	0xfee00000
  4015cc:	3fe62e42 	.word	0x3fe62e42
  4015d0:	35793c76 	.word	0x35793c76
  4015d4:	3dea39ef 	.word	0x3dea39ef
  4015d8:	df3e5244 	.word	0xdf3e5244
  4015dc:	3fc2f112 	.word	0x3fc2f112
  4015e0:	96cb03de 	.word	0x96cb03de
  4015e4:	3fc74664 	.word	0x3fc74664
  4015e8:	94229359 	.word	0x94229359
  4015ec:	3fd24924 	.word	0x3fd24924
  4015f0:	55555593 	.word	0x55555593
  4015f4:	3fe55555 	.word	0x3fe55555
  4015f8:	d078c69f 	.word	0xd078c69f
  4015fc:	3fc39a09 	.word	0x3fc39a09
  401600:	1d8e78af 	.word	0x1d8e78af
  401604:	3fcc71c5 	.word	0x3fcc71c5
  401608:	9997fa04 	.word	0x9997fa04
  40160c:	3fd99999 	.word	0x3fd99999
  401610:	55555555 	.word	0x55555555
  401614:	3fd55555 	.word	0x3fd55555
  401618:	43500000 	.word	0x43500000
  40161c:	7fefffff 	.word	0x7fefffff
  401620:	3ff00000 	.word	0x3ff00000
  401624:	3fe00000 	.word	0x3fe00000
  401628:	c3500000 	.word	0xc3500000
  40162c:	4620      	mov	r0, r4
  40162e:	f001 f89f 	bl	402770 <__aeabi_i2d>
  401632:	a30f      	add	r3, pc, #60	; (adr r3, 401670 <__ieee754_log+0x3d8>)
  401634:	e9d3 2300 	ldrd	r2, r3, [r3]
  401638:	4680      	mov	r8, r0
  40163a:	4689      	mov	r9, r1
  40163c:	f001 f8fe 	bl	40283c <__aeabi_dmul>
  401640:	a30d      	add	r3, pc, #52	; (adr r3, 401678 <__ieee754_log+0x3e0>)
  401642:	e9d3 2300 	ldrd	r2, r3, [r3]
  401646:	4604      	mov	r4, r0
  401648:	460d      	mov	r5, r1
  40164a:	4640      	mov	r0, r8
  40164c:	4649      	mov	r1, r9
  40164e:	f001 f8f5 	bl	40283c <__aeabi_dmul>
  401652:	e79a      	b.n	40158a <__ieee754_log+0x2f2>
  401654:	4602      	mov	r2, r0
  401656:	460b      	mov	r3, r1
  401658:	4650      	mov	r0, sl
  40165a:	4659      	mov	r1, fp
  40165c:	f000 ff3a 	bl	4024d4 <__aeabi_dsub>
  401660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401664:	f001 f8ea 	bl	40283c <__aeabi_dmul>
  401668:	e714      	b.n	401494 <__ieee754_log+0x1fc>
  40166a:	bf00      	nop
  40166c:	f3af 8000 	nop.w
  401670:	fee00000 	.word	0xfee00000
  401674:	3fe62e42 	.word	0x3fe62e42
  401678:	35793c76 	.word	0x35793c76
  40167c:	3dea39ef 	.word	0x3dea39ef

00401680 <__ieee754_pow>:
  401680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401684:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  401688:	ea57 0402 	orrs.w	r4, r7, r2
  40168c:	b093      	sub	sp, #76	; 0x4c
  40168e:	d037      	beq.n	401700 <__ieee754_pow+0x80>
  401690:	4c67      	ldr	r4, [pc, #412]	; (401830 <__ieee754_pow+0x1b0>)
  401692:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  401696:	42a6      	cmp	r6, r4
  401698:	4683      	mov	fp, r0
  40169a:	460d      	mov	r5, r1
  40169c:	dc29      	bgt.n	4016f2 <__ieee754_pow+0x72>
  40169e:	469a      	mov	sl, r3
  4016a0:	4696      	mov	lr, r2
  4016a2:	d025      	beq.n	4016f0 <__ieee754_pow+0x70>
  4016a4:	42a7      	cmp	r7, r4
  4016a6:	dc24      	bgt.n	4016f2 <__ieee754_pow+0x72>
  4016a8:	4c61      	ldr	r4, [pc, #388]	; (401830 <__ieee754_pow+0x1b0>)
  4016aa:	42a7      	cmp	r7, r4
  4016ac:	d079      	beq.n	4017a2 <__ieee754_pow+0x122>
  4016ae:	2d00      	cmp	r5, #0
  4016b0:	4689      	mov	r9, r1
  4016b2:	4680      	mov	r8, r0
  4016b4:	e9cd 2300 	strd	r2, r3, [sp]
  4016b8:	db77      	blt.n	4017aa <__ieee754_pow+0x12a>
  4016ba:	2400      	movs	r4, #0
  4016bc:	f1be 0f00 	cmp.w	lr, #0
  4016c0:	d12c      	bne.n	40171c <__ieee754_pow+0x9c>
  4016c2:	4b5b      	ldr	r3, [pc, #364]	; (401830 <__ieee754_pow+0x1b0>)
  4016c4:	429f      	cmp	r7, r3
  4016c6:	f000 808b 	beq.w	4017e0 <__ieee754_pow+0x160>
  4016ca:	4b5a      	ldr	r3, [pc, #360]	; (401834 <__ieee754_pow+0x1b4>)
  4016cc:	429f      	cmp	r7, r3
  4016ce:	d061      	beq.n	401794 <__ieee754_pow+0x114>
  4016d0:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
  4016d4:	f000 83ba 	beq.w	401e4c <__ieee754_pow+0x7cc>
  4016d8:	4b57      	ldr	r3, [pc, #348]	; (401838 <__ieee754_pow+0x1b8>)
  4016da:	459a      	cmp	sl, r3
  4016dc:	d11e      	bne.n	40171c <__ieee754_pow+0x9c>
  4016de:	2d00      	cmp	r5, #0
  4016e0:	db1c      	blt.n	40171c <__ieee754_pow+0x9c>
  4016e2:	4640      	mov	r0, r8
  4016e4:	4649      	mov	r1, r9
  4016e6:	b013      	add	sp, #76	; 0x4c
  4016e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016ec:	f000 bd0e 	b.w	40210c <__ieee754_sqrt>
  4016f0:	b158      	cbz	r0, 40170a <__ieee754_pow+0x8a>
  4016f2:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  4016f6:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  4016fa:	ea56 030b 	orrs.w	r3, r6, fp
  4016fe:	d106      	bne.n	40170e <__ieee754_pow+0x8e>
  401700:	494c      	ldr	r1, [pc, #304]	; (401834 <__ieee754_pow+0x1b4>)
  401702:	2000      	movs	r0, #0
  401704:	b013      	add	sp, #76	; 0x4c
  401706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40170a:	42b7      	cmp	r7, r6
  40170c:	ddcc      	ble.n	4016a8 <__ieee754_pow+0x28>
  40170e:	484b      	ldr	r0, [pc, #300]	; (40183c <__ieee754_pow+0x1bc>)
  401710:	b013      	add	sp, #76	; 0x4c
  401712:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401716:	f000 bdc1 	b.w	40229c <nan>
  40171a:	2400      	movs	r4, #0
  40171c:	4640      	mov	r0, r8
  40171e:	4649      	mov	r1, r9
  401720:	f000 fdb0 	bl	402284 <fabs>
  401724:	f1bb 0f00 	cmp.w	fp, #0
  401728:	d119      	bne.n	40175e <__ieee754_pow+0xde>
  40172a:	b126      	cbz	r6, 401736 <__ieee754_pow+0xb6>
  40172c:	4b41      	ldr	r3, [pc, #260]	; (401834 <__ieee754_pow+0x1b4>)
  40172e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
  401732:	429a      	cmp	r2, r3
  401734:	d113      	bne.n	40175e <__ieee754_pow+0xde>
  401736:	f1ba 0f00 	cmp.w	sl, #0
  40173a:	f2c0 83bc 	blt.w	401eb6 <__ieee754_pow+0x836>
  40173e:	2d00      	cmp	r5, #0
  401740:	dae0      	bge.n	401704 <__ieee754_pow+0x84>
  401742:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  401746:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  40174a:	ea56 0304 	orrs.w	r3, r6, r4
  40174e:	f000 848f 	beq.w	402070 <__ieee754_pow+0x9f0>
  401752:	2c01      	cmp	r4, #1
  401754:	d1d6      	bne.n	401704 <__ieee754_pow+0x84>
  401756:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40175a:	4619      	mov	r1, r3
  40175c:	e7d2      	b.n	401704 <__ieee754_pow+0x84>
  40175e:	0fed      	lsrs	r5, r5, #31
  401760:	3d01      	subs	r5, #1
  401762:	ea54 0305 	orrs.w	r3, r4, r5
  401766:	d04e      	beq.n	401806 <__ieee754_pow+0x186>
  401768:	4b35      	ldr	r3, [pc, #212]	; (401840 <__ieee754_pow+0x1c0>)
  40176a:	429f      	cmp	r7, r3
  40176c:	dd6e      	ble.n	40184c <__ieee754_pow+0x1cc>
  40176e:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
  401772:	429f      	cmp	r7, r3
  401774:	f340 83e8 	ble.w	401f48 <__ieee754_pow+0x8c8>
  401778:	4b32      	ldr	r3, [pc, #200]	; (401844 <__ieee754_pow+0x1c4>)
  40177a:	429e      	cmp	r6, r3
  40177c:	dd4e      	ble.n	40181c <__ieee754_pow+0x19c>
  40177e:	f1ba 0f00 	cmp.w	sl, #0
  401782:	dd4e      	ble.n	401822 <__ieee754_pow+0x1a2>
  401784:	a328      	add	r3, pc, #160	; (adr r3, 401828 <__ieee754_pow+0x1a8>)
  401786:	e9d3 2300 	ldrd	r2, r3, [r3]
  40178a:	4610      	mov	r0, r2
  40178c:	4619      	mov	r1, r3
  40178e:	f001 f855 	bl	40283c <__aeabi_dmul>
  401792:	e7b7      	b.n	401704 <__ieee754_pow+0x84>
  401794:	f1ba 0f00 	cmp.w	sl, #0
  401798:	f2c0 843c 	blt.w	402014 <__ieee754_pow+0x994>
  40179c:	4640      	mov	r0, r8
  40179e:	4649      	mov	r1, r9
  4017a0:	e7b0      	b.n	401704 <__ieee754_pow+0x84>
  4017a2:	f1be 0f00 	cmp.w	lr, #0
  4017a6:	d082      	beq.n	4016ae <__ieee754_pow+0x2e>
  4017a8:	e7a3      	b.n	4016f2 <__ieee754_pow+0x72>
  4017aa:	4b27      	ldr	r3, [pc, #156]	; (401848 <__ieee754_pow+0x1c8>)
  4017ac:	429f      	cmp	r7, r3
  4017ae:	dc28      	bgt.n	401802 <__ieee754_pow+0x182>
  4017b0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  4017b4:	429f      	cmp	r7, r3
  4017b6:	dd80      	ble.n	4016ba <__ieee754_pow+0x3a>
  4017b8:	153b      	asrs	r3, r7, #20
  4017ba:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  4017be:	2b14      	cmp	r3, #20
  4017c0:	f340 843e 	ble.w	402040 <__ieee754_pow+0x9c0>
  4017c4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
  4017c8:	fa2e f203 	lsr.w	r2, lr, r3
  4017cc:	fa02 f303 	lsl.w	r3, r2, r3
  4017d0:	459e      	cmp	lr, r3
  4017d2:	f47f af72 	bne.w	4016ba <__ieee754_pow+0x3a>
  4017d6:	f002 0201 	and.w	r2, r2, #1
  4017da:	f1c2 0402 	rsb	r4, r2, #2
  4017de:	e76d      	b.n	4016bc <__ieee754_pow+0x3c>
  4017e0:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
  4017e4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4017e8:	ea53 030b 	orrs.w	r3, r3, fp
  4017ec:	d088      	beq.n	401700 <__ieee754_pow+0x80>
  4017ee:	4b15      	ldr	r3, [pc, #84]	; (401844 <__ieee754_pow+0x1c4>)
  4017f0:	429e      	cmp	r6, r3
  4017f2:	f340 8332 	ble.w	401e5a <__ieee754_pow+0x7da>
  4017f6:	f1ba 0f00 	cmp.w	sl, #0
  4017fa:	db12      	blt.n	401822 <__ieee754_pow+0x1a2>
  4017fc:	e9dd 0100 	ldrd	r0, r1, [sp]
  401800:	e780      	b.n	401704 <__ieee754_pow+0x84>
  401802:	2402      	movs	r4, #2
  401804:	e75a      	b.n	4016bc <__ieee754_pow+0x3c>
  401806:	4642      	mov	r2, r8
  401808:	464b      	mov	r3, r9
  40180a:	4640      	mov	r0, r8
  40180c:	4649      	mov	r1, r9
  40180e:	f000 fe61 	bl	4024d4 <__aeabi_dsub>
  401812:	4602      	mov	r2, r0
  401814:	460b      	mov	r3, r1
  401816:	f001 f93b 	bl	402a90 <__aeabi_ddiv>
  40181a:	e773      	b.n	401704 <__ieee754_pow+0x84>
  40181c:	f1ba 0f00 	cmp.w	sl, #0
  401820:	dbb0      	blt.n	401784 <__ieee754_pow+0x104>
  401822:	2000      	movs	r0, #0
  401824:	2100      	movs	r1, #0
  401826:	e76d      	b.n	401704 <__ieee754_pow+0x84>
  401828:	8800759c 	.word	0x8800759c
  40182c:	7e37e43c 	.word	0x7e37e43c
  401830:	7ff00000 	.word	0x7ff00000
  401834:	3ff00000 	.word	0x3ff00000
  401838:	3fe00000 	.word	0x3fe00000
  40183c:	00403458 	.word	0x00403458
  401840:	41e00000 	.word	0x41e00000
  401844:	3fefffff 	.word	0x3fefffff
  401848:	433fffff 	.word	0x433fffff
  40184c:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
  401850:	f04f 0200 	mov.w	r2, #0
  401854:	da05      	bge.n	401862 <__ieee754_pow+0x1e2>
  401856:	4bd4      	ldr	r3, [pc, #848]	; (401ba8 <__ieee754_pow+0x528>)
  401858:	f000 fff0 	bl	40283c <__aeabi_dmul>
  40185c:	f06f 0234 	mvn.w	r2, #52	; 0x34
  401860:	460e      	mov	r6, r1
  401862:	1533      	asrs	r3, r6, #20
  401864:	4fd1      	ldr	r7, [pc, #836]	; (401bac <__ieee754_pow+0x52c>)
  401866:	f3c6 0613 	ubfx	r6, r6, #0, #20
  40186a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  40186e:	4413      	add	r3, r2
  401870:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
  401874:	42be      	cmp	r6, r7
  401876:	461a      	mov	r2, r3
  401878:	930d      	str	r3, [sp, #52]	; 0x34
  40187a:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
  40187e:	f340 8321 	ble.w	401ec4 <__ieee754_pow+0x844>
  401882:	4bcb      	ldr	r3, [pc, #812]	; (401bb0 <__ieee754_pow+0x530>)
  401884:	429e      	cmp	r6, r3
  401886:	f340 83fd 	ble.w	402084 <__ieee754_pow+0xa04>
  40188a:	4613      	mov	r3, r2
  40188c:	3301      	adds	r3, #1
  40188e:	930d      	str	r3, [sp, #52]	; 0x34
  401890:	4bc8      	ldr	r3, [pc, #800]	; (401bb4 <__ieee754_pow+0x534>)
  401892:	2200      	movs	r2, #0
  401894:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401898:	2700      	movs	r7, #0
  40189a:	2600      	movs	r6, #0
  40189c:	e9cd 6708 	strd	r6, r7, [sp, #32]
  4018a0:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  4018a4:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
  4018a8:	2700      	movs	r7, #0
  4018aa:	4602      	mov	r2, r0
  4018ac:	4653      	mov	r3, sl
  4018ae:	4651      	mov	r1, sl
  4018b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  4018b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4018b8:	f000 fe0c 	bl	4024d4 <__aeabi_dsub>
  4018bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4018c0:	4680      	mov	r8, r0
  4018c2:	4689      	mov	r9, r1
  4018c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4018c8:	f000 fe06 	bl	4024d8 <__adddf3>
  4018cc:	4602      	mov	r2, r0
  4018ce:	460b      	mov	r3, r1
  4018d0:	2000      	movs	r0, #0
  4018d2:	49b8      	ldr	r1, [pc, #736]	; (401bb4 <__ieee754_pow+0x534>)
  4018d4:	f001 f8dc 	bl	402a90 <__aeabi_ddiv>
  4018d8:	460a      	mov	r2, r1
  4018da:	4601      	mov	r1, r0
  4018dc:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  4018e0:	4613      	mov	r3, r2
  4018e2:	4649      	mov	r1, r9
  4018e4:	4602      	mov	r2, r0
  4018e6:	4640      	mov	r0, r8
  4018e8:	f000 ffa8 	bl	40283c <__aeabi_dmul>
  4018ec:	ea4f 036a 	mov.w	r3, sl, asr #1
  4018f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4018f4:	468c      	mov	ip, r1
  4018f6:	4683      	mov	fp, r0
  4018f8:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
  4018fc:	e9cd bc04 	strd	fp, ip, [sp, #16]
  401900:	46da      	mov	sl, fp
  401902:	468b      	mov	fp, r1
  401904:	19d9      	adds	r1, r3, r7
  401906:	2300      	movs	r3, #0
  401908:	e9cd ab02 	strd	sl, fp, [sp, #8]
  40190c:	9302      	str	r3, [sp, #8]
  40190e:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401912:	2000      	movs	r0, #0
  401914:	4606      	mov	r6, r0
  401916:	460f      	mov	r7, r1
  401918:	4602      	mov	r2, r0
  40191a:	460b      	mov	r3, r1
  40191c:	4650      	mov	r0, sl
  40191e:	4659      	mov	r1, fp
  401920:	f000 ff8c 	bl	40283c <__aeabi_dmul>
  401924:	4602      	mov	r2, r0
  401926:	460b      	mov	r3, r1
  401928:	4640      	mov	r0, r8
  40192a:	4649      	mov	r1, r9
  40192c:	f000 fdd2 	bl	4024d4 <__aeabi_dsub>
  401930:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401934:	4680      	mov	r8, r0
  401936:	4689      	mov	r9, r1
  401938:	4630      	mov	r0, r6
  40193a:	4639      	mov	r1, r7
  40193c:	f000 fdca 	bl	4024d4 <__aeabi_dsub>
  401940:	4602      	mov	r2, r0
  401942:	460b      	mov	r3, r1
  401944:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401948:	f000 fdc4 	bl	4024d4 <__aeabi_dsub>
  40194c:	4652      	mov	r2, sl
  40194e:	465b      	mov	r3, fp
  401950:	f000 ff74 	bl	40283c <__aeabi_dmul>
  401954:	4602      	mov	r2, r0
  401956:	460b      	mov	r3, r1
  401958:	4640      	mov	r0, r8
  40195a:	4649      	mov	r1, r9
  40195c:	f000 fdba 	bl	4024d4 <__aeabi_dsub>
  401960:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  401964:	f000 ff6a 	bl	40283c <__aeabi_dmul>
  401968:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40196c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401970:	4632      	mov	r2, r6
  401972:	463b      	mov	r3, r7
  401974:	4630      	mov	r0, r6
  401976:	4639      	mov	r1, r7
  401978:	f000 ff60 	bl	40283c <__aeabi_dmul>
  40197c:	a378      	add	r3, pc, #480	; (adr r3, 401b60 <__ieee754_pow+0x4e0>)
  40197e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401982:	4606      	mov	r6, r0
  401984:	460f      	mov	r7, r1
  401986:	f000 ff59 	bl	40283c <__aeabi_dmul>
  40198a:	a377      	add	r3, pc, #476	; (adr r3, 401b68 <__ieee754_pow+0x4e8>)
  40198c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401990:	f000 fda2 	bl	4024d8 <__adddf3>
  401994:	4632      	mov	r2, r6
  401996:	463b      	mov	r3, r7
  401998:	f000 ff50 	bl	40283c <__aeabi_dmul>
  40199c:	a374      	add	r3, pc, #464	; (adr r3, 401b70 <__ieee754_pow+0x4f0>)
  40199e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019a2:	f000 fd99 	bl	4024d8 <__adddf3>
  4019a6:	4632      	mov	r2, r6
  4019a8:	463b      	mov	r3, r7
  4019aa:	f000 ff47 	bl	40283c <__aeabi_dmul>
  4019ae:	a372      	add	r3, pc, #456	; (adr r3, 401b78 <__ieee754_pow+0x4f8>)
  4019b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019b4:	f000 fd90 	bl	4024d8 <__adddf3>
  4019b8:	4632      	mov	r2, r6
  4019ba:	463b      	mov	r3, r7
  4019bc:	f000 ff3e 	bl	40283c <__aeabi_dmul>
  4019c0:	a36f      	add	r3, pc, #444	; (adr r3, 401b80 <__ieee754_pow+0x500>)
  4019c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019c6:	f000 fd87 	bl	4024d8 <__adddf3>
  4019ca:	4632      	mov	r2, r6
  4019cc:	463b      	mov	r3, r7
  4019ce:	f000 ff35 	bl	40283c <__aeabi_dmul>
  4019d2:	a36d      	add	r3, pc, #436	; (adr r3, 401b88 <__ieee754_pow+0x508>)
  4019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019d8:	f000 fd7e 	bl	4024d8 <__adddf3>
  4019dc:	4632      	mov	r2, r6
  4019de:	4680      	mov	r8, r0
  4019e0:	4689      	mov	r9, r1
  4019e2:	463b      	mov	r3, r7
  4019e4:	4630      	mov	r0, r6
  4019e6:	4639      	mov	r1, r7
  4019e8:	f000 ff28 	bl	40283c <__aeabi_dmul>
  4019ec:	4602      	mov	r2, r0
  4019ee:	460b      	mov	r3, r1
  4019f0:	4640      	mov	r0, r8
  4019f2:	4649      	mov	r1, r9
  4019f4:	f000 ff22 	bl	40283c <__aeabi_dmul>
  4019f8:	4652      	mov	r2, sl
  4019fa:	4606      	mov	r6, r0
  4019fc:	460f      	mov	r7, r1
  4019fe:	465b      	mov	r3, fp
  401a00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401a04:	f000 fd68 	bl	4024d8 <__adddf3>
  401a08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401a0c:	f000 ff16 	bl	40283c <__aeabi_dmul>
  401a10:	4632      	mov	r2, r6
  401a12:	463b      	mov	r3, r7
  401a14:	f000 fd60 	bl	4024d8 <__adddf3>
  401a18:	4652      	mov	r2, sl
  401a1a:	4680      	mov	r8, r0
  401a1c:	4689      	mov	r9, r1
  401a1e:	465b      	mov	r3, fp
  401a20:	4650      	mov	r0, sl
  401a22:	4659      	mov	r1, fp
  401a24:	f000 ff0a 	bl	40283c <__aeabi_dmul>
  401a28:	2200      	movs	r2, #0
  401a2a:	4b63      	ldr	r3, [pc, #396]	; (401bb8 <__ieee754_pow+0x538>)
  401a2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401a30:	f000 fd52 	bl	4024d8 <__adddf3>
  401a34:	4642      	mov	r2, r8
  401a36:	464b      	mov	r3, r9
  401a38:	f000 fd4e 	bl	4024d8 <__adddf3>
  401a3c:	9802      	ldr	r0, [sp, #8]
  401a3e:	460f      	mov	r7, r1
  401a40:	4606      	mov	r6, r0
  401a42:	4632      	mov	r2, r6
  401a44:	463b      	mov	r3, r7
  401a46:	4650      	mov	r0, sl
  401a48:	4659      	mov	r1, fp
  401a4a:	f000 fef7 	bl	40283c <__aeabi_dmul>
  401a4e:	2200      	movs	r2, #0
  401a50:	4682      	mov	sl, r0
  401a52:	468b      	mov	fp, r1
  401a54:	4b58      	ldr	r3, [pc, #352]	; (401bb8 <__ieee754_pow+0x538>)
  401a56:	4630      	mov	r0, r6
  401a58:	4639      	mov	r1, r7
  401a5a:	f000 fd3b 	bl	4024d4 <__aeabi_dsub>
  401a5e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  401a62:	f000 fd37 	bl	4024d4 <__aeabi_dsub>
  401a66:	4602      	mov	r2, r0
  401a68:	460b      	mov	r3, r1
  401a6a:	4640      	mov	r0, r8
  401a6c:	4649      	mov	r1, r9
  401a6e:	f000 fd31 	bl	4024d4 <__aeabi_dsub>
  401a72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401a76:	f000 fee1 	bl	40283c <__aeabi_dmul>
  401a7a:	4632      	mov	r2, r6
  401a7c:	4680      	mov	r8, r0
  401a7e:	4689      	mov	r9, r1
  401a80:	463b      	mov	r3, r7
  401a82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401a86:	f000 fed9 	bl	40283c <__aeabi_dmul>
  401a8a:	4602      	mov	r2, r0
  401a8c:	460b      	mov	r3, r1
  401a8e:	4640      	mov	r0, r8
  401a90:	4649      	mov	r1, r9
  401a92:	f000 fd21 	bl	4024d8 <__adddf3>
  401a96:	4680      	mov	r8, r0
  401a98:	4689      	mov	r9, r1
  401a9a:	4602      	mov	r2, r0
  401a9c:	460b      	mov	r3, r1
  401a9e:	4650      	mov	r0, sl
  401aa0:	4659      	mov	r1, fp
  401aa2:	e9cd ab04 	strd	sl, fp, [sp, #16]
  401aa6:	f000 fd17 	bl	4024d8 <__adddf3>
  401aaa:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401aae:	a338      	add	r3, pc, #224	; (adr r3, 401b90 <__ieee754_pow+0x510>)
  401ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ab4:	4650      	mov	r0, sl
  401ab6:	460f      	mov	r7, r1
  401ab8:	f000 fec0 	bl	40283c <__aeabi_dmul>
  401abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401ac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401ac4:	4639      	mov	r1, r7
  401ac6:	4650      	mov	r0, sl
  401ac8:	f000 fd04 	bl	4024d4 <__aeabi_dsub>
  401acc:	4602      	mov	r2, r0
  401ace:	460b      	mov	r3, r1
  401ad0:	4640      	mov	r0, r8
  401ad2:	4649      	mov	r1, r9
  401ad4:	f000 fcfe 	bl	4024d4 <__aeabi_dsub>
  401ad8:	a32f      	add	r3, pc, #188	; (adr r3, 401b98 <__ieee754_pow+0x518>)
  401ada:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ade:	f000 fead 	bl	40283c <__aeabi_dmul>
  401ae2:	a32f      	add	r3, pc, #188	; (adr r3, 401ba0 <__ieee754_pow+0x520>)
  401ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ae8:	4680      	mov	r8, r0
  401aea:	4689      	mov	r9, r1
  401aec:	4650      	mov	r0, sl
  401aee:	4639      	mov	r1, r7
  401af0:	f000 fea4 	bl	40283c <__aeabi_dmul>
  401af4:	4602      	mov	r2, r0
  401af6:	460b      	mov	r3, r1
  401af8:	4640      	mov	r0, r8
  401afa:	4649      	mov	r1, r9
  401afc:	f000 fcec 	bl	4024d8 <__adddf3>
  401b00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  401b04:	f000 fce8 	bl	4024d8 <__adddf3>
  401b08:	4680      	mov	r8, r0
  401b0a:	980d      	ldr	r0, [sp, #52]	; 0x34
  401b0c:	4689      	mov	r9, r1
  401b0e:	f000 fe2f 	bl	402770 <__aeabi_i2d>
  401b12:	4642      	mov	r2, r8
  401b14:	4606      	mov	r6, r0
  401b16:	460f      	mov	r7, r1
  401b18:	464b      	mov	r3, r9
  401b1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401b1e:	f000 fcdb 	bl	4024d8 <__adddf3>
  401b22:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401b26:	f000 fcd7 	bl	4024d8 <__adddf3>
  401b2a:	4632      	mov	r2, r6
  401b2c:	463b      	mov	r3, r7
  401b2e:	f000 fcd3 	bl	4024d8 <__adddf3>
  401b32:	4632      	mov	r2, r6
  401b34:	463b      	mov	r3, r7
  401b36:	4650      	mov	r0, sl
  401b38:	468b      	mov	fp, r1
  401b3a:	f000 fccb 	bl	4024d4 <__aeabi_dsub>
  401b3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401b42:	f000 fcc7 	bl	4024d4 <__aeabi_dsub>
  401b46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b4a:	f000 fcc3 	bl	4024d4 <__aeabi_dsub>
  401b4e:	4602      	mov	r2, r0
  401b50:	460b      	mov	r3, r1
  401b52:	4640      	mov	r0, r8
  401b54:	4649      	mov	r1, r9
  401b56:	f000 fcbd 	bl	4024d4 <__aeabi_dsub>
  401b5a:	4680      	mov	r8, r0
  401b5c:	e02e      	b.n	401bbc <__ieee754_pow+0x53c>
  401b5e:	bf00      	nop
  401b60:	4a454eef 	.word	0x4a454eef
  401b64:	3fca7e28 	.word	0x3fca7e28
  401b68:	93c9db65 	.word	0x93c9db65
  401b6c:	3fcd864a 	.word	0x3fcd864a
  401b70:	a91d4101 	.word	0xa91d4101
  401b74:	3fd17460 	.word	0x3fd17460
  401b78:	518f264d 	.word	0x518f264d
  401b7c:	3fd55555 	.word	0x3fd55555
  401b80:	db6fabff 	.word	0xdb6fabff
  401b84:	3fdb6db6 	.word	0x3fdb6db6
  401b88:	33333303 	.word	0x33333303
  401b8c:	3fe33333 	.word	0x3fe33333
  401b90:	e0000000 	.word	0xe0000000
  401b94:	3feec709 	.word	0x3feec709
  401b98:	dc3a03fd 	.word	0xdc3a03fd
  401b9c:	3feec709 	.word	0x3feec709
  401ba0:	145b01f5 	.word	0x145b01f5
  401ba4:	be3e2fe0 	.word	0xbe3e2fe0
  401ba8:	43400000 	.word	0x43400000
  401bac:	0003988e 	.word	0x0003988e
  401bb0:	000bb679 	.word	0x000bb679
  401bb4:	3ff00000 	.word	0x3ff00000
  401bb8:	40080000 	.word	0x40080000
  401bbc:	4689      	mov	r9, r1
  401bbe:	3c01      	subs	r4, #1
  401bc0:	ea54 0305 	orrs.w	r3, r4, r5
  401bc4:	e9dd 0100 	ldrd	r0, r1, [sp]
  401bc8:	bf14      	ite	ne
  401bca:	4cd9      	ldrne	r4, [pc, #868]	; (401f30 <__ieee754_pow+0x8b0>)
  401bcc:	4cd9      	ldreq	r4, [pc, #868]	; (401f34 <__ieee754_pow+0x8b4>)
  401bce:	2300      	movs	r3, #0
  401bd0:	e9cd 3404 	strd	r3, r4, [sp, #16]
  401bd4:	4603      	mov	r3, r0
  401bd6:	460c      	mov	r4, r1
  401bd8:	e9cd 3402 	strd	r3, r4, [sp, #8]
  401bdc:	2300      	movs	r3, #0
  401bde:	9302      	str	r3, [sp, #8]
  401be0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  401be4:	4622      	mov	r2, r4
  401be6:	462b      	mov	r3, r5
  401be8:	f000 fc74 	bl	4024d4 <__aeabi_dsub>
  401bec:	4652      	mov	r2, sl
  401bee:	465b      	mov	r3, fp
  401bf0:	f000 fe24 	bl	40283c <__aeabi_dmul>
  401bf4:	e9dd 2300 	ldrd	r2, r3, [sp]
  401bf8:	4606      	mov	r6, r0
  401bfa:	460f      	mov	r7, r1
  401bfc:	4640      	mov	r0, r8
  401bfe:	4649      	mov	r1, r9
  401c00:	f000 fe1c 	bl	40283c <__aeabi_dmul>
  401c04:	4602      	mov	r2, r0
  401c06:	460b      	mov	r3, r1
  401c08:	4630      	mov	r0, r6
  401c0a:	4639      	mov	r1, r7
  401c0c:	f000 fc64 	bl	4024d8 <__adddf3>
  401c10:	4622      	mov	r2, r4
  401c12:	4680      	mov	r8, r0
  401c14:	4689      	mov	r9, r1
  401c16:	462b      	mov	r3, r5
  401c18:	4650      	mov	r0, sl
  401c1a:	4659      	mov	r1, fp
  401c1c:	e9cd 8900 	strd	r8, r9, [sp]
  401c20:	f000 fe0c 	bl	40283c <__aeabi_dmul>
  401c24:	460b      	mov	r3, r1
  401c26:	4602      	mov	r2, r0
  401c28:	4606      	mov	r6, r0
  401c2a:	460f      	mov	r7, r1
  401c2c:	4640      	mov	r0, r8
  401c2e:	4649      	mov	r1, r9
  401c30:	f000 fc52 	bl	4024d8 <__adddf3>
  401c34:	4bc0      	ldr	r3, [pc, #768]	; (401f38 <__ieee754_pow+0x8b8>)
  401c36:	4299      	cmp	r1, r3
  401c38:	4604      	mov	r4, r0
  401c3a:	460d      	mov	r5, r1
  401c3c:	468a      	mov	sl, r1
  401c3e:	f340 8116 	ble.w	401e6e <__ieee754_pow+0x7ee>
  401c42:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
  401c46:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
  401c4a:	4303      	orrs	r3, r0
  401c4c:	f040 81ea 	bne.w	402024 <__ieee754_pow+0x9a4>
  401c50:	a3a3      	add	r3, pc, #652	; (adr r3, 401ee0 <__ieee754_pow+0x860>)
  401c52:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c56:	e9dd 0100 	ldrd	r0, r1, [sp]
  401c5a:	f000 fc3d 	bl	4024d8 <__adddf3>
  401c5e:	4632      	mov	r2, r6
  401c60:	4680      	mov	r8, r0
  401c62:	4689      	mov	r9, r1
  401c64:	463b      	mov	r3, r7
  401c66:	4620      	mov	r0, r4
  401c68:	4629      	mov	r1, r5
  401c6a:	f000 fc33 	bl	4024d4 <__aeabi_dsub>
  401c6e:	4602      	mov	r2, r0
  401c70:	460b      	mov	r3, r1
  401c72:	4640      	mov	r0, r8
  401c74:	4649      	mov	r1, r9
  401c76:	f001 f871 	bl	402d5c <__aeabi_dcmpgt>
  401c7a:	2800      	cmp	r0, #0
  401c7c:	f040 81d2 	bne.w	402024 <__ieee754_pow+0x9a4>
  401c80:	46a8      	mov	r8, r5
  401c82:	ea4f 5328 	mov.w	r3, r8, asr #20
  401c86:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  401c8a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
  401c8e:	fa42 f303 	asr.w	r3, r2, r3
  401c92:	4453      	add	r3, sl
  401c94:	f3c3 520a 	ubfx	r2, r3, #20, #11
  401c98:	4da8      	ldr	r5, [pc, #672]	; (401f3c <__ieee754_pow+0x8bc>)
  401c9a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  401c9e:	4115      	asrs	r5, r2
  401ca0:	f3c3 0413 	ubfx	r4, r3, #0, #20
  401ca4:	ea23 0105 	bic.w	r1, r3, r5
  401ca8:	2000      	movs	r0, #0
  401caa:	f1c2 0b14 	rsb	fp, r2, #20
  401cae:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  401cb2:	f1ba 0f00 	cmp.w	sl, #0
  401cb6:	4602      	mov	r2, r0
  401cb8:	460b      	mov	r3, r1
  401cba:	fa44 fb0b 	asr.w	fp, r4, fp
  401cbe:	4630      	mov	r0, r6
  401cc0:	4639      	mov	r1, r7
  401cc2:	bfb8      	it	lt
  401cc4:	f1cb 0b00 	rsblt	fp, fp, #0
  401cc8:	f000 fc04 	bl	4024d4 <__aeabi_dsub>
  401ccc:	4602      	mov	r2, r0
  401cce:	460b      	mov	r3, r1
  401cd0:	4606      	mov	r6, r0
  401cd2:	460f      	mov	r7, r1
  401cd4:	e9dd 0100 	ldrd	r0, r1, [sp]
  401cd8:	f000 fbfe 	bl	4024d8 <__adddf3>
  401cdc:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
  401ce0:	460d      	mov	r5, r1
  401ce2:	2400      	movs	r4, #0
  401ce4:	a380      	add	r3, pc, #512	; (adr r3, 401ee8 <__ieee754_pow+0x868>)
  401ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cea:	4620      	mov	r0, r4
  401cec:	4629      	mov	r1, r5
  401cee:	f000 fda5 	bl	40283c <__aeabi_dmul>
  401cf2:	4632      	mov	r2, r6
  401cf4:	4680      	mov	r8, r0
  401cf6:	4689      	mov	r9, r1
  401cf8:	463b      	mov	r3, r7
  401cfa:	4620      	mov	r0, r4
  401cfc:	4629      	mov	r1, r5
  401cfe:	f000 fbe9 	bl	4024d4 <__aeabi_dsub>
  401d02:	4602      	mov	r2, r0
  401d04:	460b      	mov	r3, r1
  401d06:	e9dd 0100 	ldrd	r0, r1, [sp]
  401d0a:	f000 fbe3 	bl	4024d4 <__aeabi_dsub>
  401d0e:	a378      	add	r3, pc, #480	; (adr r3, 401ef0 <__ieee754_pow+0x870>)
  401d10:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d14:	f000 fd92 	bl	40283c <__aeabi_dmul>
  401d18:	a377      	add	r3, pc, #476	; (adr r3, 401ef8 <__ieee754_pow+0x878>)
  401d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d1e:	4606      	mov	r6, r0
  401d20:	460f      	mov	r7, r1
  401d22:	4620      	mov	r0, r4
  401d24:	4629      	mov	r1, r5
  401d26:	f000 fd89 	bl	40283c <__aeabi_dmul>
  401d2a:	4602      	mov	r2, r0
  401d2c:	460b      	mov	r3, r1
  401d2e:	4630      	mov	r0, r6
  401d30:	4639      	mov	r1, r7
  401d32:	f000 fbd1 	bl	4024d8 <__adddf3>
  401d36:	4606      	mov	r6, r0
  401d38:	460f      	mov	r7, r1
  401d3a:	4602      	mov	r2, r0
  401d3c:	460b      	mov	r3, r1
  401d3e:	4640      	mov	r0, r8
  401d40:	4649      	mov	r1, r9
  401d42:	f000 fbc9 	bl	4024d8 <__adddf3>
  401d46:	4642      	mov	r2, r8
  401d48:	464b      	mov	r3, r9
  401d4a:	4604      	mov	r4, r0
  401d4c:	460d      	mov	r5, r1
  401d4e:	f000 fbc1 	bl	4024d4 <__aeabi_dsub>
  401d52:	4602      	mov	r2, r0
  401d54:	460b      	mov	r3, r1
  401d56:	4630      	mov	r0, r6
  401d58:	4639      	mov	r1, r7
  401d5a:	f000 fbbb 	bl	4024d4 <__aeabi_dsub>
  401d5e:	4622      	mov	r2, r4
  401d60:	4680      	mov	r8, r0
  401d62:	4689      	mov	r9, r1
  401d64:	462b      	mov	r3, r5
  401d66:	4620      	mov	r0, r4
  401d68:	4629      	mov	r1, r5
  401d6a:	f000 fd67 	bl	40283c <__aeabi_dmul>
  401d6e:	a364      	add	r3, pc, #400	; (adr r3, 401f00 <__ieee754_pow+0x880>)
  401d70:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d74:	4606      	mov	r6, r0
  401d76:	460f      	mov	r7, r1
  401d78:	f000 fd60 	bl	40283c <__aeabi_dmul>
  401d7c:	a362      	add	r3, pc, #392	; (adr r3, 401f08 <__ieee754_pow+0x888>)
  401d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d82:	f000 fba7 	bl	4024d4 <__aeabi_dsub>
  401d86:	4632      	mov	r2, r6
  401d88:	463b      	mov	r3, r7
  401d8a:	f000 fd57 	bl	40283c <__aeabi_dmul>
  401d8e:	a360      	add	r3, pc, #384	; (adr r3, 401f10 <__ieee754_pow+0x890>)
  401d90:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d94:	f000 fba0 	bl	4024d8 <__adddf3>
  401d98:	4632      	mov	r2, r6
  401d9a:	463b      	mov	r3, r7
  401d9c:	f000 fd4e 	bl	40283c <__aeabi_dmul>
  401da0:	a35d      	add	r3, pc, #372	; (adr r3, 401f18 <__ieee754_pow+0x898>)
  401da2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401da6:	f000 fb95 	bl	4024d4 <__aeabi_dsub>
  401daa:	4632      	mov	r2, r6
  401dac:	463b      	mov	r3, r7
  401dae:	f000 fd45 	bl	40283c <__aeabi_dmul>
  401db2:	a35b      	add	r3, pc, #364	; (adr r3, 401f20 <__ieee754_pow+0x8a0>)
  401db4:	e9d3 2300 	ldrd	r2, r3, [r3]
  401db8:	f000 fb8e 	bl	4024d8 <__adddf3>
  401dbc:	4632      	mov	r2, r6
  401dbe:	463b      	mov	r3, r7
  401dc0:	f000 fd3c 	bl	40283c <__aeabi_dmul>
  401dc4:	4602      	mov	r2, r0
  401dc6:	460b      	mov	r3, r1
  401dc8:	4620      	mov	r0, r4
  401dca:	4629      	mov	r1, r5
  401dcc:	f000 fb82 	bl	4024d4 <__aeabi_dsub>
  401dd0:	4606      	mov	r6, r0
  401dd2:	460f      	mov	r7, r1
  401dd4:	4602      	mov	r2, r0
  401dd6:	460b      	mov	r3, r1
  401dd8:	4620      	mov	r0, r4
  401dda:	4629      	mov	r1, r5
  401ddc:	f000 fd2e 	bl	40283c <__aeabi_dmul>
  401de0:	2200      	movs	r2, #0
  401de2:	e9cd 0100 	strd	r0, r1, [sp]
  401de6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401dea:	4630      	mov	r0, r6
  401dec:	4639      	mov	r1, r7
  401dee:	f000 fb71 	bl	4024d4 <__aeabi_dsub>
  401df2:	4602      	mov	r2, r0
  401df4:	460b      	mov	r3, r1
  401df6:	e9dd 0100 	ldrd	r0, r1, [sp]
  401dfa:	f000 fe49 	bl	402a90 <__aeabi_ddiv>
  401dfe:	4642      	mov	r2, r8
  401e00:	4606      	mov	r6, r0
  401e02:	460f      	mov	r7, r1
  401e04:	464b      	mov	r3, r9
  401e06:	4620      	mov	r0, r4
  401e08:	4629      	mov	r1, r5
  401e0a:	f000 fd17 	bl	40283c <__aeabi_dmul>
  401e0e:	4642      	mov	r2, r8
  401e10:	464b      	mov	r3, r9
  401e12:	f000 fb61 	bl	4024d8 <__adddf3>
  401e16:	4602      	mov	r2, r0
  401e18:	460b      	mov	r3, r1
  401e1a:	4630      	mov	r0, r6
  401e1c:	4639      	mov	r1, r7
  401e1e:	f000 fb59 	bl	4024d4 <__aeabi_dsub>
  401e22:	4622      	mov	r2, r4
  401e24:	462b      	mov	r3, r5
  401e26:	f000 fb55 	bl	4024d4 <__aeabi_dsub>
  401e2a:	4602      	mov	r2, r0
  401e2c:	460b      	mov	r3, r1
  401e2e:	2000      	movs	r0, #0
  401e30:	493f      	ldr	r1, [pc, #252]	; (401f30 <__ieee754_pow+0x8b0>)
  401e32:	f000 fb4f 	bl	4024d4 <__aeabi_dsub>
  401e36:	448a      	add	sl, r1
  401e38:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
  401e3c:	f2c0 8133 	blt.w	4020a6 <__ieee754_pow+0xa26>
  401e40:	4651      	mov	r1, sl
  401e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401e46:	f000 fcf9 	bl	40283c <__aeabi_dmul>
  401e4a:	e45b      	b.n	401704 <__ieee754_pow+0x84>
  401e4c:	4642      	mov	r2, r8
  401e4e:	4640      	mov	r0, r8
  401e50:	464b      	mov	r3, r9
  401e52:	4649      	mov	r1, r9
  401e54:	f000 fcf2 	bl	40283c <__aeabi_dmul>
  401e58:	e454      	b.n	401704 <__ieee754_pow+0x84>
  401e5a:	f1ba 0f00 	cmp.w	sl, #0
  401e5e:	f6bf ace0 	bge.w	401822 <__ieee754_pow+0x1a2>
  401e62:	e9dd 3400 	ldrd	r3, r4, [sp]
  401e66:	4618      	mov	r0, r3
  401e68:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
  401e6c:	e44a      	b.n	401704 <__ieee754_pow+0x84>
  401e6e:	4b34      	ldr	r3, [pc, #208]	; (401f40 <__ieee754_pow+0x8c0>)
  401e70:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  401e74:	4598      	cmp	r8, r3
  401e76:	f340 80f2 	ble.w	40205e <__ieee754_pow+0x9de>
  401e7a:	4b32      	ldr	r3, [pc, #200]	; (401f44 <__ieee754_pow+0x8c4>)
  401e7c:	440b      	add	r3, r1
  401e7e:	4303      	orrs	r3, r0
  401e80:	d10c      	bne.n	401e9c <__ieee754_pow+0x81c>
  401e82:	4632      	mov	r2, r6
  401e84:	463b      	mov	r3, r7
  401e86:	f000 fb25 	bl	4024d4 <__aeabi_dsub>
  401e8a:	4602      	mov	r2, r0
  401e8c:	460b      	mov	r3, r1
  401e8e:	e9dd 0100 	ldrd	r0, r1, [sp]
  401e92:	f000 ff4f 	bl	402d34 <__aeabi_dcmple>
  401e96:	2800      	cmp	r0, #0
  401e98:	f43f aef3 	beq.w	401c82 <__ieee754_pow+0x602>
  401e9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401ea0:	a321      	add	r3, pc, #132	; (adr r3, 401f28 <__ieee754_pow+0x8a8>)
  401ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ea6:	f000 fcc9 	bl	40283c <__aeabi_dmul>
  401eaa:	a31f      	add	r3, pc, #124	; (adr r3, 401f28 <__ieee754_pow+0x8a8>)
  401eac:	e9d3 2300 	ldrd	r2, r3, [r3]
  401eb0:	f000 fcc4 	bl	40283c <__aeabi_dmul>
  401eb4:	e426      	b.n	401704 <__ieee754_pow+0x84>
  401eb6:	4602      	mov	r2, r0
  401eb8:	460b      	mov	r3, r1
  401eba:	2000      	movs	r0, #0
  401ebc:	491c      	ldr	r1, [pc, #112]	; (401f30 <__ieee754_pow+0x8b0>)
  401ebe:	f000 fde7 	bl	402a90 <__aeabi_ddiv>
  401ec2:	e43c      	b.n	40173e <__ieee754_pow+0xbe>
  401ec4:	2200      	movs	r2, #0
  401ec6:	2300      	movs	r3, #0
  401ec8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401ecc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401ed0:	4b17      	ldr	r3, [pc, #92]	; (401f30 <__ieee754_pow+0x8b0>)
  401ed2:	2200      	movs	r2, #0
  401ed4:	2700      	movs	r7, #0
  401ed6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401eda:	e4e6      	b.n	4018aa <__ieee754_pow+0x22a>
  401edc:	f3af 8000 	nop.w
  401ee0:	652b82fe 	.word	0x652b82fe
  401ee4:	3c971547 	.word	0x3c971547
  401ee8:	00000000 	.word	0x00000000
  401eec:	3fe62e43 	.word	0x3fe62e43
  401ef0:	fefa39ef 	.word	0xfefa39ef
  401ef4:	3fe62e42 	.word	0x3fe62e42
  401ef8:	0ca86c39 	.word	0x0ca86c39
  401efc:	be205c61 	.word	0xbe205c61
  401f00:	72bea4d0 	.word	0x72bea4d0
  401f04:	3e663769 	.word	0x3e663769
  401f08:	c5d26bf1 	.word	0xc5d26bf1
  401f0c:	3ebbbd41 	.word	0x3ebbbd41
  401f10:	af25de2c 	.word	0xaf25de2c
  401f14:	3f11566a 	.word	0x3f11566a
  401f18:	16bebd93 	.word	0x16bebd93
  401f1c:	3f66c16c 	.word	0x3f66c16c
  401f20:	5555553e 	.word	0x5555553e
  401f24:	3fc55555 	.word	0x3fc55555
  401f28:	c2f8f359 	.word	0xc2f8f359
  401f2c:	01a56e1f 	.word	0x01a56e1f
  401f30:	3ff00000 	.word	0x3ff00000
  401f34:	bff00000 	.word	0xbff00000
  401f38:	408fffff 	.word	0x408fffff
  401f3c:	000fffff 	.word	0x000fffff
  401f40:	4090cbff 	.word	0x4090cbff
  401f44:	3f6f3400 	.word	0x3f6f3400
  401f48:	4b6b      	ldr	r3, [pc, #428]	; (4020f8 <__ieee754_pow+0xa78>)
  401f4a:	429e      	cmp	r6, r3
  401f4c:	f77f ac66 	ble.w	40181c <__ieee754_pow+0x19c>
  401f50:	4b6a      	ldr	r3, [pc, #424]	; (4020fc <__ieee754_pow+0xa7c>)
  401f52:	429e      	cmp	r6, r3
  401f54:	f73f ac13 	bgt.w	40177e <__ieee754_pow+0xfe>
  401f58:	2200      	movs	r2, #0
  401f5a:	4b68      	ldr	r3, [pc, #416]	; (4020fc <__ieee754_pow+0xa7c>)
  401f5c:	f000 faba 	bl	4024d4 <__aeabi_dsub>
  401f60:	a357      	add	r3, pc, #348	; (adr r3, 4020c0 <__ieee754_pow+0xa40>)
  401f62:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f66:	4606      	mov	r6, r0
  401f68:	460f      	mov	r7, r1
  401f6a:	f000 fc67 	bl	40283c <__aeabi_dmul>
  401f6e:	a356      	add	r3, pc, #344	; (adr r3, 4020c8 <__ieee754_pow+0xa48>)
  401f70:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f74:	4680      	mov	r8, r0
  401f76:	4689      	mov	r9, r1
  401f78:	4630      	mov	r0, r6
  401f7a:	4639      	mov	r1, r7
  401f7c:	f000 fc5e 	bl	40283c <__aeabi_dmul>
  401f80:	2200      	movs	r2, #0
  401f82:	4682      	mov	sl, r0
  401f84:	468b      	mov	fp, r1
  401f86:	4b5e      	ldr	r3, [pc, #376]	; (402100 <__ieee754_pow+0xa80>)
  401f88:	4630      	mov	r0, r6
  401f8a:	4639      	mov	r1, r7
  401f8c:	f000 fc56 	bl	40283c <__aeabi_dmul>
  401f90:	4602      	mov	r2, r0
  401f92:	460b      	mov	r3, r1
  401f94:	a14e      	add	r1, pc, #312	; (adr r1, 4020d0 <__ieee754_pow+0xa50>)
  401f96:	e9d1 0100 	ldrd	r0, r1, [r1]
  401f9a:	f000 fa9b 	bl	4024d4 <__aeabi_dsub>
  401f9e:	4632      	mov	r2, r6
  401fa0:	463b      	mov	r3, r7
  401fa2:	f000 fc4b 	bl	40283c <__aeabi_dmul>
  401fa6:	4602      	mov	r2, r0
  401fa8:	460b      	mov	r3, r1
  401faa:	2000      	movs	r0, #0
  401fac:	4955      	ldr	r1, [pc, #340]	; (402104 <__ieee754_pow+0xa84>)
  401fae:	f000 fa91 	bl	4024d4 <__aeabi_dsub>
  401fb2:	4632      	mov	r2, r6
  401fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401fb8:	463b      	mov	r3, r7
  401fba:	4630      	mov	r0, r6
  401fbc:	4639      	mov	r1, r7
  401fbe:	f000 fc3d 	bl	40283c <__aeabi_dmul>
  401fc2:	4602      	mov	r2, r0
  401fc4:	460b      	mov	r3, r1
  401fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401fca:	f000 fc37 	bl	40283c <__aeabi_dmul>
  401fce:	a342      	add	r3, pc, #264	; (adr r3, 4020d8 <__ieee754_pow+0xa58>)
  401fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401fd4:	f000 fc32 	bl	40283c <__aeabi_dmul>
  401fd8:	4602      	mov	r2, r0
  401fda:	460b      	mov	r3, r1
  401fdc:	4650      	mov	r0, sl
  401fde:	4659      	mov	r1, fp
  401fe0:	f000 fa78 	bl	4024d4 <__aeabi_dsub>
  401fe4:	4602      	mov	r2, r0
  401fe6:	460b      	mov	r3, r1
  401fe8:	4606      	mov	r6, r0
  401fea:	460f      	mov	r7, r1
  401fec:	4640      	mov	r0, r8
  401fee:	4649      	mov	r1, r9
  401ff0:	f000 fa72 	bl	4024d8 <__adddf3>
  401ff4:	4642      	mov	r2, r8
  401ff6:	464b      	mov	r3, r9
  401ff8:	2000      	movs	r0, #0
  401ffa:	4682      	mov	sl, r0
  401ffc:	468b      	mov	fp, r1
  401ffe:	f000 fa69 	bl	4024d4 <__aeabi_dsub>
  402002:	4602      	mov	r2, r0
  402004:	460b      	mov	r3, r1
  402006:	4630      	mov	r0, r6
  402008:	4639      	mov	r1, r7
  40200a:	f000 fa63 	bl	4024d4 <__aeabi_dsub>
  40200e:	4680      	mov	r8, r0
  402010:	4689      	mov	r9, r1
  402012:	e5d4      	b.n	401bbe <__ieee754_pow+0x53e>
  402014:	4642      	mov	r2, r8
  402016:	464b      	mov	r3, r9
  402018:	2000      	movs	r0, #0
  40201a:	4938      	ldr	r1, [pc, #224]	; (4020fc <__ieee754_pow+0xa7c>)
  40201c:	f000 fd38 	bl	402a90 <__aeabi_ddiv>
  402020:	f7ff bb70 	b.w	401704 <__ieee754_pow+0x84>
  402024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402028:	a32d      	add	r3, pc, #180	; (adr r3, 4020e0 <__ieee754_pow+0xa60>)
  40202a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40202e:	f000 fc05 	bl	40283c <__aeabi_dmul>
  402032:	a32b      	add	r3, pc, #172	; (adr r3, 4020e0 <__ieee754_pow+0xa60>)
  402034:	e9d3 2300 	ldrd	r2, r3, [r3]
  402038:	f000 fc00 	bl	40283c <__aeabi_dmul>
  40203c:	f7ff bb62 	b.w	401704 <__ieee754_pow+0x84>
  402040:	f1be 0f00 	cmp.w	lr, #0
  402044:	f47f ab69 	bne.w	40171a <__ieee754_pow+0x9a>
  402048:	f1c3 0314 	rsb	r3, r3, #20
  40204c:	fa47 f203 	asr.w	r2, r7, r3
  402050:	fa02 f303 	lsl.w	r3, r2, r3
  402054:	429f      	cmp	r7, r3
  402056:	d02a      	beq.n	4020ae <__ieee754_pow+0xa2e>
  402058:	4674      	mov	r4, lr
  40205a:	f7ff bb36 	b.w	4016ca <__ieee754_pow+0x4a>
  40205e:	4b29      	ldr	r3, [pc, #164]	; (402104 <__ieee754_pow+0xa84>)
  402060:	4598      	cmp	r8, r3
  402062:	f73f ae0e 	bgt.w	401c82 <__ieee754_pow+0x602>
  402066:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40206a:	4692      	mov	sl, r2
  40206c:	4693      	mov	fp, r2
  40206e:	e638      	b.n	401ce2 <__ieee754_pow+0x662>
  402070:	4602      	mov	r2, r0
  402072:	460b      	mov	r3, r1
  402074:	f000 fa2e 	bl	4024d4 <__aeabi_dsub>
  402078:	4602      	mov	r2, r0
  40207a:	460b      	mov	r3, r1
  40207c:	f000 fd08 	bl	402a90 <__aeabi_ddiv>
  402080:	f7ff bb40 	b.w	401704 <__ieee754_pow+0x84>
  402084:	a318      	add	r3, pc, #96	; (adr r3, 4020e8 <__ieee754_pow+0xa68>)
  402086:	e9d3 2300 	ldrd	r2, r3, [r3]
  40208a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40208e:	a318      	add	r3, pc, #96	; (adr r3, 4020f0 <__ieee754_pow+0xa70>)
  402090:	e9d3 2300 	ldrd	r2, r3, [r3]
  402094:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  402098:	4b1b      	ldr	r3, [pc, #108]	; (402108 <__ieee754_pow+0xa88>)
  40209a:	2200      	movs	r2, #0
  40209c:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  4020a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4020a4:	e401      	b.n	4018aa <__ieee754_pow+0x22a>
  4020a6:	465a      	mov	r2, fp
  4020a8:	f000 f98a 	bl	4023c0 <scalbn>
  4020ac:	e6c9      	b.n	401e42 <__ieee754_pow+0x7c2>
  4020ae:	f002 0201 	and.w	r2, r2, #1
  4020b2:	f1c2 0402 	rsb	r4, r2, #2
  4020b6:	f7ff bb08 	b.w	4016ca <__ieee754_pow+0x4a>
  4020ba:	bf00      	nop
  4020bc:	f3af 8000 	nop.w
  4020c0:	60000000 	.word	0x60000000
  4020c4:	3ff71547 	.word	0x3ff71547
  4020c8:	f85ddf44 	.word	0xf85ddf44
  4020cc:	3e54ae0b 	.word	0x3e54ae0b
  4020d0:	55555555 	.word	0x55555555
  4020d4:	3fd55555 	.word	0x3fd55555
  4020d8:	652b82fe 	.word	0x652b82fe
  4020dc:	3ff71547 	.word	0x3ff71547
  4020e0:	8800759c 	.word	0x8800759c
  4020e4:	7e37e43c 	.word	0x7e37e43c
  4020e8:	40000000 	.word	0x40000000
  4020ec:	3fe2b803 	.word	0x3fe2b803
  4020f0:	43cfd006 	.word	0x43cfd006
  4020f4:	3e4cfdeb 	.word	0x3e4cfdeb
  4020f8:	3feffffe 	.word	0x3feffffe
  4020fc:	3ff00000 	.word	0x3ff00000
  402100:	3fd00000 	.word	0x3fd00000
  402104:	3fe00000 	.word	0x3fe00000
  402108:	3ff80000 	.word	0x3ff80000

0040210c <__ieee754_sqrt>:
  40210c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402110:	4f5b      	ldr	r7, [pc, #364]	; (402280 <__ieee754_sqrt+0x174>)
  402112:	438f      	bics	r7, r1
  402114:	4605      	mov	r5, r0
  402116:	460c      	mov	r4, r1
  402118:	f000 8092 	beq.w	402240 <__ieee754_sqrt+0x134>
  40211c:	2900      	cmp	r1, #0
  40211e:	460b      	mov	r3, r1
  402120:	4602      	mov	r2, r0
  402122:	dd6f      	ble.n	402204 <__ieee754_sqrt+0xf8>
  402124:	150f      	asrs	r7, r1, #20
  402126:	d07b      	beq.n	402220 <__ieee754_sqrt+0x114>
  402128:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  40212c:	f3c3 0313 	ubfx	r3, r3, #0, #20
  402130:	07f8      	lsls	r0, r7, #31
  402132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402136:	d45c      	bmi.n	4021f2 <__ieee754_sqrt+0xe6>
  402138:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  40213c:	2600      	movs	r6, #0
  40213e:	440b      	add	r3, r1
  402140:	107f      	asrs	r7, r7, #1
  402142:	0052      	lsls	r2, r2, #1
  402144:	46b6      	mov	lr, r6
  402146:	2016      	movs	r0, #22
  402148:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  40214c:	eb0e 0401 	add.w	r4, lr, r1
  402150:	429c      	cmp	r4, r3
  402152:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  402156:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40215a:	dc03      	bgt.n	402164 <__ieee754_sqrt+0x58>
  40215c:	1b1b      	subs	r3, r3, r4
  40215e:	eb04 0e01 	add.w	lr, r4, r1
  402162:	440e      	add	r6, r1
  402164:	3801      	subs	r0, #1
  402166:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  40216a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40216e:	d1ed      	bne.n	40214c <__ieee754_sqrt+0x40>
  402170:	4684      	mov	ip, r0
  402172:	2420      	movs	r4, #32
  402174:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402178:	e009      	b.n	40218e <__ieee754_sqrt+0x82>
  40217a:	d020      	beq.n	4021be <__ieee754_sqrt+0xb2>
  40217c:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  402180:	3c01      	subs	r4, #1
  402182:	ea4f 0151 	mov.w	r1, r1, lsr #1
  402186:	442b      	add	r3, r5
  402188:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40218c:	d020      	beq.n	4021d0 <__ieee754_sqrt+0xc4>
  40218e:	4573      	cmp	r3, lr
  402190:	eb01 050c 	add.w	r5, r1, ip
  402194:	ddf1      	ble.n	40217a <__ieee754_sqrt+0x6e>
  402196:	2d00      	cmp	r5, #0
  402198:	eb05 0c01 	add.w	ip, r5, r1
  40219c:	db09      	blt.n	4021b2 <__ieee754_sqrt+0xa6>
  40219e:	46f0      	mov	r8, lr
  4021a0:	4295      	cmp	r5, r2
  4021a2:	eba3 030e 	sub.w	r3, r3, lr
  4021a6:	d900      	bls.n	4021aa <__ieee754_sqrt+0x9e>
  4021a8:	3b01      	subs	r3, #1
  4021aa:	1b52      	subs	r2, r2, r5
  4021ac:	4408      	add	r0, r1
  4021ae:	46c6      	mov	lr, r8
  4021b0:	e7e4      	b.n	40217c <__ieee754_sqrt+0x70>
  4021b2:	f1bc 0f00 	cmp.w	ip, #0
  4021b6:	dbf2      	blt.n	40219e <__ieee754_sqrt+0x92>
  4021b8:	f10e 0801 	add.w	r8, lr, #1
  4021bc:	e7f0      	b.n	4021a0 <__ieee754_sqrt+0x94>
  4021be:	4295      	cmp	r5, r2
  4021c0:	d8dc      	bhi.n	40217c <__ieee754_sqrt+0x70>
  4021c2:	2d00      	cmp	r5, #0
  4021c4:	eb05 0c01 	add.w	ip, r5, r1
  4021c8:	db44      	blt.n	402254 <__ieee754_sqrt+0x148>
  4021ca:	4698      	mov	r8, r3
  4021cc:	2300      	movs	r3, #0
  4021ce:	e7ec      	b.n	4021aa <__ieee754_sqrt+0x9e>
  4021d0:	4313      	orrs	r3, r2
  4021d2:	d113      	bne.n	4021fc <__ieee754_sqrt+0xf0>
  4021d4:	0840      	lsrs	r0, r0, #1
  4021d6:	1073      	asrs	r3, r6, #1
  4021d8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  4021dc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4021e0:	07f2      	lsls	r2, r6, #31
  4021e2:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  4021e6:	bf48      	it	mi
  4021e8:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4021ec:	4649      	mov	r1, r9
  4021ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4021f2:	005b      	lsls	r3, r3, #1
  4021f4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  4021f8:	0052      	lsls	r2, r2, #1
  4021fa:	e79d      	b.n	402138 <__ieee754_sqrt+0x2c>
  4021fc:	1c41      	adds	r1, r0, #1
  4021fe:	d02d      	beq.n	40225c <__ieee754_sqrt+0x150>
  402200:	3001      	adds	r0, #1
  402202:	e7e7      	b.n	4021d4 <__ieee754_sqrt+0xc8>
  402204:	4606      	mov	r6, r0
  402206:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  40220a:	433e      	orrs	r6, r7
  40220c:	d0ef      	beq.n	4021ee <__ieee754_sqrt+0xe2>
  40220e:	bb69      	cbnz	r1, 40226c <__ieee754_sqrt+0x160>
  402210:	460f      	mov	r7, r1
  402212:	0ad3      	lsrs	r3, r2, #11
  402214:	3f15      	subs	r7, #21
  402216:	0552      	lsls	r2, r2, #21
  402218:	2b00      	cmp	r3, #0
  40221a:	d0fa      	beq.n	402212 <__ieee754_sqrt+0x106>
  40221c:	02de      	lsls	r6, r3, #11
  40221e:	d420      	bmi.n	402262 <__ieee754_sqrt+0x156>
  402220:	2400      	movs	r4, #0
  402222:	e000      	b.n	402226 <__ieee754_sqrt+0x11a>
  402224:	4604      	mov	r4, r0
  402226:	005b      	lsls	r3, r3, #1
  402228:	02dd      	lsls	r5, r3, #11
  40222a:	f104 0001 	add.w	r0, r4, #1
  40222e:	d5f9      	bpl.n	402224 <__ieee754_sqrt+0x118>
  402230:	f1c0 0120 	rsb	r1, r0, #32
  402234:	fa22 f101 	lsr.w	r1, r2, r1
  402238:	430b      	orrs	r3, r1
  40223a:	1b3f      	subs	r7, r7, r4
  40223c:	4082      	lsls	r2, r0
  40223e:	e773      	b.n	402128 <__ieee754_sqrt+0x1c>
  402240:	4602      	mov	r2, r0
  402242:	460b      	mov	r3, r1
  402244:	f000 fafa 	bl	40283c <__aeabi_dmul>
  402248:	462a      	mov	r2, r5
  40224a:	4623      	mov	r3, r4
  40224c:	f000 f944 	bl	4024d8 <__adddf3>
  402250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402254:	f1bc 0f00 	cmp.w	ip, #0
  402258:	daae      	bge.n	4021b8 <__ieee754_sqrt+0xac>
  40225a:	e7b6      	b.n	4021ca <__ieee754_sqrt+0xbe>
  40225c:	3601      	adds	r6, #1
  40225e:	4620      	mov	r0, r4
  402260:	e7b9      	b.n	4021d6 <__ieee754_sqrt+0xca>
  402262:	2000      	movs	r0, #0
  402264:	2120      	movs	r1, #32
  402266:	f04f 34ff 	mov.w	r4, #4294967295
  40226a:	e7e3      	b.n	402234 <__ieee754_sqrt+0x128>
  40226c:	4602      	mov	r2, r0
  40226e:	460b      	mov	r3, r1
  402270:	f000 f930 	bl	4024d4 <__aeabi_dsub>
  402274:	4602      	mov	r2, r0
  402276:	460b      	mov	r3, r1
  402278:	f000 fc0a 	bl	402a90 <__aeabi_ddiv>
  40227c:	e7b7      	b.n	4021ee <__ieee754_sqrt+0xe2>
  40227e:	bf00      	nop
  402280:	7ff00000 	.word	0x7ff00000

00402284 <fabs>:
  402284:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402288:	4770      	bx	lr
  40228a:	bf00      	nop

0040228c <finite>:
  40228c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  402290:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
  402294:	0fc0      	lsrs	r0, r0, #31
  402296:	4770      	bx	lr

00402298 <matherr>:
  402298:	2000      	movs	r0, #0
  40229a:	4770      	bx	lr

0040229c <nan>:
  40229c:	2000      	movs	r0, #0
  40229e:	4901      	ldr	r1, [pc, #4]	; (4022a4 <nan+0x8>)
  4022a0:	4770      	bx	lr
  4022a2:	bf00      	nop
  4022a4:	7ff80000 	.word	0x7ff80000

004022a8 <rint>:
  4022a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4022aa:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  4022ae:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  4022b2:	2e13      	cmp	r6, #19
  4022b4:	b083      	sub	sp, #12
  4022b6:	4602      	mov	r2, r0
  4022b8:	460b      	mov	r3, r1
  4022ba:	460c      	mov	r4, r1
  4022bc:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  4022c0:	4607      	mov	r7, r0
  4022c2:	dc2e      	bgt.n	402322 <rint+0x7a>
  4022c4:	2e00      	cmp	r6, #0
  4022c6:	db49      	blt.n	40235c <rint+0xb4>
  4022c8:	493a      	ldr	r1, [pc, #232]	; (4023b4 <rint+0x10c>)
  4022ca:	4131      	asrs	r1, r6
  4022cc:	ea03 0001 	and.w	r0, r3, r1
  4022d0:	4310      	orrs	r0, r2
  4022d2:	d02b      	beq.n	40232c <rint+0x84>
  4022d4:	0849      	lsrs	r1, r1, #1
  4022d6:	400b      	ands	r3, r1
  4022d8:	ea53 0702 	orrs.w	r7, r3, r2
  4022dc:	d00c      	beq.n	4022f8 <rint+0x50>
  4022de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4022e2:	2e13      	cmp	r6, #19
  4022e4:	ea24 0101 	bic.w	r1, r4, r1
  4022e8:	fa43 f406 	asr.w	r4, r3, r6
  4022ec:	ea44 0401 	orr.w	r4, r4, r1
  4022f0:	bf0c      	ite	eq
  4022f2:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  4022f6:	2700      	movne	r7, #0
  4022f8:	4b2f      	ldr	r3, [pc, #188]	; (4023b8 <rint+0x110>)
  4022fa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  4022fe:	4621      	mov	r1, r4
  402300:	e9d5 4500 	ldrd	r4, r5, [r5]
  402304:	4638      	mov	r0, r7
  402306:	4622      	mov	r2, r4
  402308:	462b      	mov	r3, r5
  40230a:	f000 f8e5 	bl	4024d8 <__adddf3>
  40230e:	e9cd 0100 	strd	r0, r1, [sp]
  402312:	4622      	mov	r2, r4
  402314:	462b      	mov	r3, r5
  402316:	e9dd 0100 	ldrd	r0, r1, [sp]
  40231a:	f000 f8db 	bl	4024d4 <__aeabi_dsub>
  40231e:	b003      	add	sp, #12
  402320:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402322:	2e33      	cmp	r6, #51	; 0x33
  402324:	dd06      	ble.n	402334 <rint+0x8c>
  402326:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  40232a:	d040      	beq.n	4023ae <rint+0x106>
  40232c:	4610      	mov	r0, r2
  40232e:	4619      	mov	r1, r3
  402330:	b003      	add	sp, #12
  402332:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402334:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  402338:	f04f 31ff 	mov.w	r1, #4294967295
  40233c:	fa21 f10e 	lsr.w	r1, r1, lr
  402340:	4208      	tst	r0, r1
  402342:	d0f3      	beq.n	40232c <rint+0x84>
  402344:	0849      	lsrs	r1, r1, #1
  402346:	4208      	tst	r0, r1
  402348:	d0d6      	beq.n	4022f8 <rint+0x50>
  40234a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40234e:	ea20 0101 	bic.w	r1, r0, r1
  402352:	fa43 fe0e 	asr.w	lr, r3, lr
  402356:	ea4e 0701 	orr.w	r7, lr, r1
  40235a:	e7cd      	b.n	4022f8 <rint+0x50>
  40235c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402360:	4301      	orrs	r1, r0
  402362:	d0e3      	beq.n	40232c <rint+0x84>
  402364:	f3c3 0113 	ubfx	r1, r3, #0, #20
  402368:	4e13      	ldr	r6, [pc, #76]	; (4023b8 <rint+0x110>)
  40236a:	4301      	orrs	r1, r0
  40236c:	f1c1 0c00 	rsb	ip, r1, #0
  402370:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  402374:	e9d6 6700 	ldrd	r6, r7, [r6]
  402378:	ea4c 0c01 	orr.w	ip, ip, r1
  40237c:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  402380:	0c5c      	lsrs	r4, r3, #17
  402382:	0464      	lsls	r4, r4, #17
  402384:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  402388:	ea43 0104 	orr.w	r1, r3, r4
  40238c:	4632      	mov	r2, r6
  40238e:	463b      	mov	r3, r7
  402390:	f000 f8a2 	bl	4024d8 <__adddf3>
  402394:	e9cd 0100 	strd	r0, r1, [sp]
  402398:	4632      	mov	r2, r6
  40239a:	463b      	mov	r3, r7
  40239c:	e9dd 0100 	ldrd	r0, r1, [sp]
  4023a0:	f000 f898 	bl	4024d4 <__aeabi_dsub>
  4023a4:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  4023a8:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  4023ac:	e7c0      	b.n	402330 <rint+0x88>
  4023ae:	f000 f893 	bl	4024d8 <__adddf3>
  4023b2:	e7bd      	b.n	402330 <rint+0x88>
  4023b4:	000fffff 	.word	0x000fffff
  4023b8:	00403460 	.word	0x00403460
  4023bc:	00000000 	.word	0x00000000

004023c0 <scalbn>:
  4023c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4023c2:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4023c6:	4604      	mov	r4, r0
  4023c8:	460d      	mov	r5, r1
  4023ca:	460b      	mov	r3, r1
  4023cc:	4617      	mov	r7, r2
  4023ce:	bb0e      	cbnz	r6, 402414 <scalbn+0x54>
  4023d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4023d4:	4303      	orrs	r3, r0
  4023d6:	4686      	mov	lr, r0
  4023d8:	d025      	beq.n	402426 <scalbn+0x66>
  4023da:	2200      	movs	r2, #0
  4023dc:	4b34      	ldr	r3, [pc, #208]	; (4024b0 <scalbn+0xf0>)
  4023de:	f000 fa2d 	bl	40283c <__aeabi_dmul>
  4023e2:	4a34      	ldr	r2, [pc, #208]	; (4024b4 <scalbn+0xf4>)
  4023e4:	4297      	cmp	r7, r2
  4023e6:	4604      	mov	r4, r0
  4023e8:	460d      	mov	r5, r1
  4023ea:	460b      	mov	r3, r1
  4023ec:	db2a      	blt.n	402444 <scalbn+0x84>
  4023ee:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4023f2:	3e36      	subs	r6, #54	; 0x36
  4023f4:	443e      	add	r6, r7
  4023f6:	f240 72fe 	movw	r2, #2046	; 0x7fe
  4023fa:	4296      	cmp	r6, r2
  4023fc:	dc28      	bgt.n	402450 <scalbn+0x90>
  4023fe:	2e00      	cmp	r6, #0
  402400:	dd12      	ble.n	402428 <scalbn+0x68>
  402402:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402406:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40240a:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  40240e:	4620      	mov	r0, r4
  402410:	4629      	mov	r1, r5
  402412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402414:	f240 72ff 	movw	r2, #2047	; 0x7ff
  402418:	4296      	cmp	r6, r2
  40241a:	d1eb      	bne.n	4023f4 <scalbn+0x34>
  40241c:	4602      	mov	r2, r0
  40241e:	460b      	mov	r3, r1
  402420:	f000 f85a 	bl	4024d8 <__adddf3>
  402424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402428:	f116 0f35 	cmn.w	r6, #53	; 0x35
  40242c:	da1d      	bge.n	40246a <scalbn+0xaa>
  40242e:	f24c 3350 	movw	r3, #50000	; 0xc350
  402432:	429f      	cmp	r7, r3
  402434:	4622      	mov	r2, r4
  402436:	462b      	mov	r3, r5
  402438:	dc25      	bgt.n	402486 <scalbn+0xc6>
  40243a:	a119      	add	r1, pc, #100	; (adr r1, 4024a0 <scalbn+0xe0>)
  40243c:	e9d1 0100 	ldrd	r0, r1, [r1]
  402440:	f000 f83c 	bl	4024bc <copysign>
  402444:	a316      	add	r3, pc, #88	; (adr r3, 4024a0 <scalbn+0xe0>)
  402446:	e9d3 2300 	ldrd	r2, r3, [r3]
  40244a:	f000 f9f7 	bl	40283c <__aeabi_dmul>
  40244e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402450:	4622      	mov	r2, r4
  402452:	462b      	mov	r3, r5
  402454:	a114      	add	r1, pc, #80	; (adr r1, 4024a8 <scalbn+0xe8>)
  402456:	e9d1 0100 	ldrd	r0, r1, [r1]
  40245a:	f000 f82f 	bl	4024bc <copysign>
  40245e:	a312      	add	r3, pc, #72	; (adr r3, 4024a8 <scalbn+0xe8>)
  402460:	e9d3 2300 	ldrd	r2, r3, [r3]
  402464:	f000 f9ea 	bl	40283c <__aeabi_dmul>
  402468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40246a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40246e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402472:	3636      	adds	r6, #54	; 0x36
  402474:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402478:	4620      	mov	r0, r4
  40247a:	4629      	mov	r1, r5
  40247c:	2200      	movs	r2, #0
  40247e:	4b0e      	ldr	r3, [pc, #56]	; (4024b8 <scalbn+0xf8>)
  402480:	f000 f9dc 	bl	40283c <__aeabi_dmul>
  402484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402486:	a108      	add	r1, pc, #32	; (adr r1, 4024a8 <scalbn+0xe8>)
  402488:	e9d1 0100 	ldrd	r0, r1, [r1]
  40248c:	f000 f816 	bl	4024bc <copysign>
  402490:	a305      	add	r3, pc, #20	; (adr r3, 4024a8 <scalbn+0xe8>)
  402492:	e9d3 2300 	ldrd	r2, r3, [r3]
  402496:	f000 f9d1 	bl	40283c <__aeabi_dmul>
  40249a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40249c:	f3af 8000 	nop.w
  4024a0:	c2f8f359 	.word	0xc2f8f359
  4024a4:	01a56e1f 	.word	0x01a56e1f
  4024a8:	8800759c 	.word	0x8800759c
  4024ac:	7e37e43c 	.word	0x7e37e43c
  4024b0:	43500000 	.word	0x43500000
  4024b4:	ffff3cb0 	.word	0xffff3cb0
  4024b8:	3c900000 	.word	0x3c900000

004024bc <copysign>:
  4024bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  4024c0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  4024c4:	ea42 0103 	orr.w	r1, r2, r3
  4024c8:	4770      	bx	lr
  4024ca:	bf00      	nop

004024cc <__aeabi_drsub>:
  4024cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4024d0:	e002      	b.n	4024d8 <__adddf3>
  4024d2:	bf00      	nop

004024d4 <__aeabi_dsub>:
  4024d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004024d8 <__adddf3>:
  4024d8:	b530      	push	{r4, r5, lr}
  4024da:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4024de:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4024e2:	ea94 0f05 	teq	r4, r5
  4024e6:	bf08      	it	eq
  4024e8:	ea90 0f02 	teqeq	r0, r2
  4024ec:	bf1f      	itttt	ne
  4024ee:	ea54 0c00 	orrsne.w	ip, r4, r0
  4024f2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4024f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4024fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4024fe:	f000 80e2 	beq.w	4026c6 <__adddf3+0x1ee>
  402502:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402506:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40250a:	bfb8      	it	lt
  40250c:	426d      	neglt	r5, r5
  40250e:	dd0c      	ble.n	40252a <__adddf3+0x52>
  402510:	442c      	add	r4, r5
  402512:	ea80 0202 	eor.w	r2, r0, r2
  402516:	ea81 0303 	eor.w	r3, r1, r3
  40251a:	ea82 0000 	eor.w	r0, r2, r0
  40251e:	ea83 0101 	eor.w	r1, r3, r1
  402522:	ea80 0202 	eor.w	r2, r0, r2
  402526:	ea81 0303 	eor.w	r3, r1, r3
  40252a:	2d36      	cmp	r5, #54	; 0x36
  40252c:	bf88      	it	hi
  40252e:	bd30      	pophi	{r4, r5, pc}
  402530:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402534:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402538:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40253c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402540:	d002      	beq.n	402548 <__adddf3+0x70>
  402542:	4240      	negs	r0, r0
  402544:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402548:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40254c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402550:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402554:	d002      	beq.n	40255c <__adddf3+0x84>
  402556:	4252      	negs	r2, r2
  402558:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40255c:	ea94 0f05 	teq	r4, r5
  402560:	f000 80a7 	beq.w	4026b2 <__adddf3+0x1da>
  402564:	f1a4 0401 	sub.w	r4, r4, #1
  402568:	f1d5 0e20 	rsbs	lr, r5, #32
  40256c:	db0d      	blt.n	40258a <__adddf3+0xb2>
  40256e:	fa02 fc0e 	lsl.w	ip, r2, lr
  402572:	fa22 f205 	lsr.w	r2, r2, r5
  402576:	1880      	adds	r0, r0, r2
  402578:	f141 0100 	adc.w	r1, r1, #0
  40257c:	fa03 f20e 	lsl.w	r2, r3, lr
  402580:	1880      	adds	r0, r0, r2
  402582:	fa43 f305 	asr.w	r3, r3, r5
  402586:	4159      	adcs	r1, r3
  402588:	e00e      	b.n	4025a8 <__adddf3+0xd0>
  40258a:	f1a5 0520 	sub.w	r5, r5, #32
  40258e:	f10e 0e20 	add.w	lr, lr, #32
  402592:	2a01      	cmp	r2, #1
  402594:	fa03 fc0e 	lsl.w	ip, r3, lr
  402598:	bf28      	it	cs
  40259a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40259e:	fa43 f305 	asr.w	r3, r3, r5
  4025a2:	18c0      	adds	r0, r0, r3
  4025a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4025a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4025ac:	d507      	bpl.n	4025be <__adddf3+0xe6>
  4025ae:	f04f 0e00 	mov.w	lr, #0
  4025b2:	f1dc 0c00 	rsbs	ip, ip, #0
  4025b6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4025ba:	eb6e 0101 	sbc.w	r1, lr, r1
  4025be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4025c2:	d31b      	bcc.n	4025fc <__adddf3+0x124>
  4025c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4025c8:	d30c      	bcc.n	4025e4 <__adddf3+0x10c>
  4025ca:	0849      	lsrs	r1, r1, #1
  4025cc:	ea5f 0030 	movs.w	r0, r0, rrx
  4025d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4025d4:	f104 0401 	add.w	r4, r4, #1
  4025d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4025dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4025e0:	f080 809a 	bcs.w	402718 <__adddf3+0x240>
  4025e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4025e8:	bf08      	it	eq
  4025ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4025ee:	f150 0000 	adcs.w	r0, r0, #0
  4025f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4025f6:	ea41 0105 	orr.w	r1, r1, r5
  4025fa:	bd30      	pop	{r4, r5, pc}
  4025fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402600:	4140      	adcs	r0, r0
  402602:	eb41 0101 	adc.w	r1, r1, r1
  402606:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40260a:	f1a4 0401 	sub.w	r4, r4, #1
  40260e:	d1e9      	bne.n	4025e4 <__adddf3+0x10c>
  402610:	f091 0f00 	teq	r1, #0
  402614:	bf04      	itt	eq
  402616:	4601      	moveq	r1, r0
  402618:	2000      	moveq	r0, #0
  40261a:	fab1 f381 	clz	r3, r1
  40261e:	bf08      	it	eq
  402620:	3320      	addeq	r3, #32
  402622:	f1a3 030b 	sub.w	r3, r3, #11
  402626:	f1b3 0220 	subs.w	r2, r3, #32
  40262a:	da0c      	bge.n	402646 <__adddf3+0x16e>
  40262c:	320c      	adds	r2, #12
  40262e:	dd08      	ble.n	402642 <__adddf3+0x16a>
  402630:	f102 0c14 	add.w	ip, r2, #20
  402634:	f1c2 020c 	rsb	r2, r2, #12
  402638:	fa01 f00c 	lsl.w	r0, r1, ip
  40263c:	fa21 f102 	lsr.w	r1, r1, r2
  402640:	e00c      	b.n	40265c <__adddf3+0x184>
  402642:	f102 0214 	add.w	r2, r2, #20
  402646:	bfd8      	it	le
  402648:	f1c2 0c20 	rsble	ip, r2, #32
  40264c:	fa01 f102 	lsl.w	r1, r1, r2
  402650:	fa20 fc0c 	lsr.w	ip, r0, ip
  402654:	bfdc      	itt	le
  402656:	ea41 010c 	orrle.w	r1, r1, ip
  40265a:	4090      	lslle	r0, r2
  40265c:	1ae4      	subs	r4, r4, r3
  40265e:	bfa2      	ittt	ge
  402660:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402664:	4329      	orrge	r1, r5
  402666:	bd30      	popge	{r4, r5, pc}
  402668:	ea6f 0404 	mvn.w	r4, r4
  40266c:	3c1f      	subs	r4, #31
  40266e:	da1c      	bge.n	4026aa <__adddf3+0x1d2>
  402670:	340c      	adds	r4, #12
  402672:	dc0e      	bgt.n	402692 <__adddf3+0x1ba>
  402674:	f104 0414 	add.w	r4, r4, #20
  402678:	f1c4 0220 	rsb	r2, r4, #32
  40267c:	fa20 f004 	lsr.w	r0, r0, r4
  402680:	fa01 f302 	lsl.w	r3, r1, r2
  402684:	ea40 0003 	orr.w	r0, r0, r3
  402688:	fa21 f304 	lsr.w	r3, r1, r4
  40268c:	ea45 0103 	orr.w	r1, r5, r3
  402690:	bd30      	pop	{r4, r5, pc}
  402692:	f1c4 040c 	rsb	r4, r4, #12
  402696:	f1c4 0220 	rsb	r2, r4, #32
  40269a:	fa20 f002 	lsr.w	r0, r0, r2
  40269e:	fa01 f304 	lsl.w	r3, r1, r4
  4026a2:	ea40 0003 	orr.w	r0, r0, r3
  4026a6:	4629      	mov	r1, r5
  4026a8:	bd30      	pop	{r4, r5, pc}
  4026aa:	fa21 f004 	lsr.w	r0, r1, r4
  4026ae:	4629      	mov	r1, r5
  4026b0:	bd30      	pop	{r4, r5, pc}
  4026b2:	f094 0f00 	teq	r4, #0
  4026b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4026ba:	bf06      	itte	eq
  4026bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4026c0:	3401      	addeq	r4, #1
  4026c2:	3d01      	subne	r5, #1
  4026c4:	e74e      	b.n	402564 <__adddf3+0x8c>
  4026c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4026ca:	bf18      	it	ne
  4026cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4026d0:	d029      	beq.n	402726 <__adddf3+0x24e>
  4026d2:	ea94 0f05 	teq	r4, r5
  4026d6:	bf08      	it	eq
  4026d8:	ea90 0f02 	teqeq	r0, r2
  4026dc:	d005      	beq.n	4026ea <__adddf3+0x212>
  4026de:	ea54 0c00 	orrs.w	ip, r4, r0
  4026e2:	bf04      	itt	eq
  4026e4:	4619      	moveq	r1, r3
  4026e6:	4610      	moveq	r0, r2
  4026e8:	bd30      	pop	{r4, r5, pc}
  4026ea:	ea91 0f03 	teq	r1, r3
  4026ee:	bf1e      	ittt	ne
  4026f0:	2100      	movne	r1, #0
  4026f2:	2000      	movne	r0, #0
  4026f4:	bd30      	popne	{r4, r5, pc}
  4026f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4026fa:	d105      	bne.n	402708 <__adddf3+0x230>
  4026fc:	0040      	lsls	r0, r0, #1
  4026fe:	4149      	adcs	r1, r1
  402700:	bf28      	it	cs
  402702:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402706:	bd30      	pop	{r4, r5, pc}
  402708:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40270c:	bf3c      	itt	cc
  40270e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402712:	bd30      	popcc	{r4, r5, pc}
  402714:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402718:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40271c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402720:	f04f 0000 	mov.w	r0, #0
  402724:	bd30      	pop	{r4, r5, pc}
  402726:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40272a:	bf1a      	itte	ne
  40272c:	4619      	movne	r1, r3
  40272e:	4610      	movne	r0, r2
  402730:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402734:	bf1c      	itt	ne
  402736:	460b      	movne	r3, r1
  402738:	4602      	movne	r2, r0
  40273a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40273e:	bf06      	itte	eq
  402740:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402744:	ea91 0f03 	teqeq	r1, r3
  402748:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40274c:	bd30      	pop	{r4, r5, pc}
  40274e:	bf00      	nop

00402750 <__aeabi_ui2d>:
  402750:	f090 0f00 	teq	r0, #0
  402754:	bf04      	itt	eq
  402756:	2100      	moveq	r1, #0
  402758:	4770      	bxeq	lr
  40275a:	b530      	push	{r4, r5, lr}
  40275c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402760:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402764:	f04f 0500 	mov.w	r5, #0
  402768:	f04f 0100 	mov.w	r1, #0
  40276c:	e750      	b.n	402610 <__adddf3+0x138>
  40276e:	bf00      	nop

00402770 <__aeabi_i2d>:
  402770:	f090 0f00 	teq	r0, #0
  402774:	bf04      	itt	eq
  402776:	2100      	moveq	r1, #0
  402778:	4770      	bxeq	lr
  40277a:	b530      	push	{r4, r5, lr}
  40277c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402780:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402784:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402788:	bf48      	it	mi
  40278a:	4240      	negmi	r0, r0
  40278c:	f04f 0100 	mov.w	r1, #0
  402790:	e73e      	b.n	402610 <__adddf3+0x138>
  402792:	bf00      	nop

00402794 <__aeabi_f2d>:
  402794:	0042      	lsls	r2, r0, #1
  402796:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40279a:	ea4f 0131 	mov.w	r1, r1, rrx
  40279e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4027a2:	bf1f      	itttt	ne
  4027a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4027a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4027ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4027b0:	4770      	bxne	lr
  4027b2:	f092 0f00 	teq	r2, #0
  4027b6:	bf14      	ite	ne
  4027b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4027bc:	4770      	bxeq	lr
  4027be:	b530      	push	{r4, r5, lr}
  4027c0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4027c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4027c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4027cc:	e720      	b.n	402610 <__adddf3+0x138>
  4027ce:	bf00      	nop

004027d0 <__aeabi_ul2d>:
  4027d0:	ea50 0201 	orrs.w	r2, r0, r1
  4027d4:	bf08      	it	eq
  4027d6:	4770      	bxeq	lr
  4027d8:	b530      	push	{r4, r5, lr}
  4027da:	f04f 0500 	mov.w	r5, #0
  4027de:	e00a      	b.n	4027f6 <__aeabi_l2d+0x16>

004027e0 <__aeabi_l2d>:
  4027e0:	ea50 0201 	orrs.w	r2, r0, r1
  4027e4:	bf08      	it	eq
  4027e6:	4770      	bxeq	lr
  4027e8:	b530      	push	{r4, r5, lr}
  4027ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4027ee:	d502      	bpl.n	4027f6 <__aeabi_l2d+0x16>
  4027f0:	4240      	negs	r0, r0
  4027f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4027f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4027fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4027fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402802:	f43f aedc 	beq.w	4025be <__adddf3+0xe6>
  402806:	f04f 0203 	mov.w	r2, #3
  40280a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40280e:	bf18      	it	ne
  402810:	3203      	addne	r2, #3
  402812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402816:	bf18      	it	ne
  402818:	3203      	addne	r2, #3
  40281a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40281e:	f1c2 0320 	rsb	r3, r2, #32
  402822:	fa00 fc03 	lsl.w	ip, r0, r3
  402826:	fa20 f002 	lsr.w	r0, r0, r2
  40282a:	fa01 fe03 	lsl.w	lr, r1, r3
  40282e:	ea40 000e 	orr.w	r0, r0, lr
  402832:	fa21 f102 	lsr.w	r1, r1, r2
  402836:	4414      	add	r4, r2
  402838:	e6c1      	b.n	4025be <__adddf3+0xe6>
  40283a:	bf00      	nop

0040283c <__aeabi_dmul>:
  40283c:	b570      	push	{r4, r5, r6, lr}
  40283e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40284a:	bf1d      	ittte	ne
  40284c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402850:	ea94 0f0c 	teqne	r4, ip
  402854:	ea95 0f0c 	teqne	r5, ip
  402858:	f000 f8de 	bleq	402a18 <__aeabi_dmul+0x1dc>
  40285c:	442c      	add	r4, r5
  40285e:	ea81 0603 	eor.w	r6, r1, r3
  402862:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402866:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40286a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40286e:	bf18      	it	ne
  402870:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402878:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40287c:	d038      	beq.n	4028f0 <__aeabi_dmul+0xb4>
  40287e:	fba0 ce02 	umull	ip, lr, r0, r2
  402882:	f04f 0500 	mov.w	r5, #0
  402886:	fbe1 e502 	umlal	lr, r5, r1, r2
  40288a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40288e:	fbe0 e503 	umlal	lr, r5, r0, r3
  402892:	f04f 0600 	mov.w	r6, #0
  402896:	fbe1 5603 	umlal	r5, r6, r1, r3
  40289a:	f09c 0f00 	teq	ip, #0
  40289e:	bf18      	it	ne
  4028a0:	f04e 0e01 	orrne.w	lr, lr, #1
  4028a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4028a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4028ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4028b0:	d204      	bcs.n	4028bc <__aeabi_dmul+0x80>
  4028b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4028b6:	416d      	adcs	r5, r5
  4028b8:	eb46 0606 	adc.w	r6, r6, r6
  4028bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4028c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4028c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4028c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4028cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4028d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4028d4:	bf88      	it	hi
  4028d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4028da:	d81e      	bhi.n	40291a <__aeabi_dmul+0xde>
  4028dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4028e0:	bf08      	it	eq
  4028e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4028e6:	f150 0000 	adcs.w	r0, r0, #0
  4028ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4028ee:	bd70      	pop	{r4, r5, r6, pc}
  4028f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4028f4:	ea46 0101 	orr.w	r1, r6, r1
  4028f8:	ea40 0002 	orr.w	r0, r0, r2
  4028fc:	ea81 0103 	eor.w	r1, r1, r3
  402900:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402904:	bfc2      	ittt	gt
  402906:	ebd4 050c 	rsbsgt	r5, r4, ip
  40290a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40290e:	bd70      	popgt	{r4, r5, r6, pc}
  402910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402914:	f04f 0e00 	mov.w	lr, #0
  402918:	3c01      	subs	r4, #1
  40291a:	f300 80ab 	bgt.w	402a74 <__aeabi_dmul+0x238>
  40291e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402922:	bfde      	ittt	le
  402924:	2000      	movle	r0, #0
  402926:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40292a:	bd70      	pople	{r4, r5, r6, pc}
  40292c:	f1c4 0400 	rsb	r4, r4, #0
  402930:	3c20      	subs	r4, #32
  402932:	da35      	bge.n	4029a0 <__aeabi_dmul+0x164>
  402934:	340c      	adds	r4, #12
  402936:	dc1b      	bgt.n	402970 <__aeabi_dmul+0x134>
  402938:	f104 0414 	add.w	r4, r4, #20
  40293c:	f1c4 0520 	rsb	r5, r4, #32
  402940:	fa00 f305 	lsl.w	r3, r0, r5
  402944:	fa20 f004 	lsr.w	r0, r0, r4
  402948:	fa01 f205 	lsl.w	r2, r1, r5
  40294c:	ea40 0002 	orr.w	r0, r0, r2
  402950:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402954:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402958:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40295c:	fa21 f604 	lsr.w	r6, r1, r4
  402960:	eb42 0106 	adc.w	r1, r2, r6
  402964:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402968:	bf08      	it	eq
  40296a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40296e:	bd70      	pop	{r4, r5, r6, pc}
  402970:	f1c4 040c 	rsb	r4, r4, #12
  402974:	f1c4 0520 	rsb	r5, r4, #32
  402978:	fa00 f304 	lsl.w	r3, r0, r4
  40297c:	fa20 f005 	lsr.w	r0, r0, r5
  402980:	fa01 f204 	lsl.w	r2, r1, r4
  402984:	ea40 0002 	orr.w	r0, r0, r2
  402988:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40298c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402990:	f141 0100 	adc.w	r1, r1, #0
  402994:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402998:	bf08      	it	eq
  40299a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40299e:	bd70      	pop	{r4, r5, r6, pc}
  4029a0:	f1c4 0520 	rsb	r5, r4, #32
  4029a4:	fa00 f205 	lsl.w	r2, r0, r5
  4029a8:	ea4e 0e02 	orr.w	lr, lr, r2
  4029ac:	fa20 f304 	lsr.w	r3, r0, r4
  4029b0:	fa01 f205 	lsl.w	r2, r1, r5
  4029b4:	ea43 0302 	orr.w	r3, r3, r2
  4029b8:	fa21 f004 	lsr.w	r0, r1, r4
  4029bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4029c0:	fa21 f204 	lsr.w	r2, r1, r4
  4029c4:	ea20 0002 	bic.w	r0, r0, r2
  4029c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4029cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4029d0:	bf08      	it	eq
  4029d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4029d6:	bd70      	pop	{r4, r5, r6, pc}
  4029d8:	f094 0f00 	teq	r4, #0
  4029dc:	d10f      	bne.n	4029fe <__aeabi_dmul+0x1c2>
  4029de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4029e2:	0040      	lsls	r0, r0, #1
  4029e4:	eb41 0101 	adc.w	r1, r1, r1
  4029e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4029ec:	bf08      	it	eq
  4029ee:	3c01      	subeq	r4, #1
  4029f0:	d0f7      	beq.n	4029e2 <__aeabi_dmul+0x1a6>
  4029f2:	ea41 0106 	orr.w	r1, r1, r6
  4029f6:	f095 0f00 	teq	r5, #0
  4029fa:	bf18      	it	ne
  4029fc:	4770      	bxne	lr
  4029fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402a02:	0052      	lsls	r2, r2, #1
  402a04:	eb43 0303 	adc.w	r3, r3, r3
  402a08:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402a0c:	bf08      	it	eq
  402a0e:	3d01      	subeq	r5, #1
  402a10:	d0f7      	beq.n	402a02 <__aeabi_dmul+0x1c6>
  402a12:	ea43 0306 	orr.w	r3, r3, r6
  402a16:	4770      	bx	lr
  402a18:	ea94 0f0c 	teq	r4, ip
  402a1c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402a20:	bf18      	it	ne
  402a22:	ea95 0f0c 	teqne	r5, ip
  402a26:	d00c      	beq.n	402a42 <__aeabi_dmul+0x206>
  402a28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402a2c:	bf18      	it	ne
  402a2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402a32:	d1d1      	bne.n	4029d8 <__aeabi_dmul+0x19c>
  402a34:	ea81 0103 	eor.w	r1, r1, r3
  402a38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402a3c:	f04f 0000 	mov.w	r0, #0
  402a40:	bd70      	pop	{r4, r5, r6, pc}
  402a42:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402a46:	bf06      	itte	eq
  402a48:	4610      	moveq	r0, r2
  402a4a:	4619      	moveq	r1, r3
  402a4c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402a50:	d019      	beq.n	402a86 <__aeabi_dmul+0x24a>
  402a52:	ea94 0f0c 	teq	r4, ip
  402a56:	d102      	bne.n	402a5e <__aeabi_dmul+0x222>
  402a58:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402a5c:	d113      	bne.n	402a86 <__aeabi_dmul+0x24a>
  402a5e:	ea95 0f0c 	teq	r5, ip
  402a62:	d105      	bne.n	402a70 <__aeabi_dmul+0x234>
  402a64:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402a68:	bf1c      	itt	ne
  402a6a:	4610      	movne	r0, r2
  402a6c:	4619      	movne	r1, r3
  402a6e:	d10a      	bne.n	402a86 <__aeabi_dmul+0x24a>
  402a70:	ea81 0103 	eor.w	r1, r1, r3
  402a74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402a78:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402a7c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402a80:	f04f 0000 	mov.w	r0, #0
  402a84:	bd70      	pop	{r4, r5, r6, pc}
  402a86:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402a8a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402a8e:	bd70      	pop	{r4, r5, r6, pc}

00402a90 <__aeabi_ddiv>:
  402a90:	b570      	push	{r4, r5, r6, lr}
  402a92:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402a96:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402a9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402a9e:	bf1d      	ittte	ne
  402aa0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402aa4:	ea94 0f0c 	teqne	r4, ip
  402aa8:	ea95 0f0c 	teqne	r5, ip
  402aac:	f000 f8a7 	bleq	402bfe <__aeabi_ddiv+0x16e>
  402ab0:	eba4 0405 	sub.w	r4, r4, r5
  402ab4:	ea81 0e03 	eor.w	lr, r1, r3
  402ab8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402abc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402ac0:	f000 8088 	beq.w	402bd4 <__aeabi_ddiv+0x144>
  402ac4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402ac8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402acc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402ad0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402ad4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402ad8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402adc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402ae0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402ae4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402ae8:	429d      	cmp	r5, r3
  402aea:	bf08      	it	eq
  402aec:	4296      	cmpeq	r6, r2
  402aee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402af2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402af6:	d202      	bcs.n	402afe <__aeabi_ddiv+0x6e>
  402af8:	085b      	lsrs	r3, r3, #1
  402afa:	ea4f 0232 	mov.w	r2, r2, rrx
  402afe:	1ab6      	subs	r6, r6, r2
  402b00:	eb65 0503 	sbc.w	r5, r5, r3
  402b04:	085b      	lsrs	r3, r3, #1
  402b06:	ea4f 0232 	mov.w	r2, r2, rrx
  402b0a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402b0e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402b12:	ebb6 0e02 	subs.w	lr, r6, r2
  402b16:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b1a:	bf22      	ittt	cs
  402b1c:	1ab6      	subcs	r6, r6, r2
  402b1e:	4675      	movcs	r5, lr
  402b20:	ea40 000c 	orrcs.w	r0, r0, ip
  402b24:	085b      	lsrs	r3, r3, #1
  402b26:	ea4f 0232 	mov.w	r2, r2, rrx
  402b2a:	ebb6 0e02 	subs.w	lr, r6, r2
  402b2e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b32:	bf22      	ittt	cs
  402b34:	1ab6      	subcs	r6, r6, r2
  402b36:	4675      	movcs	r5, lr
  402b38:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402b3c:	085b      	lsrs	r3, r3, #1
  402b3e:	ea4f 0232 	mov.w	r2, r2, rrx
  402b42:	ebb6 0e02 	subs.w	lr, r6, r2
  402b46:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b4a:	bf22      	ittt	cs
  402b4c:	1ab6      	subcs	r6, r6, r2
  402b4e:	4675      	movcs	r5, lr
  402b50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402b54:	085b      	lsrs	r3, r3, #1
  402b56:	ea4f 0232 	mov.w	r2, r2, rrx
  402b5a:	ebb6 0e02 	subs.w	lr, r6, r2
  402b5e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b62:	bf22      	ittt	cs
  402b64:	1ab6      	subcs	r6, r6, r2
  402b66:	4675      	movcs	r5, lr
  402b68:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402b6c:	ea55 0e06 	orrs.w	lr, r5, r6
  402b70:	d018      	beq.n	402ba4 <__aeabi_ddiv+0x114>
  402b72:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402b76:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402b7a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402b7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402b82:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402b86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402b8a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402b8e:	d1c0      	bne.n	402b12 <__aeabi_ddiv+0x82>
  402b90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b94:	d10b      	bne.n	402bae <__aeabi_ddiv+0x11e>
  402b96:	ea41 0100 	orr.w	r1, r1, r0
  402b9a:	f04f 0000 	mov.w	r0, #0
  402b9e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402ba2:	e7b6      	b.n	402b12 <__aeabi_ddiv+0x82>
  402ba4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402ba8:	bf04      	itt	eq
  402baa:	4301      	orreq	r1, r0
  402bac:	2000      	moveq	r0, #0
  402bae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402bb2:	bf88      	it	hi
  402bb4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402bb8:	f63f aeaf 	bhi.w	40291a <__aeabi_dmul+0xde>
  402bbc:	ebb5 0c03 	subs.w	ip, r5, r3
  402bc0:	bf04      	itt	eq
  402bc2:	ebb6 0c02 	subseq.w	ip, r6, r2
  402bc6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402bca:	f150 0000 	adcs.w	r0, r0, #0
  402bce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402bd2:	bd70      	pop	{r4, r5, r6, pc}
  402bd4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402bd8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402bdc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402be0:	bfc2      	ittt	gt
  402be2:	ebd4 050c 	rsbsgt	r5, r4, ip
  402be6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402bea:	bd70      	popgt	{r4, r5, r6, pc}
  402bec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402bf0:	f04f 0e00 	mov.w	lr, #0
  402bf4:	3c01      	subs	r4, #1
  402bf6:	e690      	b.n	40291a <__aeabi_dmul+0xde>
  402bf8:	ea45 0e06 	orr.w	lr, r5, r6
  402bfc:	e68d      	b.n	40291a <__aeabi_dmul+0xde>
  402bfe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402c02:	ea94 0f0c 	teq	r4, ip
  402c06:	bf08      	it	eq
  402c08:	ea95 0f0c 	teqeq	r5, ip
  402c0c:	f43f af3b 	beq.w	402a86 <__aeabi_dmul+0x24a>
  402c10:	ea94 0f0c 	teq	r4, ip
  402c14:	d10a      	bne.n	402c2c <__aeabi_ddiv+0x19c>
  402c16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402c1a:	f47f af34 	bne.w	402a86 <__aeabi_dmul+0x24a>
  402c1e:	ea95 0f0c 	teq	r5, ip
  402c22:	f47f af25 	bne.w	402a70 <__aeabi_dmul+0x234>
  402c26:	4610      	mov	r0, r2
  402c28:	4619      	mov	r1, r3
  402c2a:	e72c      	b.n	402a86 <__aeabi_dmul+0x24a>
  402c2c:	ea95 0f0c 	teq	r5, ip
  402c30:	d106      	bne.n	402c40 <__aeabi_ddiv+0x1b0>
  402c32:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402c36:	f43f aefd 	beq.w	402a34 <__aeabi_dmul+0x1f8>
  402c3a:	4610      	mov	r0, r2
  402c3c:	4619      	mov	r1, r3
  402c3e:	e722      	b.n	402a86 <__aeabi_dmul+0x24a>
  402c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402c44:	bf18      	it	ne
  402c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402c4a:	f47f aec5 	bne.w	4029d8 <__aeabi_dmul+0x19c>
  402c4e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402c52:	f47f af0d 	bne.w	402a70 <__aeabi_dmul+0x234>
  402c56:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402c5a:	f47f aeeb 	bne.w	402a34 <__aeabi_dmul+0x1f8>
  402c5e:	e712      	b.n	402a86 <__aeabi_dmul+0x24a>

00402c60 <__gedf2>:
  402c60:	f04f 3cff 	mov.w	ip, #4294967295
  402c64:	e006      	b.n	402c74 <__cmpdf2+0x4>
  402c66:	bf00      	nop

00402c68 <__ledf2>:
  402c68:	f04f 0c01 	mov.w	ip, #1
  402c6c:	e002      	b.n	402c74 <__cmpdf2+0x4>
  402c6e:	bf00      	nop

00402c70 <__cmpdf2>:
  402c70:	f04f 0c01 	mov.w	ip, #1
  402c74:	f84d cd04 	str.w	ip, [sp, #-4]!
  402c78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402c7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402c80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402c84:	bf18      	it	ne
  402c86:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402c8a:	d01b      	beq.n	402cc4 <__cmpdf2+0x54>
  402c8c:	b001      	add	sp, #4
  402c8e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402c92:	bf0c      	ite	eq
  402c94:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402c98:	ea91 0f03 	teqne	r1, r3
  402c9c:	bf02      	ittt	eq
  402c9e:	ea90 0f02 	teqeq	r0, r2
  402ca2:	2000      	moveq	r0, #0
  402ca4:	4770      	bxeq	lr
  402ca6:	f110 0f00 	cmn.w	r0, #0
  402caa:	ea91 0f03 	teq	r1, r3
  402cae:	bf58      	it	pl
  402cb0:	4299      	cmppl	r1, r3
  402cb2:	bf08      	it	eq
  402cb4:	4290      	cmpeq	r0, r2
  402cb6:	bf2c      	ite	cs
  402cb8:	17d8      	asrcs	r0, r3, #31
  402cba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402cbe:	f040 0001 	orr.w	r0, r0, #1
  402cc2:	4770      	bx	lr
  402cc4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402cc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402ccc:	d102      	bne.n	402cd4 <__cmpdf2+0x64>
  402cce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402cd2:	d107      	bne.n	402ce4 <__cmpdf2+0x74>
  402cd4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402cd8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402cdc:	d1d6      	bne.n	402c8c <__cmpdf2+0x1c>
  402cde:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402ce2:	d0d3      	beq.n	402c8c <__cmpdf2+0x1c>
  402ce4:	f85d 0b04 	ldr.w	r0, [sp], #4
  402ce8:	4770      	bx	lr
  402cea:	bf00      	nop

00402cec <__aeabi_cdrcmple>:
  402cec:	4684      	mov	ip, r0
  402cee:	4610      	mov	r0, r2
  402cf0:	4662      	mov	r2, ip
  402cf2:	468c      	mov	ip, r1
  402cf4:	4619      	mov	r1, r3
  402cf6:	4663      	mov	r3, ip
  402cf8:	e000      	b.n	402cfc <__aeabi_cdcmpeq>
  402cfa:	bf00      	nop

00402cfc <__aeabi_cdcmpeq>:
  402cfc:	b501      	push	{r0, lr}
  402cfe:	f7ff ffb7 	bl	402c70 <__cmpdf2>
  402d02:	2800      	cmp	r0, #0
  402d04:	bf48      	it	mi
  402d06:	f110 0f00 	cmnmi.w	r0, #0
  402d0a:	bd01      	pop	{r0, pc}

00402d0c <__aeabi_dcmpeq>:
  402d0c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d10:	f7ff fff4 	bl	402cfc <__aeabi_cdcmpeq>
  402d14:	bf0c      	ite	eq
  402d16:	2001      	moveq	r0, #1
  402d18:	2000      	movne	r0, #0
  402d1a:	f85d fb08 	ldr.w	pc, [sp], #8
  402d1e:	bf00      	nop

00402d20 <__aeabi_dcmplt>:
  402d20:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d24:	f7ff ffea 	bl	402cfc <__aeabi_cdcmpeq>
  402d28:	bf34      	ite	cc
  402d2a:	2001      	movcc	r0, #1
  402d2c:	2000      	movcs	r0, #0
  402d2e:	f85d fb08 	ldr.w	pc, [sp], #8
  402d32:	bf00      	nop

00402d34 <__aeabi_dcmple>:
  402d34:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d38:	f7ff ffe0 	bl	402cfc <__aeabi_cdcmpeq>
  402d3c:	bf94      	ite	ls
  402d3e:	2001      	movls	r0, #1
  402d40:	2000      	movhi	r0, #0
  402d42:	f85d fb08 	ldr.w	pc, [sp], #8
  402d46:	bf00      	nop

00402d48 <__aeabi_dcmpge>:
  402d48:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d4c:	f7ff ffce 	bl	402cec <__aeabi_cdrcmple>
  402d50:	bf94      	ite	ls
  402d52:	2001      	movls	r0, #1
  402d54:	2000      	movhi	r0, #0
  402d56:	f85d fb08 	ldr.w	pc, [sp], #8
  402d5a:	bf00      	nop

00402d5c <__aeabi_dcmpgt>:
  402d5c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d60:	f7ff ffc4 	bl	402cec <__aeabi_cdrcmple>
  402d64:	bf34      	ite	cc
  402d66:	2001      	movcc	r0, #1
  402d68:	2000      	movcs	r0, #0
  402d6a:	f85d fb08 	ldr.w	pc, [sp], #8
  402d6e:	bf00      	nop

00402d70 <__aeabi_dcmpun>:
  402d70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402d74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402d78:	d102      	bne.n	402d80 <__aeabi_dcmpun+0x10>
  402d7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402d7e:	d10a      	bne.n	402d96 <__aeabi_dcmpun+0x26>
  402d80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402d84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402d88:	d102      	bne.n	402d90 <__aeabi_dcmpun+0x20>
  402d8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402d8e:	d102      	bne.n	402d96 <__aeabi_dcmpun+0x26>
  402d90:	f04f 0000 	mov.w	r0, #0
  402d94:	4770      	bx	lr
  402d96:	f04f 0001 	mov.w	r0, #1
  402d9a:	4770      	bx	lr

00402d9c <__aeabi_d2uiz>:
  402d9c:	004a      	lsls	r2, r1, #1
  402d9e:	d211      	bcs.n	402dc4 <__aeabi_d2uiz+0x28>
  402da0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402da4:	d211      	bcs.n	402dca <__aeabi_d2uiz+0x2e>
  402da6:	d50d      	bpl.n	402dc4 <__aeabi_d2uiz+0x28>
  402da8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402dac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402db0:	d40e      	bmi.n	402dd0 <__aeabi_d2uiz+0x34>
  402db2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402db6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402dba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402dbe:	fa23 f002 	lsr.w	r0, r3, r2
  402dc2:	4770      	bx	lr
  402dc4:	f04f 0000 	mov.w	r0, #0
  402dc8:	4770      	bx	lr
  402dca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402dce:	d102      	bne.n	402dd6 <__aeabi_d2uiz+0x3a>
  402dd0:	f04f 30ff 	mov.w	r0, #4294967295
  402dd4:	4770      	bx	lr
  402dd6:	f04f 0000 	mov.w	r0, #0
  402dda:	4770      	bx	lr

00402ddc <__aeabi_frsub>:
  402ddc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402de0:	e002      	b.n	402de8 <__addsf3>
  402de2:	bf00      	nop

00402de4 <__aeabi_fsub>:
  402de4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402de8 <__addsf3>:
  402de8:	0042      	lsls	r2, r0, #1
  402dea:	bf1f      	itttt	ne
  402dec:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402df0:	ea92 0f03 	teqne	r2, r3
  402df4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402df8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402dfc:	d06a      	beq.n	402ed4 <__addsf3+0xec>
  402dfe:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402e02:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402e06:	bfc1      	itttt	gt
  402e08:	18d2      	addgt	r2, r2, r3
  402e0a:	4041      	eorgt	r1, r0
  402e0c:	4048      	eorgt	r0, r1
  402e0e:	4041      	eorgt	r1, r0
  402e10:	bfb8      	it	lt
  402e12:	425b      	neglt	r3, r3
  402e14:	2b19      	cmp	r3, #25
  402e16:	bf88      	it	hi
  402e18:	4770      	bxhi	lr
  402e1a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402e1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402e22:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402e26:	bf18      	it	ne
  402e28:	4240      	negne	r0, r0
  402e2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402e2e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402e32:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402e36:	bf18      	it	ne
  402e38:	4249      	negne	r1, r1
  402e3a:	ea92 0f03 	teq	r2, r3
  402e3e:	d03f      	beq.n	402ec0 <__addsf3+0xd8>
  402e40:	f1a2 0201 	sub.w	r2, r2, #1
  402e44:	fa41 fc03 	asr.w	ip, r1, r3
  402e48:	eb10 000c 	adds.w	r0, r0, ip
  402e4c:	f1c3 0320 	rsb	r3, r3, #32
  402e50:	fa01 f103 	lsl.w	r1, r1, r3
  402e54:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402e58:	d502      	bpl.n	402e60 <__addsf3+0x78>
  402e5a:	4249      	negs	r1, r1
  402e5c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402e60:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402e64:	d313      	bcc.n	402e8e <__addsf3+0xa6>
  402e66:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402e6a:	d306      	bcc.n	402e7a <__addsf3+0x92>
  402e6c:	0840      	lsrs	r0, r0, #1
  402e6e:	ea4f 0131 	mov.w	r1, r1, rrx
  402e72:	f102 0201 	add.w	r2, r2, #1
  402e76:	2afe      	cmp	r2, #254	; 0xfe
  402e78:	d251      	bcs.n	402f1e <__addsf3+0x136>
  402e7a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402e7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402e82:	bf08      	it	eq
  402e84:	f020 0001 	biceq.w	r0, r0, #1
  402e88:	ea40 0003 	orr.w	r0, r0, r3
  402e8c:	4770      	bx	lr
  402e8e:	0049      	lsls	r1, r1, #1
  402e90:	eb40 0000 	adc.w	r0, r0, r0
  402e94:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402e98:	f1a2 0201 	sub.w	r2, r2, #1
  402e9c:	d1ed      	bne.n	402e7a <__addsf3+0x92>
  402e9e:	fab0 fc80 	clz	ip, r0
  402ea2:	f1ac 0c08 	sub.w	ip, ip, #8
  402ea6:	ebb2 020c 	subs.w	r2, r2, ip
  402eaa:	fa00 f00c 	lsl.w	r0, r0, ip
  402eae:	bfaa      	itet	ge
  402eb0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402eb4:	4252      	neglt	r2, r2
  402eb6:	4318      	orrge	r0, r3
  402eb8:	bfbc      	itt	lt
  402eba:	40d0      	lsrlt	r0, r2
  402ebc:	4318      	orrlt	r0, r3
  402ebe:	4770      	bx	lr
  402ec0:	f092 0f00 	teq	r2, #0
  402ec4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402ec8:	bf06      	itte	eq
  402eca:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402ece:	3201      	addeq	r2, #1
  402ed0:	3b01      	subne	r3, #1
  402ed2:	e7b5      	b.n	402e40 <__addsf3+0x58>
  402ed4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402ed8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402edc:	bf18      	it	ne
  402ede:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402ee2:	d021      	beq.n	402f28 <__addsf3+0x140>
  402ee4:	ea92 0f03 	teq	r2, r3
  402ee8:	d004      	beq.n	402ef4 <__addsf3+0x10c>
  402eea:	f092 0f00 	teq	r2, #0
  402eee:	bf08      	it	eq
  402ef0:	4608      	moveq	r0, r1
  402ef2:	4770      	bx	lr
  402ef4:	ea90 0f01 	teq	r0, r1
  402ef8:	bf1c      	itt	ne
  402efa:	2000      	movne	r0, #0
  402efc:	4770      	bxne	lr
  402efe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402f02:	d104      	bne.n	402f0e <__addsf3+0x126>
  402f04:	0040      	lsls	r0, r0, #1
  402f06:	bf28      	it	cs
  402f08:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402f0c:	4770      	bx	lr
  402f0e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402f12:	bf3c      	itt	cc
  402f14:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402f18:	4770      	bxcc	lr
  402f1a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402f1e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402f22:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402f26:	4770      	bx	lr
  402f28:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402f2c:	bf16      	itet	ne
  402f2e:	4608      	movne	r0, r1
  402f30:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402f34:	4601      	movne	r1, r0
  402f36:	0242      	lsls	r2, r0, #9
  402f38:	bf06      	itte	eq
  402f3a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402f3e:	ea90 0f01 	teqeq	r0, r1
  402f42:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402f46:	4770      	bx	lr

00402f48 <__aeabi_ui2f>:
  402f48:	f04f 0300 	mov.w	r3, #0
  402f4c:	e004      	b.n	402f58 <__aeabi_i2f+0x8>
  402f4e:	bf00      	nop

00402f50 <__aeabi_i2f>:
  402f50:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402f54:	bf48      	it	mi
  402f56:	4240      	negmi	r0, r0
  402f58:	ea5f 0c00 	movs.w	ip, r0
  402f5c:	bf08      	it	eq
  402f5e:	4770      	bxeq	lr
  402f60:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402f64:	4601      	mov	r1, r0
  402f66:	f04f 0000 	mov.w	r0, #0
  402f6a:	e01c      	b.n	402fa6 <__aeabi_l2f+0x2a>

00402f6c <__aeabi_ul2f>:
  402f6c:	ea50 0201 	orrs.w	r2, r0, r1
  402f70:	bf08      	it	eq
  402f72:	4770      	bxeq	lr
  402f74:	f04f 0300 	mov.w	r3, #0
  402f78:	e00a      	b.n	402f90 <__aeabi_l2f+0x14>
  402f7a:	bf00      	nop

00402f7c <__aeabi_l2f>:
  402f7c:	ea50 0201 	orrs.w	r2, r0, r1
  402f80:	bf08      	it	eq
  402f82:	4770      	bxeq	lr
  402f84:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402f88:	d502      	bpl.n	402f90 <__aeabi_l2f+0x14>
  402f8a:	4240      	negs	r0, r0
  402f8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402f90:	ea5f 0c01 	movs.w	ip, r1
  402f94:	bf02      	ittt	eq
  402f96:	4684      	moveq	ip, r0
  402f98:	4601      	moveq	r1, r0
  402f9a:	2000      	moveq	r0, #0
  402f9c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402fa0:	bf08      	it	eq
  402fa2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402fa6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402faa:	fabc f28c 	clz	r2, ip
  402fae:	3a08      	subs	r2, #8
  402fb0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402fb4:	db10      	blt.n	402fd8 <__aeabi_l2f+0x5c>
  402fb6:	fa01 fc02 	lsl.w	ip, r1, r2
  402fba:	4463      	add	r3, ip
  402fbc:	fa00 fc02 	lsl.w	ip, r0, r2
  402fc0:	f1c2 0220 	rsb	r2, r2, #32
  402fc4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402fc8:	fa20 f202 	lsr.w	r2, r0, r2
  402fcc:	eb43 0002 	adc.w	r0, r3, r2
  402fd0:	bf08      	it	eq
  402fd2:	f020 0001 	biceq.w	r0, r0, #1
  402fd6:	4770      	bx	lr
  402fd8:	f102 0220 	add.w	r2, r2, #32
  402fdc:	fa01 fc02 	lsl.w	ip, r1, r2
  402fe0:	f1c2 0220 	rsb	r2, r2, #32
  402fe4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402fe8:	fa21 f202 	lsr.w	r2, r1, r2
  402fec:	eb43 0002 	adc.w	r0, r3, r2
  402ff0:	bf08      	it	eq
  402ff2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402ff6:	4770      	bx	lr

00402ff8 <__aeabi_fmul>:
  402ff8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402ffc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403000:	bf1e      	ittt	ne
  403002:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  403006:	ea92 0f0c 	teqne	r2, ip
  40300a:	ea93 0f0c 	teqne	r3, ip
  40300e:	d06f      	beq.n	4030f0 <__aeabi_fmul+0xf8>
  403010:	441a      	add	r2, r3
  403012:	ea80 0c01 	eor.w	ip, r0, r1
  403016:	0240      	lsls	r0, r0, #9
  403018:	bf18      	it	ne
  40301a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40301e:	d01e      	beq.n	40305e <__aeabi_fmul+0x66>
  403020:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  403024:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  403028:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40302c:	fba0 3101 	umull	r3, r1, r0, r1
  403030:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403034:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  403038:	bf3e      	ittt	cc
  40303a:	0049      	lslcc	r1, r1, #1
  40303c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  403040:	005b      	lslcc	r3, r3, #1
  403042:	ea40 0001 	orr.w	r0, r0, r1
  403046:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40304a:	2afd      	cmp	r2, #253	; 0xfd
  40304c:	d81d      	bhi.n	40308a <__aeabi_fmul+0x92>
  40304e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  403052:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403056:	bf08      	it	eq
  403058:	f020 0001 	biceq.w	r0, r0, #1
  40305c:	4770      	bx	lr
  40305e:	f090 0f00 	teq	r0, #0
  403062:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  403066:	bf08      	it	eq
  403068:	0249      	lsleq	r1, r1, #9
  40306a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40306e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  403072:	3a7f      	subs	r2, #127	; 0x7f
  403074:	bfc2      	ittt	gt
  403076:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40307a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40307e:	4770      	bxgt	lr
  403080:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403084:	f04f 0300 	mov.w	r3, #0
  403088:	3a01      	subs	r2, #1
  40308a:	dc5d      	bgt.n	403148 <__aeabi_fmul+0x150>
  40308c:	f112 0f19 	cmn.w	r2, #25
  403090:	bfdc      	itt	le
  403092:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  403096:	4770      	bxle	lr
  403098:	f1c2 0200 	rsb	r2, r2, #0
  40309c:	0041      	lsls	r1, r0, #1
  40309e:	fa21 f102 	lsr.w	r1, r1, r2
  4030a2:	f1c2 0220 	rsb	r2, r2, #32
  4030a6:	fa00 fc02 	lsl.w	ip, r0, r2
  4030aa:	ea5f 0031 	movs.w	r0, r1, rrx
  4030ae:	f140 0000 	adc.w	r0, r0, #0
  4030b2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4030b6:	bf08      	it	eq
  4030b8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4030bc:	4770      	bx	lr
  4030be:	f092 0f00 	teq	r2, #0
  4030c2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4030c6:	bf02      	ittt	eq
  4030c8:	0040      	lsleq	r0, r0, #1
  4030ca:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4030ce:	3a01      	subeq	r2, #1
  4030d0:	d0f9      	beq.n	4030c6 <__aeabi_fmul+0xce>
  4030d2:	ea40 000c 	orr.w	r0, r0, ip
  4030d6:	f093 0f00 	teq	r3, #0
  4030da:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4030de:	bf02      	ittt	eq
  4030e0:	0049      	lsleq	r1, r1, #1
  4030e2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4030e6:	3b01      	subeq	r3, #1
  4030e8:	d0f9      	beq.n	4030de <__aeabi_fmul+0xe6>
  4030ea:	ea41 010c 	orr.w	r1, r1, ip
  4030ee:	e78f      	b.n	403010 <__aeabi_fmul+0x18>
  4030f0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4030f4:	ea92 0f0c 	teq	r2, ip
  4030f8:	bf18      	it	ne
  4030fa:	ea93 0f0c 	teqne	r3, ip
  4030fe:	d00a      	beq.n	403116 <__aeabi_fmul+0x11e>
  403100:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403104:	bf18      	it	ne
  403106:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40310a:	d1d8      	bne.n	4030be <__aeabi_fmul+0xc6>
  40310c:	ea80 0001 	eor.w	r0, r0, r1
  403110:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  403114:	4770      	bx	lr
  403116:	f090 0f00 	teq	r0, #0
  40311a:	bf17      	itett	ne
  40311c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  403120:	4608      	moveq	r0, r1
  403122:	f091 0f00 	teqne	r1, #0
  403126:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40312a:	d014      	beq.n	403156 <__aeabi_fmul+0x15e>
  40312c:	ea92 0f0c 	teq	r2, ip
  403130:	d101      	bne.n	403136 <__aeabi_fmul+0x13e>
  403132:	0242      	lsls	r2, r0, #9
  403134:	d10f      	bne.n	403156 <__aeabi_fmul+0x15e>
  403136:	ea93 0f0c 	teq	r3, ip
  40313a:	d103      	bne.n	403144 <__aeabi_fmul+0x14c>
  40313c:	024b      	lsls	r3, r1, #9
  40313e:	bf18      	it	ne
  403140:	4608      	movne	r0, r1
  403142:	d108      	bne.n	403156 <__aeabi_fmul+0x15e>
  403144:	ea80 0001 	eor.w	r0, r0, r1
  403148:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40314c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403150:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403154:	4770      	bx	lr
  403156:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40315a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40315e:	4770      	bx	lr

00403160 <__aeabi_fdiv>:
  403160:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403168:	bf1e      	ittt	ne
  40316a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40316e:	ea92 0f0c 	teqne	r2, ip
  403172:	ea93 0f0c 	teqne	r3, ip
  403176:	d069      	beq.n	40324c <__aeabi_fdiv+0xec>
  403178:	eba2 0203 	sub.w	r2, r2, r3
  40317c:	ea80 0c01 	eor.w	ip, r0, r1
  403180:	0249      	lsls	r1, r1, #9
  403182:	ea4f 2040 	mov.w	r0, r0, lsl #9
  403186:	d037      	beq.n	4031f8 <__aeabi_fdiv+0x98>
  403188:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40318c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  403190:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  403194:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403198:	428b      	cmp	r3, r1
  40319a:	bf38      	it	cc
  40319c:	005b      	lslcc	r3, r3, #1
  40319e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4031a2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4031a6:	428b      	cmp	r3, r1
  4031a8:	bf24      	itt	cs
  4031aa:	1a5b      	subcs	r3, r3, r1
  4031ac:	ea40 000c 	orrcs.w	r0, r0, ip
  4031b0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4031b4:	bf24      	itt	cs
  4031b6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4031ba:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4031be:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4031c2:	bf24      	itt	cs
  4031c4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4031c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4031cc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4031d0:	bf24      	itt	cs
  4031d2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4031d6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4031da:	011b      	lsls	r3, r3, #4
  4031dc:	bf18      	it	ne
  4031de:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4031e2:	d1e0      	bne.n	4031a6 <__aeabi_fdiv+0x46>
  4031e4:	2afd      	cmp	r2, #253	; 0xfd
  4031e6:	f63f af50 	bhi.w	40308a <__aeabi_fmul+0x92>
  4031ea:	428b      	cmp	r3, r1
  4031ec:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4031f0:	bf08      	it	eq
  4031f2:	f020 0001 	biceq.w	r0, r0, #1
  4031f6:	4770      	bx	lr
  4031f8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4031fc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403200:	327f      	adds	r2, #127	; 0x7f
  403202:	bfc2      	ittt	gt
  403204:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403208:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40320c:	4770      	bxgt	lr
  40320e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403212:	f04f 0300 	mov.w	r3, #0
  403216:	3a01      	subs	r2, #1
  403218:	e737      	b.n	40308a <__aeabi_fmul+0x92>
  40321a:	f092 0f00 	teq	r2, #0
  40321e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  403222:	bf02      	ittt	eq
  403224:	0040      	lsleq	r0, r0, #1
  403226:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40322a:	3a01      	subeq	r2, #1
  40322c:	d0f9      	beq.n	403222 <__aeabi_fdiv+0xc2>
  40322e:	ea40 000c 	orr.w	r0, r0, ip
  403232:	f093 0f00 	teq	r3, #0
  403236:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40323a:	bf02      	ittt	eq
  40323c:	0049      	lsleq	r1, r1, #1
  40323e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  403242:	3b01      	subeq	r3, #1
  403244:	d0f9      	beq.n	40323a <__aeabi_fdiv+0xda>
  403246:	ea41 010c 	orr.w	r1, r1, ip
  40324a:	e795      	b.n	403178 <__aeabi_fdiv+0x18>
  40324c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403250:	ea92 0f0c 	teq	r2, ip
  403254:	d108      	bne.n	403268 <__aeabi_fdiv+0x108>
  403256:	0242      	lsls	r2, r0, #9
  403258:	f47f af7d 	bne.w	403156 <__aeabi_fmul+0x15e>
  40325c:	ea93 0f0c 	teq	r3, ip
  403260:	f47f af70 	bne.w	403144 <__aeabi_fmul+0x14c>
  403264:	4608      	mov	r0, r1
  403266:	e776      	b.n	403156 <__aeabi_fmul+0x15e>
  403268:	ea93 0f0c 	teq	r3, ip
  40326c:	d104      	bne.n	403278 <__aeabi_fdiv+0x118>
  40326e:	024b      	lsls	r3, r1, #9
  403270:	f43f af4c 	beq.w	40310c <__aeabi_fmul+0x114>
  403274:	4608      	mov	r0, r1
  403276:	e76e      	b.n	403156 <__aeabi_fmul+0x15e>
  403278:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40327c:	bf18      	it	ne
  40327e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  403282:	d1ca      	bne.n	40321a <__aeabi_fdiv+0xba>
  403284:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  403288:	f47f af5c 	bne.w	403144 <__aeabi_fmul+0x14c>
  40328c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  403290:	f47f af3c 	bne.w	40310c <__aeabi_fmul+0x114>
  403294:	e75f      	b.n	403156 <__aeabi_fmul+0x15e>
  403296:	bf00      	nop

00403298 <__aeabi_f2uiz>:
  403298:	0042      	lsls	r2, r0, #1
  40329a:	d20e      	bcs.n	4032ba <__aeabi_f2uiz+0x22>
  40329c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4032a0:	d30b      	bcc.n	4032ba <__aeabi_f2uiz+0x22>
  4032a2:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4032a6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4032aa:	d409      	bmi.n	4032c0 <__aeabi_f2uiz+0x28>
  4032ac:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4032b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4032b4:	fa23 f002 	lsr.w	r0, r3, r2
  4032b8:	4770      	bx	lr
  4032ba:	f04f 0000 	mov.w	r0, #0
  4032be:	4770      	bx	lr
  4032c0:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4032c4:	d101      	bne.n	4032ca <__aeabi_f2uiz+0x32>
  4032c6:	0242      	lsls	r2, r0, #9
  4032c8:	d102      	bne.n	4032d0 <__aeabi_f2uiz+0x38>
  4032ca:	f04f 30ff 	mov.w	r0, #4294967295
  4032ce:	4770      	bx	lr
  4032d0:	f04f 0000 	mov.w	r0, #0
  4032d4:	4770      	bx	lr
  4032d6:	bf00      	nop

004032d8 <__errno>:
  4032d8:	4b01      	ldr	r3, [pc, #4]	; (4032e0 <__errno+0x8>)
  4032da:	6818      	ldr	r0, [r3, #0]
  4032dc:	4770      	bx	lr
  4032de:	bf00      	nop
  4032e0:	2000002c 	.word	0x2000002c

004032e4 <__libc_init_array>:
  4032e4:	b570      	push	{r4, r5, r6, lr}
  4032e6:	4e0f      	ldr	r6, [pc, #60]	; (403324 <__libc_init_array+0x40>)
  4032e8:	4d0f      	ldr	r5, [pc, #60]	; (403328 <__libc_init_array+0x44>)
  4032ea:	1b76      	subs	r6, r6, r5
  4032ec:	10b6      	asrs	r6, r6, #2
  4032ee:	bf18      	it	ne
  4032f0:	2400      	movne	r4, #0
  4032f2:	d005      	beq.n	403300 <__libc_init_array+0x1c>
  4032f4:	3401      	adds	r4, #1
  4032f6:	f855 3b04 	ldr.w	r3, [r5], #4
  4032fa:	4798      	blx	r3
  4032fc:	42a6      	cmp	r6, r4
  4032fe:	d1f9      	bne.n	4032f4 <__libc_init_array+0x10>
  403300:	4e0a      	ldr	r6, [pc, #40]	; (40332c <__libc_init_array+0x48>)
  403302:	4d0b      	ldr	r5, [pc, #44]	; (403330 <__libc_init_array+0x4c>)
  403304:	1b76      	subs	r6, r6, r5
  403306:	f000 f8b5 	bl	403474 <_init>
  40330a:	10b6      	asrs	r6, r6, #2
  40330c:	bf18      	it	ne
  40330e:	2400      	movne	r4, #0
  403310:	d006      	beq.n	403320 <__libc_init_array+0x3c>
  403312:	3401      	adds	r4, #1
  403314:	f855 3b04 	ldr.w	r3, [r5], #4
  403318:	4798      	blx	r3
  40331a:	42a6      	cmp	r6, r4
  40331c:	d1f9      	bne.n	403312 <__libc_init_array+0x2e>
  40331e:	bd70      	pop	{r4, r5, r6, pc}
  403320:	bd70      	pop	{r4, r5, r6, pc}
  403322:	bf00      	nop
  403324:	00403480 	.word	0x00403480
  403328:	00403480 	.word	0x00403480
  40332c:	00403488 	.word	0x00403488
  403330:	00403480 	.word	0x00403480

00403334 <register_fini>:
  403334:	4b02      	ldr	r3, [pc, #8]	; (403340 <register_fini+0xc>)
  403336:	b113      	cbz	r3, 40333e <register_fini+0xa>
  403338:	4802      	ldr	r0, [pc, #8]	; (403344 <register_fini+0x10>)
  40333a:	f000 b805 	b.w	403348 <atexit>
  40333e:	4770      	bx	lr
  403340:	00000000 	.word	0x00000000
  403344:	00403355 	.word	0x00403355

00403348 <atexit>:
  403348:	2300      	movs	r3, #0
  40334a:	4601      	mov	r1, r0
  40334c:	461a      	mov	r2, r3
  40334e:	4618      	mov	r0, r3
  403350:	f000 b81e 	b.w	403390 <__register_exitproc>

00403354 <__libc_fini_array>:
  403354:	b538      	push	{r3, r4, r5, lr}
  403356:	4c0a      	ldr	r4, [pc, #40]	; (403380 <__libc_fini_array+0x2c>)
  403358:	4d0a      	ldr	r5, [pc, #40]	; (403384 <__libc_fini_array+0x30>)
  40335a:	1b64      	subs	r4, r4, r5
  40335c:	10a4      	asrs	r4, r4, #2
  40335e:	d00a      	beq.n	403376 <__libc_fini_array+0x22>
  403360:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403364:	3b01      	subs	r3, #1
  403366:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40336a:	3c01      	subs	r4, #1
  40336c:	f855 3904 	ldr.w	r3, [r5], #-4
  403370:	4798      	blx	r3
  403372:	2c00      	cmp	r4, #0
  403374:	d1f9      	bne.n	40336a <__libc_fini_array+0x16>
  403376:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40337a:	f000 b885 	b.w	403488 <_fini>
  40337e:	bf00      	nop
  403380:	00403498 	.word	0x00403498
  403384:	00403494 	.word	0x00403494

00403388 <__retarget_lock_acquire_recursive>:
  403388:	4770      	bx	lr
  40338a:	bf00      	nop

0040338c <__retarget_lock_release_recursive>:
  40338c:	4770      	bx	lr
  40338e:	bf00      	nop

00403390 <__register_exitproc>:
  403390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403394:	4d2c      	ldr	r5, [pc, #176]	; (403448 <__register_exitproc+0xb8>)
  403396:	4606      	mov	r6, r0
  403398:	6828      	ldr	r0, [r5, #0]
  40339a:	4698      	mov	r8, r3
  40339c:	460f      	mov	r7, r1
  40339e:	4691      	mov	r9, r2
  4033a0:	f7ff fff2 	bl	403388 <__retarget_lock_acquire_recursive>
  4033a4:	4b29      	ldr	r3, [pc, #164]	; (40344c <__register_exitproc+0xbc>)
  4033a6:	681c      	ldr	r4, [r3, #0]
  4033a8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4033ac:	2b00      	cmp	r3, #0
  4033ae:	d03e      	beq.n	40342e <__register_exitproc+0x9e>
  4033b0:	685a      	ldr	r2, [r3, #4]
  4033b2:	2a1f      	cmp	r2, #31
  4033b4:	dc1c      	bgt.n	4033f0 <__register_exitproc+0x60>
  4033b6:	f102 0e01 	add.w	lr, r2, #1
  4033ba:	b176      	cbz	r6, 4033da <__register_exitproc+0x4a>
  4033bc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4033c0:	2401      	movs	r4, #1
  4033c2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4033c6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4033ca:	4094      	lsls	r4, r2
  4033cc:	4320      	orrs	r0, r4
  4033ce:	2e02      	cmp	r6, #2
  4033d0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4033d4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4033d8:	d023      	beq.n	403422 <__register_exitproc+0x92>
  4033da:	3202      	adds	r2, #2
  4033dc:	f8c3 e004 	str.w	lr, [r3, #4]
  4033e0:	6828      	ldr	r0, [r5, #0]
  4033e2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4033e6:	f7ff ffd1 	bl	40338c <__retarget_lock_release_recursive>
  4033ea:	2000      	movs	r0, #0
  4033ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4033f0:	4b17      	ldr	r3, [pc, #92]	; (403450 <__register_exitproc+0xc0>)
  4033f2:	b30b      	cbz	r3, 403438 <__register_exitproc+0xa8>
  4033f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4033f8:	f3af 8000 	nop.w
  4033fc:	4603      	mov	r3, r0
  4033fe:	b1d8      	cbz	r0, 403438 <__register_exitproc+0xa8>
  403400:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403404:	6002      	str	r2, [r0, #0]
  403406:	2100      	movs	r1, #0
  403408:	6041      	str	r1, [r0, #4]
  40340a:	460a      	mov	r2, r1
  40340c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403410:	f04f 0e01 	mov.w	lr, #1
  403414:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403418:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40341c:	2e00      	cmp	r6, #0
  40341e:	d0dc      	beq.n	4033da <__register_exitproc+0x4a>
  403420:	e7cc      	b.n	4033bc <__register_exitproc+0x2c>
  403422:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403426:	430c      	orrs	r4, r1
  403428:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40342c:	e7d5      	b.n	4033da <__register_exitproc+0x4a>
  40342e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403432:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403436:	e7bb      	b.n	4033b0 <__register_exitproc+0x20>
  403438:	6828      	ldr	r0, [r5, #0]
  40343a:	f7ff ffa7 	bl	40338c <__retarget_lock_release_recursive>
  40343e:	f04f 30ff 	mov.w	r0, #4294967295
  403442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403446:	bf00      	nop
  403448:	20000458 	.word	0x20000458
  40344c:	00403470 	.word	0x00403470
  403450:	00000000 	.word	0x00000000
  403454:	00676f6c 	.word	0x00676f6c
  403458:	00000000 	.word	0x00000000
  40345c:	00776f70 	.word	0x00776f70

00403460 <TWO52>:
  403460:	00000000 43300000 00000000 c3300000     ......0C......0.

00403470 <_global_impure_ptr>:
  403470:	20000030                                0.. 

00403474 <_init>:
  403474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403476:	bf00      	nop
  403478:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40347a:	bc08      	pop	{r3}
  40347c:	469e      	mov	lr, r3
  40347e:	4770      	bx	lr

00403480 <__init_array_start>:
  403480:	00403335 	.word	0x00403335

00403484 <__frame_dummy_init_array_entry>:
  403484:	004000f1                                ..@.

00403488 <_fini>:
  403488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40348a:	bf00      	nop
  40348c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40348e:	bc08      	pop	{r3}
  403490:	469e      	mov	lr, r3
  403492:	4770      	bx	lr

00403494 <__fini_array_start>:
  403494:	004000cd 	.word	0x004000cd
