<div id="expander-114837651" class="expand-container"><style>[data-colorid=p9rgfrw3mj]{color:#3e3e3e} html[data-color-mode=dark] [data-colorid=p9rgfrw3mj]{color:#c1c1c1}[data-colorid=ytz76f2bmf]{color:#222222} html[data-color-mode=dark] [data-colorid=ytz76f2bmf]{color:#dddddd}[data-colorid=byijbbr4l9]{color:#222222} html[data-color-mode=dark] [data-colorid=byijbbr4l9]{color:#dddddd}[data-colorid=ds5ijhgy36]{color:#222222} html[data-color-mode=dark] [data-colorid=ds5ijhgy36]{color:#dddddd}</style><div id="expander-control-114837651" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">&quot;How to add your own glossary entry</span></div><div id="expander-content-114837651" class="expand-content"><p>Example addition of a glossary entry for &lsquo;foo&rsquo;:</p><ol><li>Click &lsquo;Edit&rsquo; in the upper right of the page, to edit the page.</li><li>Click within the page to position the new entry alphabetically.</li><li>Type {expand:title=foo}</li><li>Type the definition of the term or acronym.</li></ol></div></div><p><br /></p><hr /><p><br /></p><div id="expander-302256491" class="expand-container"><div id="expander-control-302256491" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ACE protocol</span></div><div id="expander-content-302256491" class="expand-content"><p>ARM's AMBA AXI Coherency Extensions</p></div></div><div id="expander-526877660" class="expand-container"><div id="expander-control-526877660" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ACE-lite protocol</span></div><div id="expander-content-526877660" class="expand-content"><p>subset of ARM's AMBA AXI Coherency Extensions</p></div></div><div id="expander-1464444066" class="expand-container"><div id="expander-control-1464444066" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ACHL</span></div><div id="expander-content-1464444066" class="expand-content"><p>Arteris Configurable Hardware Language</p></div></div><div id="expander-682764165" class="expand-container"><div id="expander-control-682764165" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">AIU</span></div><div id="expander-content-682764165" class="expand-content"><p>A Concerto Agent Interface Unit (AIU) connects a coherent agent or a set of non-coherent agents to the system interconnect.</p></div></div><div id="expander-85057942" class="expand-container"><div id="expander-control-85057942" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Alberto</span></div><div id="expander-content-85057942" class="expand-content"><p>Constraint checker.</p></div></div><div id="expander-2107921268" class="expand-container"><div id="expander-control-2107921268" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">AMBA</span></div><div id="expander-content-2107921268" class="expand-content"><p>The ARM Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip interconnect specification for the connection and management of functional blocks in system-on-a-chip (SoC) designs.</p></div></div><div id="expander-1773748401" class="expand-container"><div id="expander-control-1773748401" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Angelo</span></div><div id="expander-content-1773748401" class="expand-content"><p>&nbsp;Project for fast SystemC performance modeling.</p></div></div><div id="expander-426323094" class="expand-container"><div id="expander-control-426323094" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">APB</span></div><div id="expander-content-426323094" class="expand-content"><p>ARM Peripheral Bus, a simple initiator-target interface, that can be up to 32 bits wide.</p></div></div><div id="expander-1767201859" class="expand-container"><div id="expander-control-1767201859" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">APF</span></div><div id="expander-content-1767201859" class="expand-content"><p>Arteris Project Files.</p></div></div><div id="expander-116566252" class="expand-container"><div id="expander-control-116566252" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ASIL</span></div><div id="expander-content-116566252" class="expand-content"><p>Automotive Safety Integrity Level</p><p><span data-colorid="p9rgfrw3mj">One of four levels to specify the item&rsquo;s (1.69) or element&rsquo;s (1.32) necessary requirements of ISO 26262 and safety measures (1.110) to apply for avoiding an unreasonable residual risk (1.97), with D representing the most stringent and A the least stringent level. See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16330048/ISO+26262+2011+Specification" data-linked-resource-id="16330048" data-linked-resource-version="2" data-linked-resource-type="page">ISO 26262:2011 Specification</a>, <a class="external-link" href="https://confluence.arteris.com/download/attachments/5570693/FDIS%2026262-9.pdf?api=v2" rel="nofollow">Part 9</a>.</span></p></div></div><div id="expander-958420798" class="expand-container"><div id="expander-control-958420798" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ATL</span></div><div id="expander-content-958420798" class="expand-content"><p>Arteris Transport Layer</p></div></div><div id="expander-516999988" class="expand-container"><div id="expander-control-516999988" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ATM / Approximately-Timed Model</span></div><div id="expander-content-516999988" class="expand-content"><p><em>Approximately timed models</em><span>&nbsp;add just enough timing information to make the model useful for architectural exploration and performance analysis. The models run in lockstep with the master simulation clock.</span></p></div></div><div id="expander-2144344040" class="expand-container"><div id="expander-control-2144344040" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ATU</span></div><div id="expander-content-2144344040" class="expand-content"><p>Arteris Translation Unit is a Symphony hardware block that connects to the Protocol Agent via its &ldquo;Native Interface&rdquo;.</p></div></div><div id="expander-1812733578" class="expand-container"><div id="expander-control-1812733578" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ATP</span></div><div id="expander-content-1812733578" class="expand-content"><p>Arteris Transport Protocol</p></div></div><div id="expander-47086429" class="expand-container"><div id="expander-control-47086429" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">AV / Architect's View</span></div><div id="expander-content-47086429" class="expand-content"><p>The architect's view (AV) is a TLM model that matches well with executable architecture specification. The AV focuses on architectural exploration and performance analysis.</p></div></div><div id="expander-1860331237" class="expand-container"><div id="expander-control-1860331237" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">AXI</span></div><div id="expander-content-1860331237" class="expand-content"><p>ARM's AMBA Advanced eXtensible Interface</p></div></div><div id="expander-1463270739" class="expand-container"><div id="expander-control-1463270739" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Backpressure</span></div><div id="expander-content-1463270739" class="expand-content"><p>Backpressure refers to the buildup of data at an I/O switch when buffers are full and not able to receive additional data.</p></div></div><div id="expander-906073228" class="expand-container"><div id="expander-control-906073228" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Bridge</span></div><div id="expander-content-906073228" class="expand-content"><p><span>A Non-coherent Bridge encapsulates the functionality between the coherent subsystem and a non-coherent IP.</span></p></div></div><div id="expander-1733721429" class="expand-container"><div id="expander-control-1733721429" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">BTI</span></div><div id="expander-content-1733721429" class="expand-content"><p>Big Ticket Item</p></div></div><div id="expander-1397502057" class="expand-container"><div id="expander-control-1397502057" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Cache Coherence</span></div><div id="expander-content-1397502057" class="expand-content"><p>Cache coherence is the uniformity of shared resource data that ends up stored in multiple local caches.</p></div></div><div id="expander-237559331" class="expand-container"><div id="expander-control-237559331" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CAI</span></div><div id="expander-content-237559331" class="expand-content"><p>A Coherent Agent Interface encapsulates the functionality between a coherent agent and the interconnect.</p></div></div><div id="expander-1098092722" class="expand-container"><div id="expander-control-1098092722" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CAIU</span></div><div id="expander-content-1098092722" class="expand-content"><p>A Coherent Agent Interface Unit is the module instantiated to support one port of a Coherent Agent Interface.</p></div></div><div id="expander-1081107539" class="expand-container"><div id="expander-control-1081107539" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CCMP</span></div><div id="expander-content-1081107539" class="expand-content"><p>Concerto C Messaging Protocol</p></div></div><div id="expander-250038503" class="expand-container"><div id="expander-control-250038503" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CDTI</span></div><div id="expander-content-250038503" class="expand-content"><p>The Command &amp; Data Transport Interconnect.</p></div></div><div id="expander-637948863" class="expand-container"><div id="expander-control-637948863" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CCTI</span></div><div id="expander-content-637948863" class="expand-content"><p>The Coherent-capable Transport Interconnect provides transport-level connectivity between all the Ncore coherency units.</p></div></div><div id="expander-1306421001" class="expand-container"><div id="expander-control-1306421001" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CHI</span></div><div id="expander-content-1306421001" class="expand-content"><p>AMBA 5 Coherent Hub Interface - see <a class="external-link" href="https://community.arm.com/soc/b/blog/posts/introducing-new-amba-5-chi-protocol-enhancements" rel="nofollow">https://community.arm.com/soc/b/blog/posts/introducing-new-amba-5-chi-protocol-enhancements</a></p></div></div><div id="expander-2026402019" class="expand-container"><div id="expander-control-2026402019" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Clock Crossing</span></div><div id="expander-content-2026402019" class="expand-content"><p>The traversal of a signal in a synchronous digital circuit from one clock domain into another.</p></div></div><div id="expander-1337339724" class="expand-container"><div id="expander-control-1337339724" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Clock Domain</span></div><div id="expander-content-1337339724" class="expand-content"><p>A clock domain is a subcircuit where all clock signals maintain fixed frequency and phase relationships because they are derived from a common source.</p></div></div><div id="expander-1284383918" class="expand-container"><div id="expander-control-1284383918" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CMC</span></div><div id="expander-content-1284383918" class="expand-content"><p>A DMI may optionally contain a cache, called Concerto Memory Cache (CMC), that acts as the last-level cache in-line to memory. Being in-line to the memory controller, the CMC can help reduce Read latency and improve delivered bandwidth.</p></div></div><div id="expander-1420503542" class="expand-container"><div id="expander-control-1420503542" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CMI</span></div><div id="expander-content-1420503542" class="expand-content"><p>A Coherent Memory Interface encapsulates the functionality between the coherent subsystem and a coherent-capable memory region associated with a memory agent.</p></div></div><div id="expander-55846721" class="expand-container"><div id="expander-control-55846721" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CMIU</span></div><div id="expander-content-55846721" class="expand-content"><p>A Coherent Memory Interface Unit Is the module instantiated to support one port of a Coherent Memory Interface Unit.</p></div></div><div id="expander-1261204338" class="expand-container"><div id="expander-control-1261204338" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CMO</span></div><div id="expander-content-1261204338" class="expand-content"><p>Cache Maintenance Operations</p></div></div><div id="expander-1514992450" class="expand-container"><div id="expander-control-1514992450" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CodaCache</span></div><div id="expander-content-1514992450" class="expand-content"><p>Marketing and internal name for Arteris IP Last-Level Cache product.</p></div></div><div id="expander-1087791667" class="expand-container"><div id="expander-control-1087791667" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CPR</span></div><div id="expander-content-1087791667" class="expand-content"><p>Central Parameter Repository</p></div></div><div id="expander-1239835082" class="expand-container"><div id="expander-control-1239835082" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CPS</span></div><div id="expander-content-1239835082" class="expand-content"><p>(Javascript) Continuation Passing Style</p></div></div><div id="expander-966832895" class="expand-container"><div id="expander-control-966832895" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CSON</span></div><div id="expander-content-966832895" class="expand-content"><p>CoffeeScript-Object-Notation Same as JSON but allows comments, arrays without commas, objects without braces, multiline strings.</p></div></div><div id="expander-3732483" class="expand-container"><div id="expander-control-3732483" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CSR</span></div><div id="expander-content-3732483" class="expand-content"><p>Control and status registers.</p></div></div><div id="expander-152932215" class="expand-container"><div id="expander-control-152932215" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CSTI</span></div><div id="expander-content-152932215" class="expand-content"><p>Control and Status Transport Interconnect: The dedicated transport interconnect that provides connectivity to the CSR registers in each of the coherent units.</p></div></div><div id="expander-1222339185" class="expand-container"><div id="expander-control-1222339185" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CTL</span></div><div id="expander-content-1222339185" class="expand-content"><p>Common Translation Layer</p></div></div><div id="expander-1089068525" class="expand-container"><div id="expander-control-1089068525" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">CTL Credit</span></div><div id="expander-content-1089068525" class="expand-content"><p>CTL Credit is end-to-end. A CTL credit guarantees that the packet/flit will be accepted by the corresponding Egress CTL Endpoint.&nbsp;</p></div></div><div id="expander-1054698390" class="expand-container"><div id="expander-control-1054698390" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DAO</span></div><div id="expander-content-1054698390" class="expand-content"><p>Data Access Object: provides an abstract interface to a database.</p></div></div><div id="expander-465858698" class="expand-container"><div id="expander-control-465858698" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DII</span></div><div id="expander-content-465858698" class="expand-content"><p>Besides system memory, a system can have additional storage that cannot be, or doesn&rsquo;t need to be, maintained coherently. Configuration and status registers in the system&rsquo;s peripheral devices are an example of this category. These registers can have side effects under Reads or Writes. Consequently, they cannot be prefetched as part of a cacheline. Such storage, thus, must be treated as being non-cacheable, and therefore also non-coherent. Peripheral device based buffers and peripheral SRAMs are other examples of this category.</p><p>In Ncore 3, this category of storage, labeled herein generally as peripheral device storage, is accessed via a unit called Distributed IO Interface (DII).</p></div></div><div id="expander-265690601" class="expand-container"><div id="expander-control-265690601" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DDR</span></div><div id="expander-content-265690601" class="expand-content"><p>Double Data Rate - refers to a type of memory</p></div></div><div id="expander-2101920229" class="expand-container"><div id="expander-control-2101920229" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DECAF</span></div><div id="expander-content-2101920229" class="expand-content"><p>Design Exchange, Concerto And FlexNoC is a library for reading and modifying FlexNoC pdd files. It is used to add Concerto specific sockets and connections, as well as querying the pdd file for clocking information needed by Concerto to generate RTL code consistent with that produced by FlexNoC.</p></div></div><div id="expander-1168094464" class="expand-container"><div id="expander-control-1168094464" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DCE</span></div><div id="expander-content-1168094464" class="expand-content"><p>Cacheline copies are kept coherent by one or more Distributed Coherence Enforcement Units (DCEs).</p></div></div><div id="expander-2082673556" class="expand-container"><div id="expander-control-2082673556" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DFA</span></div><div id="expander-content-2082673556" class="expand-content"><p>Dependent Failure Analysis. See&nbsp;<a class="external-link" href="https://www.embitel.com/blog/embedded-blog/how-important-is-dependent-failure-analysis-in-iso-26262" rel="nofollow">https://www.embitel.com/blog/embedded-blog/how-important-is-dependent-failure-analysis-in-iso-26262</a>.</p></div></div><div id="expander-94836104" class="expand-container"><div id="expander-control-94836104" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DIR</span></div><div id="expander-content-94836104" class="expand-content"><p>The Directory encapsulates the functionality of a directory, including snoop filters.</p></div></div><div id="expander-987684729" class="expand-container"><div id="expander-control-987684729" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DIRU</span></div><div id="expander-content-987684729" class="expand-content"><p>Each Directory Unit is the module instantiated to support one port of the Directory.</p></div></div><div id="expander-1086771296" class="expand-container"><div id="expander-control-1086771296" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DMB</span></div><div id="expander-content-1086771296" class="expand-content"><p>Data Memory Barrier ensures that all memory transactions prior to the barrier are visible by other masters before any after it.</p></div></div><div id="expander-1733144104" class="expand-container"><div id="expander-control-1733144104" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DMI</span></div><div id="expander-content-1733144104" class="expand-content"><p>System memory locations are accessed through one or more Distributed Memory Interface Units (DMIs).</p></div></div><div id="expander-395762038" class="expand-container"><div id="expander-control-395762038" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DOM</span></div><div id="expander-content-395762038" class="expand-content"><p>Document Object Model</p></div></div><div id="expander-420709696" class="expand-container"><div id="expander-control-420709696" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Downstream</span></div><div id="expander-content-420709696" class="expand-content"><p>Similar to upstream, downstream is defined in terms of the flow of Req/data. &nbsp;For example, the Target ATU is downstream from the Initiator ATU.</p></div></div><div id="expander-1762556044" class="expand-container"><div id="expander-control-1762556044" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DSB</span></div><div id="expander-content-1762556044" class="expand-content"><p>Data Synchronization Barrier is used to stall the processor until previous transactions have completed.</p></div></div><div id="expander-1313291736" class="expand-container"><div id="expander-control-1313291736" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DTI</span></div><div id="expander-content-1313291736" class="expand-content"><p>Distributed Translation Interface</p></div></div><div id="expander-1785469647" class="expand-container"><div id="expander-control-1785469647" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DVE</span></div><div id="expander-content-1785469647" class="expand-content"><p>Distributed Virtual Memory Management Engine (DVE)</p></div></div><div id="expander-1013462480" class="expand-container"><div id="expander-control-1013462480" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">DVM</span></div><div id="expander-content-1013462480" class="expand-content"><p>(AMBA) Distributed Virtual Memory</p></div></div><div id="expander-1471070671" class="expand-container"><div id="expander-control-1471070671" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">EQML</span></div><div id="expander-content-1471070671" class="expand-content"><p>See Angelo</p></div></div><div id="expander-1901064189" class="expand-container"><div id="expander-control-1901064189" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ETA</span></div><div id="expander-content-1901064189" class="expand-content"><ul style="list-style-type: square;"><li>Estimated Time of Arrival</li><li>Event Tree Analysis - See <a class="external-link" href="https://en.wikipedia.org/wiki/Event_tree_analysis" rel="nofollow">https://en.wikipedia.org/wiki/Event_tree_analysis</a>.&nbsp;</li></ul></div></div><div id="expander-900134518" class="expand-container"><div id="expander-control-900134518" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Fabric</span></div><div id="expander-content-900134518" class="expand-content"><p>A Fabric is set of interconnected communication elements (e.g switches, links, adapters) that work together by operating within the data link layer (packet level).</p></div></div><div id="expander-1650282963" class="expand-container"><div id="expander-control-1650282963" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">FLEA</span></div><div id="expander-content-1650282963" class="expand-content"><p>Four-Letter Extended Acronym, a companion to the always popular Three-Letter Acronym (TLA).</p></div></div><div id="expander-903954320" class="expand-container"><div id="expander-control-903954320" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Flit</span></div><div id="expander-content-903954320" class="expand-content"><p>FLIT (Flow control digits) is the smallest flow control unit. A packet is made up of many FLITs. All FLITs in a packet follow the same path.&nbsp;</p></div></div><div id="expander-1761628814" class="expand-container"><div id="expander-control-1761628814" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">FMEA</span></div><div id="expander-content-1761628814" class="expand-content"><p>Failure Mode and Effects Analysis. See&nbsp;<a class="external-link" href="https://en.wikipedia.org/wiki/Failure_mode_and_effects_analysis" rel="nofollow">https://en.wikipedia.org/wiki/Failure_mode_and_effects_analysis</a>.</p></div></div><div id="expander-663371398" class="expand-container"><div id="expander-control-663371398" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">FMEDA</span></div><div id="expander-content-663371398" class="expand-content"><p>Failure Modes, Effects, and Diagnostic Analysis. See&nbsp;<a class="external-link" href="https://en.wikipedia.org/wiki/Failure_modes%2C_effects%2C_and_diagnostic_analysis" rel="nofollow">https://en.wikipedia.org/wiki/Failure_modes%2C_effects%2C_and_diagnostic_analysis</a>.</p></div></div><div id="expander-505941506" class="expand-container"><div id="expander-control-505941506" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">FTA</span></div><div id="expander-content-505941506" class="expand-content"><p>Fault Tree Analysis. See <a class="external-link" href="https://en.wikipedia.org/wiki/Fault_tree_analysis" rel="nofollow">https://en.wikipedia.org/wiki/Fault_tree_analysis</a>.&nbsp;</p></div></div><div id="expander-1460450193" class="expand-container"><div id="expander-control-1460450193" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">FUSA</span></div><div id="expander-content-1460450193" class="expand-content"><p>FUnctional SAfety. See <a class="external-link" href="https://en.wikipedia.org/wiki/Functional_safety" rel="nofollow">https://en.wikipedia.org/wiki/Functional_safety</a>&nbsp;</p></div></div><div id="expander-1862421529" class="expand-container"><div id="expander-control-1862421529" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">FV / Functional View</span></div><div id="expander-content-1862421529" class="expand-content"><p>The Functional View (FV) is a TLM model in which the focus is on algorithms, not implementation. The FV model enables HW/SW and system verification.</p></div></div><div id="expander-179031381" class="expand-container"><div id="expander-control-179031381" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Glissando</span></div><div id="expander-content-179031381" class="expand-content"><p>Glissando is a random apf generator for Ncore-2.2.</p></div></div><div id="expander-1008381666" class="expand-container"><div id="expander-control-1008381666" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">IEC 61508</span></div><div id="expander-content-1008381666" class="expand-content"><p>Functional Safety of Electrical/Electronic/Programmable Electronic Safety-related Systems. See&nbsp;<a class="external-link" href="https://en.wikipedia.org/wiki/IEC_61508" rel="nofollow">https://en.wikipedia.org/wiki/IEC_61508</a>.</p></div></div><div id="expander-685785891" class="expand-container"><div id="expander-control-685785891" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Initiator</span></div><div id="expander-content-685785891" class="expand-content"><p>A component that starts a transaction by issuing a message. An initiator can independently initiate a transaction (such as a Master) or can initiate one as a side effect of other transactions (e.g.: a component in the Interconnect)</p></div></div><div id="expander-1096342440" class="expand-container"><div id="expander-control-1096342440" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Integrating Event</span></div><div id="expander-content-1096342440" class="expand-content"><p>A collection of activities to integrate, test and demo capabilities enabled across the swim-lanes.</p></div></div><div id="expander-1675943692" class="expand-container"><div id="expander-control-1675943692" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">IP-XACT</span></div><div id="expander-content-1675943692" class="expand-content"><p><a class="external-link" href="https://en.wikipedia.org/wiki/IP-XACT" rel="nofollow">IP-XACT</a> is an XML format that defines and describes electronic components and their designs. IP-XACT was created by the <a class="external-link" href="https://en.wikipedia.org/wiki/Accellera" rel="nofollow">SPIRIT Consortium</a> as a standard to enable automated configuration and integration through tools.</p></div></div><div id="expander-1153436843" class="expand-container"><div id="expander-control-1153436843" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ISO-26262</span></div><div id="expander-content-1153436843" class="expand-content"><p>International Standards Organization specification 26262 &quot;Road vehicles &ndash; Functional safety&quot;. See&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16330048/ISO+26262+2011+Specification" data-linked-resource-id="16330048" data-linked-resource-version="2" data-linked-resource-type="page">ISO 26262:2011 Specification</a>.</p></div></div><div id="expander-617035272" class="expand-container"><div id="expander-control-617035272" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">ISO-9001</span></div><div id="expander-content-617035272" class="expand-content"><p>International Standards Organization specification 9001 &quot;Quality Management&quot;. See&nbsp;<a class="external-link" href="https://en.wikipedia.org/wiki/ISO_9000#Contents_of_ISO_9001:2015" rel="nofollow">https://en.wikipedia.org/wiki/ISO_9000#Contents_of_ISO_9001:2015</a>.</p></div></div><div id="expander-138912222" class="expand-container"><div id="expander-control-138912222" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Legato</span></div><div id="expander-content-138912222" class="expand-content"><p>Internal engineering code name for Sympony based optimized coherency transport.</p></div></div><div id="expander-1637577825" class="expand-container"><div id="expander-control-1637577825" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">LFM</span></div><div id="expander-content-1637577825" class="expand-content"><p>Latent Fault Metric. See <a class="external-link" href="https://functionalsafetyengineer.com/intro-to-iso-26262-fault-metrics/" rel="nofollow">https://functionalsafetyengineer.com/intro-to-iso-26262-fault-metrics</a>.</p></div></div><div id="expander-1472946110" class="expand-container"><div id="expander-control-1472946110" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Link</span></div><div id="expander-content-1472946110" class="expand-content"><p>A Link is a unidirectional, point-to-point means of communication between a pair of elements in an Interconnect. It is also referred to as a &ldquo;Channel.&rdquo; A channel comprises of two unidirectional sets of wires (one set in each direction), one carrying messages and the other carrying information controlling flow of those messages (Link Level Flow Control).</p></div></div><div id="expander-306068610" class="expand-container"><div id="expander-control-306068610" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">LL-Credit / Link Layer Credit</span></div><div id="expander-content-306068610" class="expand-content"><p>LL-Credit guarantees that a FLIT will be accepted on the other side of the link. LL-Credit is hop-by-hop only.&nbsp;</p></div></div><div id="expander-940257250" class="expand-container"><div id="expander-control-940257250" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">LTM / Loosely-Timed Models</span></div><div id="expander-content-940257250" class="expand-content"><p><em>Loosely-timed models</em><span>&nbsp;have just enough timing information to run operating systems and handle multicore systems. Loosely-timed models are allowed to run ahead of the master simulation clock, which speeds simulation. They are also allowed to bypass the transaction-based block-to-block interface entirely and have direct access to areas of memory within a target function, again to accelerate simulation.</span></p></div></div><div id="expander-998096122" class="expand-container"><div id="expander-control-998096122" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Maestro</span></div><div id="expander-content-998096122" class="expand-content"><p>Software framework for all future Arteris IP products. Includes product SW and &quot;cockpit&quot;.</p></div></div><div id="expander-438129868" class="expand-container"><div id="expander-control-438129868" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Message</span></div><div id="expander-content-438129868" class="expand-content"><p>Message is the granule of information that is transferred between the Native Layer and Transport Layer. A transaction is executed via one or more messages. A message can result in one or more packets at the ATP layer.</p></div></div><div id="expander-1907572125" class="expand-container"><div id="expander-control-1907572125" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">MIG</span></div><div id="expander-content-1907572125" class="expand-content"><p>Memory Interleaving Group - a group containing 1, 2, 4, 8, or 16 DMIs.</p></div></div><div id="expander-2092114289" class="expand-container"><div id="expander-control-2092114289" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">MIGS</span></div><div id="expander-content-2092114289" class="expand-content"><p>Memory Interleaving Group Set - a set of multiple MIGs. Ncore is currently limited to two MIGS.</p></div></div><div id="expander-199788684" class="expand-container"><div id="expander-control-199788684" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">MVC</span></div><div id="expander-content-199788684" class="expand-content"><p>Model-View-Controller, the paradigm followed in most modern SW systems where the Model (data) is presented in a graphical or textual View, and can be modified with a graphics- or script-based Controller.</p></div></div><div id="expander-960457133" class="expand-container"><div id="expander-control-960457133" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">MTE</span></div><div id="expander-content-960457133" class="expand-content"><p>Memory Tagging Extensions, an ARM mechanism for identifying and preventing spatial and temporal memory access errors.</p></div></div><div id="expander-1404611875" class="expand-container"><div id="expander-control-1404611875" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">MVVM</span></div><div id="expander-content-1404611875" class="expand-content"><p>Model-View-View-Model</p></div></div><div id="expander-1468988192" class="expand-container"><div id="expander-control-1468988192" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">MVP</span></div><div id="expander-content-1468988192" class="expand-content"><p>Model-View-Presenter <em>or</em></p><p>Minimum Viable Product</p></div></div><div id="expander-978436771" class="expand-container"><div id="expander-control-978436771" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NAIU</span></div><div id="expander-content-978436771" class="expand-content"><p>A Non-coherent Agent Interface Unit is a non-coherent component that interfaces a non-coherent agent to the interconnect, specifically the non-coherent subsystem.</p></div></div><div id="expander-299274483" class="expand-container"><div id="expander-control-299274483" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Native Layer</span></div><div id="expander-content-299274483" class="expand-content"><p>Native layer is the sub-block in the ATU that interfaces with the Protocol Agent, understands the semantics of the Native Protocol and processes the transaction.</p></div></div><div id="expander-813001311" class="expand-container"><div id="expander-control-813001311" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NCAIU</span></div><div id="expander-content-813001311" class="expand-content"><p>Non-coherent Agent Interface Unit.</p></div></div><div id="expander-851367027" class="expand-container"><div id="expander-control-851367027" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NCB</span></div><div id="expander-content-851367027" class="expand-content"><p>A Non-coherent Bridge encapsulates the functionality between the coherent subsystem and a non-coherent IP.</p></div></div><div id="expander-1076884542" class="expand-container"><div id="expander-control-1076884542" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NCBU</span></div><div id="expander-content-1076884542" class="expand-content"><p>A Non-coherent Bridge Unit encapsulates the functionality of a single port between the non-coherent subsystem and the coherent subsystem is the module instantiated to support one port of an NCB.</p></div></div><div id="expander-1437474363" class="expand-container"><div id="expander-control-1437474363" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Ncore</span></div><div id="expander-content-1437474363" class="expand-content"><p>Ncore is a configurable interconnect IP product that enables the integration of heterogeneous coherent agents and legacy non-coherent agents into complex SoCs.</p></div></div><div id="expander-123348593" class="expand-container"><div id="expander-control-123348593" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Ncore3</span></div><div id="expander-content-123348593" class="expand-content"><p>Project name for Ncore CHI + ACE + CCIX and interoperabilty with multiple releases.</p></div></div><div id="expander-1352189575" class="expand-container"><div id="expander-control-1352189575" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NCTI</span></div><div id="expander-content-1352189575" class="expand-content"><p>Non-coherent Transport Interconnect only supports non-coherent access semantics.</p></div></div><div id="expander-1744293203" class="expand-container"><div id="expander-control-1744293203" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NIU</span></div><div id="expander-content-1744293203" class="expand-content"><p>Network Interface Unit</p></div></div><div id="expander-555481764" class="expand-container"><div id="expander-control-555481764" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NMIU</span></div><div id="expander-content-555481764" class="expand-content"><p>Non-coherent Memory Interface is a non-coherent component that interfaces the non-coherent subsystem to a memory agent.</p></div></div><div id="expander-658854228" class="expand-container"><div id="expander-control-658854228" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NNII</span></div><div id="expander-content-658854228" class="expand-content"><p>Non-coherent Non-memory Interface Unit is a non-coherent component that interfaces the non-coherent subsystem to a non-memory agent.</p></div></div><div id="expander-565454257" class="expand-container"><div id="expander-control-565454257" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NoC / NOC</span></div><div id="expander-content-565454257" class="expand-content"><p>Network On a Chip</p></div></div><div id="expander-535345221" class="expand-container"><div id="expander-control-535345221" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NRR</span></div><div id="expander-content-535345221" class="expand-content"><p>Each 1 MB portion of the NRS is called a Concerto Register Region (NRR).</p></div></div><div id="expander-1184833876" class="expand-container"><div id="expander-control-1184833876" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">NRS</span></div><div id="expander-content-1184833876" class="expand-content"><p>The totality of registers implemented in the units of an Ncore 3 system is located within a single aligned 2n X 1MB contiguous address region, n = 0, 1, 2, etc., of peripheral storage space. The value on n depends on the size of the Ncore system. This region is referred to as the Ncore Register Space (NRS). The NRS covers (n + 20) least significant bits of address.</p></div></div><div id="expander-2069795321" class="expand-container"><div id="expander-control-2069795321" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">OTT</span></div><div id="expander-content-2069795321" class="expand-content"><p>Outstanding Transaction Table</p></div></div><div id="expander-898334798" class="expand-container"><div id="expander-control-898334798" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">OWO</span></div><div id="expander-content-898334798" class="expand-content"><p>Ordered Write Observation - guarantees that reads will see the results of any older writes issued before the read.</p></div></div><div id="expander-411136897" class="expand-container"><div id="expander-control-411136897" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Packet</span></div><div id="expander-content-411136897" class="expand-content"><p>Packet contains the message and routing information that enables the Fabric to transfer it from its source to destination. A packet has a header (contains routing information) and payload (message).</p></div></div><div id="expander-851010239" class="expand-container"><div id="expander-control-851010239" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">PA / Protocol Agent -or- Platform Architect</span></div><div id="expander-content-851010239" class="expand-content"><p>A Protocol Agent is a source or sink of transactions and is external to the interconnect. The Protocol Agent connects to the Interconnect via an interface that uses a &ldquo;Native Protocol&rdquo; that is distinct than the one being described herein. The Agent can be coherent and/or non-coherent.</p><p>alternatively:</p><p>Platform Architect - Synopsys performance analysis and optimization tool.</p></div></div><div id="expander-420659928" class="expand-container"><div id="expander-control-420659928" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">PDD</span></div><div id="expander-content-420659928" class="expand-content"><p>Product Description Document - FlexNoC XML project database files</p></div></div><div id="expander-650537094" class="expand-container"><div id="expander-control-650537094" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Phit</span></div><div id="expander-content-650537094" class="expand-content"><p><span>&nbsp;</span>A fixed amount of information that is transferred from an initiator to a target across a physical interface. A FLIT may be made up of one or more PHITs. The method of transfer could be in a clock for a synchronous interface, by a hand shake for an asynchronous interface or with a serial packet for a serial interface.</p></div></div><div id="expander-680899494" class="expand-container"><div id="expander-control-680899494" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">PLC</span></div><div id="expander-content-680899494" class="expand-content"><p>Product Life Cycle</p></div></div><div id="expander-690319938" class="expand-container"><div id="expander-control-690319938" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">PMA</span></div><div id="expander-content-690319938" class="expand-content"><p>Power Management Agent</p></div></div><div id="expander-263813475" class="expand-container"><div id="expander-control-263813475" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">PMU</span></div><div id="expander-content-263813475" class="expand-content"><p>Power Management Unit</p></div></div><div id="expander-358351788" class="expand-container"><div id="expander-control-358351788" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">POC</span></div><div id="expander-content-358351788" class="expand-content"><p>Point of Coherency</p></div></div><div id="expander-1461571183" class="expand-container"><div id="expander-control-1461571183" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">POR</span></div><div id="expander-content-1461571183" class="expand-content"><p>Plan of Record</p></div></div><div id="expander-1068120373" class="expand-container"><div id="expander-control-1068120373" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">POS</span></div><div id="expander-content-1068120373" class="expand-content"><p>Point of Serialization</p></div></div><div id="expander-579671002" class="expand-container"><div id="expander-control-579671002" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Presto</span></div><div id="expander-content-579671002" class="expand-content"><p>Internal engineering code name for first noncoherent interconnect product based on Symphony.</p></div></div><div id="expander-1977573960" class="expand-container"><div id="expander-control-1977573960" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">PV / Programmer's View</span></div><div id="expander-content-1977573960" class="expand-content"><p>Programmer's view (PV) is a TLM model which provides a fast but time-inaccurate hardware model for software developers.</p></div></div><div id="expander-1962503079" class="expand-container"><div id="expander-control-1962503079" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Q Channel</span></div><div id="expander-content-1962503079" class="expand-content"><p><span class="legacy-color-text-default">The Q-channel interfaces enable communication to an external power controller.</span></p></div></div><div id="expander-1642886032" class="expand-container"><div id="expander-control-1642886032" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">QoS</span></div><div id="expander-content-1642886032" class="expand-content"><p>Quality of Service</p></div></div><div id="expander-566120166" class="expand-container"><div id="expander-control-566120166" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">QVN</span></div><div id="expander-content-566120166" class="expand-content"><p>QoS Virtual Network - see <a class="external-link" href="http://infocenter.arm.com/help/topic/com.arm.doc.dsu0027a/ch02s01s01.html" rel="nofollow">http://infocenter.arm.com/help/topic/com.arm.doc.dsu0027a/ch02s01s01.html</a></p></div></div><div id="expander-912695558" class="expand-container"><div id="expander-control-912695558" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">RX</span></div><div id="expander-content-912695558" class="expand-content"><p>Receive</p></div></div><div id="expander-1593721094" class="expand-container"><div id="expander-control-1593721094" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">SAM</span></div><div id="expander-content-1593721094" class="expand-content"><p>System Address Map</p></div></div><div id="expander-1421841573" class="expand-container"><div id="expander-control-1421841573" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">SEooC</span></div><div id="expander-content-1421841573" class="expand-content"><p>Safety Element out of Context. See&nbsp;<a class="external-link" href="https://www.functionalsafetyfirst.com/2020/10/seooc-for-dummies.html" rel="nofollow">https://www.functionalsafetyfirst.com/2020/10/seooc-for-dummies.html</a>.</p></div></div><div id="expander-126641435" class="expand-container"><div id="expander-control-126641435" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">SFI</span></div><div id="expander-content-126641435" class="expand-content"><p>The SFI Socket is used as a lightweight interface to enable high-performance cache-line oriented protocols to be implemented outside of FlexNoc, while still leveraging FlexNoc as a transport mechanism.</p></div></div><div id="expander-1990054059" class="expand-container"><div id="expander-control-1990054059" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">SIL</span></div><div id="expander-content-1990054059" class="expand-content"><p>Safety Integrity Level, the basis for ASIL. See&nbsp;<a class="external-link" href="https://en.wikipedia.org/wiki/Safety_integrity_level" rel="nofollow">https://en.wikipedia.org/wiki/Safety_integrity_level</a>.</p></div></div><div id="expander-1389089617" class="expand-container"><div id="expander-control-1389089617" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Snoop Filter</span></div><div id="expander-content-1389089617" class="expand-content"><p>Snooping is a process where the individual caches monitor address lines for accesses to memory locations that they have cached. See <a class="external-link" href="https://en.wikipedia.org/wiki/Cache_coherence" rel="nofollow">https://en.wikipedia.org/wiki/Cache_coherence</a></p></div></div><div id="expander-513208994" class="expand-container"><div id="expander-control-513208994" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">SoC / SOC</span></div><div id="expander-content-513208994" class="expand-content"><p>System on a Chip</p></div></div><div id="expander-1382724656" class="expand-container"><div id="expander-control-1382724656" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">SPFM</span></div><div id="expander-content-1382724656" class="expand-content"><p>Single Point Fault Metric. See <a class="external-link" href="https://functionalsafetyengineer.com/intro-to-iso-26262-fault-metrics/" rel="nofollow">https://functionalsafetyengineer.com/intro-to-iso-26262-fault-metrics</a>.</p></div></div><div id="expander-1370924558" class="expand-container"><div id="expander-control-1370924558" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">SVN</span></div><div id="expander-content-1370924558" class="expand-content"><p>Symphony Virtual Network</p></div></div><div id="expander-922566867" class="expand-container"><div id="expander-control-922566867" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Swim-lane</span></div><div id="expander-content-922566867" class="expand-content"><p>All the planning based activites for a particular discipline in support of the top-level.</p></div></div><div id="expander-1842887487" class="expand-container"><div id="expander-control-1842887487" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TACHL</span></div><div id="expander-content-1842887487" class="expand-content"><p>The Templated Arteris Configurable Hardware Language, an evolution of ACHL.</p></div></div><div id="expander-1297935319" class="expand-container"><div id="expander-control-1297935319" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Target</span></div><div id="expander-content-1297935319" class="expand-content"><p>A component that is the target of a transaction. The Target receives a request and issues a response.&nbsp;</p></div></div><div id="expander-2114319080" class="expand-container"><div id="expander-control-2114319080" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TI</span></div><div id="expander-content-2114319080" class="expand-content"><p>Transport Interconnect</p></div></div><div id="expander-1366430710" class="expand-container"><div id="expander-control-1366430710" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TI-ATU</span></div><div id="expander-content-1366430710" class="expand-content"><p>Target/Initiator AIU. Used as a bridge between two different Symphony NOCs.</p></div></div><div id="expander-217067565" class="expand-container"><div id="expander-control-217067565" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Timebox</span></div><div id="expander-content-217067565" class="expand-content"><p>Planning increment to place critical deliverables working backwards from release.</p></div></div><div id="expander-332579709" class="expand-container"><div id="expander-control-332579709" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TLA</span></div><div id="expander-content-332579709" class="expand-content"><p>A Three-Letter Acronym, an essential part of the engineering process throughout the known world.</p></div></div><div id="expander-1329587563" class="expand-container"><div id="expander-control-1329587563" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TLB</span></div><div id="expander-content-1329587563" class="expand-content"><p>Translation Look-aside Buffer: cache of MMU page tables in memory.</p></div></div><div id="expander-612834562" class="expand-container"><div id="expander-control-612834562" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TLM / Transaction-Level Modeling</span></div><div id="expander-content-612834562" class="expand-content"><p><span>Transaction-level modeling (TLM) is a technique for describing a system by using function calls that define a set of transactions over a set of channels. <span>TLM descriptions can be more abstract, and therefore simulate more quickly than the register-transfer level (RTL) descriptions more traditionally used as a starting point for IC implementations.</span></span></p><p><span>&nbsp;</span>See also FV / Functional View, AV / Architect's View, PV / Programmer's View, and VV / Verification View</p></div></div><div id="expander-791325336" class="expand-container"><div id="expander-control-791325336" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TMR</span></div><div id="expander-content-791325336" class="expand-content"><p>Triple Modular Redundancy - see <a class="external-link" href="https://en.wikipedia.org/wiki/Triple_modular_redundancy" rel="nofollow">https://en.wikipedia.org/wiki/Triple_modular_redundancy</a></p></div></div><div id="expander-510408973" class="expand-container"><div id="expander-control-510408973" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Transport Layer</span></div><div id="expander-content-510408973" class="expand-content"><p>A layer which provides end to end flow control for the transfer of information between and initiator and a target.</p></div></div><div id="expander-1969492282" class="expand-container"><div id="expander-control-1969492282" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Transaction</span></div><div id="expander-content-1969492282" class="expand-content"><p>Defines the granule of information exchange at the protocol layer between two Protocol Agents.</p><ul><li>Request</li><li>Response</li><li>Transfer (AXI Streaming interface definition for information transfer defined by the TVALID and TREADY handshake)</li><li>&hellip;..</li></ul></div></div><div id="expander-238572778" class="expand-container"><div id="expander-control-238572778" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">TX</span></div><div id="expander-content-238572778" class="expand-content"><p>Transmit</p></div></div><div id="expander-1617881109" class="expand-container"><div id="expander-control-1617881109" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">UVM</span></div><div id="expander-content-1617881109" class="expand-content"><p>Universal Verification Methodology (see Wikipedia)</p></div></div><div id="expander-170874613" class="expand-container"><div id="expander-control-170874613" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">Upstream</span></div><div id="expander-content-170874613" class="expand-content"><p>Upstream is defined in the terms of the flow of Req/data. For example, the Initiator ATU is upstream from the Target ATU. The definition of upstream is not limited to only Symphony elements but also to modules with each element.</p></div></div><div id="expander-596262641" class="expand-container"><div id="expander-control-596262641" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">V-Model</span></div><div id="expander-content-596262641" class="expand-content"><p>&nbsp;<span data-colorid="ds5ijhgy36">The&nbsp;</span><strong>V-model</strong><span data-colorid="byijbbr4l9">&nbsp;is a graphical representation of a&nbsp;</span><a class="external-link" href="https://en.wikipedia.org/wiki/Systems_development_lifecycle" rel="nofollow" title="Systems development lifecycle">systems development lifecycle</a><span data-colorid="ytz76f2bmf">. See <a class="external-link" href="https://en.wikipedia.org/wiki/V-Model" rel="nofollow">https://en.wikipedia.org/wiki/V-Model</a>.</span></p></div></div><div id="expander-1246021433" class="expand-container"><div id="expander-control-1246021433" class="expand-control"><span class="expand-control-icon"><img style="vertical-align:middle;" class="expand-control-image" src="https://arterisip.atlassian.net/wiki/images/icons/grey_arrow_down.png" /></span><span class="expand-control-text">VV / Verification View</span></div><div id="expander-content-1246021433" class="expand-content"><p>The Verification View (VV) is a TLM model also referred to as a cycle-accurate model. See <a class="external-link" href="https://en.wikipedia.org/wiki/V-Model" rel="nofollow">https://en.wikipedia.org/wiki/V-Model</a>.</p></div></div>