library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 10
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic_vector (2 downto 0);
begin
  o <= n3250_o;
  -- vhdl_source/peres.vhdl:13:17
  n3241_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3242_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3243_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3244_o <= n3242_o xor n3243_o;
  -- vhdl_source/peres.vhdl:15:17
  n3245_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3246_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3247_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3248_o <= n3246_o and n3247_o;
  -- vhdl_source/peres.vhdl:15:21
  n3249_o <= n3245_o xor n3248_o;
  n3250_o <= n3241_o & n3244_o & n3249_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2737 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2745 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2753 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2761 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2769 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2777 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2785 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2793 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2801 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2813 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2821 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2829 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2837 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2845 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2853 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2861 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2869 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (1 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic_vector (1 downto 0);
  signal n2879_o : std_logic;
  signal n2880_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2881 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic_vector (1 downto 0);
  signal n2890_o : std_logic;
  signal n2891_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2892 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic_vector (1 downto 0);
  signal n2901_o : std_logic;
  signal n2902_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2903 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic_vector (1 downto 0);
  signal n2912_o : std_logic;
  signal n2913_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2914 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic_vector (1 downto 0);
  signal n2923_o : std_logic;
  signal n2924_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2925 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic_vector (1 downto 0);
  signal n2934_o : std_logic;
  signal n2935_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2936 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic_vector (1 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2947 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic_vector (1 downto 0);
  signal n2956_o : std_logic;
  signal n2957_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2958 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic_vector (1 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2969 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2980 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (1 downto 0);
  signal n2988_o : std_logic;
  signal n2989_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2990 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic_vector (1 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3001 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic_vector (1 downto 0);
  signal n3010_o : std_logic;
  signal n3011_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3012 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic_vector (1 downto 0);
  signal n3021_o : std_logic;
  signal n3022_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3023 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic_vector (1 downto 0);
  signal n3032_o : std_logic;
  signal n3033_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3034 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3045 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3056 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3067 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic_vector (1 downto 0);
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3078 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (1 downto 0);
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3089 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3097 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3105 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3113 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3121 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3129 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3137 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3145 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3157 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3165 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3173 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3181 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3189 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3197 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3205 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3213 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3221 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic_vector (9 downto 0);
  signal n3227_o : std_logic_vector (9 downto 0);
  signal n3228_o : std_logic_vector (9 downto 0);
  signal n3229_o : std_logic_vector (9 downto 0);
  signal n3230_o : std_logic_vector (9 downto 0);
  signal n3231_o : std_logic_vector (9 downto 0);
  signal n3232_o : std_logic_vector (9 downto 0);
  signal n3233_o : std_logic_vector (9 downto 0);
  signal n3234_o : std_logic_vector (9 downto 0);
  signal n3235_o : std_logic_vector (9 downto 0);
  signal n3236_o : std_logic_vector (9 downto 0);
  signal n3237_o : std_logic_vector (9 downto 0);
  signal n3238_o : std_logic_vector (9 downto 0);
  signal n3239_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3226_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3227_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3228_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3229_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3230_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3231_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3232_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3233_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3234_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3235_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3236_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3237_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3238_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3239_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2734_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2735_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2736_o <= n2734_o & n2735_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2737 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2736_o,
    o => gen1_n1_cnot1_j_o);
  n2740_o <= gen1_n1_cnot1_j_n2737 (1);
  n2741_o <= gen1_n1_cnot1_j_n2737 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2742_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2743_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2744_o <= n2742_o & n2743_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2745 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2744_o,
    o => gen1_n2_cnot1_j_o);
  n2748_o <= gen1_n2_cnot1_j_n2745 (1);
  n2749_o <= gen1_n2_cnot1_j_n2745 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2750_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2751_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2752_o <= n2750_o & n2751_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2753 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2752_o,
    o => gen1_n3_cnot1_j_o);
  n2756_o <= gen1_n3_cnot1_j_n2753 (1);
  n2757_o <= gen1_n3_cnot1_j_n2753 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2758_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2759_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2760_o <= n2758_o & n2759_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2761 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2760_o,
    o => gen1_n4_cnot1_j_o);
  n2764_o <= gen1_n4_cnot1_j_n2761 (1);
  n2765_o <= gen1_n4_cnot1_j_n2761 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2766_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2767_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2768_o <= n2766_o & n2767_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2769 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2768_o,
    o => gen1_n5_cnot1_j_o);
  n2772_o <= gen1_n5_cnot1_j_n2769 (1);
  n2773_o <= gen1_n5_cnot1_j_n2769 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2774_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2775_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2776_o <= n2774_o & n2775_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2777 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2776_o,
    o => gen1_n6_cnot1_j_o);
  n2780_o <= gen1_n6_cnot1_j_n2777 (1);
  n2781_o <= gen1_n6_cnot1_j_n2777 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2782_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2783_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2784_o <= n2782_o & n2783_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2785 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2784_o,
    o => gen1_n7_cnot1_j_o);
  n2788_o <= gen1_n7_cnot1_j_n2785 (1);
  n2789_o <= gen1_n7_cnot1_j_n2785 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2790_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2791_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2792_o <= n2790_o & n2791_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2793 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2792_o,
    o => gen1_n8_cnot1_j_o);
  n2796_o <= gen1_n8_cnot1_j_n2793 (1);
  n2797_o <= gen1_n8_cnot1_j_n2793 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2798_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2799_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2800_o <= n2798_o & n2799_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2801 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2800_o,
    o => gen1_n9_cnot1_j_o);
  n2804_o <= gen1_n9_cnot1_j_n2801 (1);
  n2805_o <= gen1_n9_cnot1_j_n2801 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2806_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2807_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2808_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2809_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2810_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2811_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2812_o <= n2810_o & n2811_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2813 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2812_o,
    o => gen2_n9_cnot2_j_o);
  n2816_o <= gen2_n9_cnot2_j_n2813 (1);
  n2817_o <= gen2_n9_cnot2_j_n2813 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2818_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2819_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2820_o <= n2818_o & n2819_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2821 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2820_o,
    o => gen2_n8_cnot2_j_o);
  n2824_o <= gen2_n8_cnot2_j_n2821 (1);
  n2825_o <= gen2_n8_cnot2_j_n2821 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2826_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2827_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2828_o <= n2826_o & n2827_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2829 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2828_o,
    o => gen2_n7_cnot2_j_o);
  n2832_o <= gen2_n7_cnot2_j_n2829 (1);
  n2833_o <= gen2_n7_cnot2_j_n2829 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2834_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2835_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2836_o <= n2834_o & n2835_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2837 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2836_o,
    o => gen2_n6_cnot2_j_o);
  n2840_o <= gen2_n6_cnot2_j_n2837 (1);
  n2841_o <= gen2_n6_cnot2_j_n2837 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2842_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2843_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2844_o <= n2842_o & n2843_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2845 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2844_o,
    o => gen2_n5_cnot2_j_o);
  n2848_o <= gen2_n5_cnot2_j_n2845 (1);
  n2849_o <= gen2_n5_cnot2_j_n2845 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2850_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2851_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2852_o <= n2850_o & n2851_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2853 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2852_o,
    o => gen2_n4_cnot2_j_o);
  n2856_o <= gen2_n4_cnot2_j_n2853 (1);
  n2857_o <= gen2_n4_cnot2_j_n2853 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2858_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2859_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2860_o <= n2858_o & n2859_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2861 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2860_o,
    o => gen2_n3_cnot2_j_o);
  n2864_o <= gen2_n3_cnot2_j_n2861 (1);
  n2865_o <= gen2_n3_cnot2_j_n2861 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2866_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2867_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2868_o <= n2866_o & n2867_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2869 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2868_o,
    o => gen2_n2_cnot2_j_o);
  n2872_o <= gen2_n2_cnot2_j_n2869 (1);
  n2873_o <= gen2_n2_cnot2_j_n2869 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2874_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2875_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2876_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2877_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2878_o <= n2876_o & n2877_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2879_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2880_o <= n2878_o & n2879_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2881 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2880_o,
    o => gen3_n1_ccnot3_j_o);
  n2884_o <= gen3_n1_ccnot3_j_n2881 (2);
  n2885_o <= gen3_n1_ccnot3_j_n2881 (1);
  n2886_o <= gen3_n1_ccnot3_j_n2881 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2887_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2888_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2889_o <= n2887_o & n2888_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2890_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2891_o <= n2889_o & n2890_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2892 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2891_o,
    o => gen3_n2_ccnot3_j_o);
  n2895_o <= gen3_n2_ccnot3_j_n2892 (2);
  n2896_o <= gen3_n2_ccnot3_j_n2892 (1);
  n2897_o <= gen3_n2_ccnot3_j_n2892 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2898_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2899_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2900_o <= n2898_o & n2899_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2901_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2902_o <= n2900_o & n2901_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2903 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2902_o,
    o => gen3_n3_ccnot3_j_o);
  n2906_o <= gen3_n3_ccnot3_j_n2903 (2);
  n2907_o <= gen3_n3_ccnot3_j_n2903 (1);
  n2908_o <= gen3_n3_ccnot3_j_n2903 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2909_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2910_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2911_o <= n2909_o & n2910_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2912_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2913_o <= n2911_o & n2912_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2914 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2913_o,
    o => gen3_n4_ccnot3_j_o);
  n2917_o <= gen3_n4_ccnot3_j_n2914 (2);
  n2918_o <= gen3_n4_ccnot3_j_n2914 (1);
  n2919_o <= gen3_n4_ccnot3_j_n2914 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2920_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2921_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2922_o <= n2920_o & n2921_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2923_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2924_o <= n2922_o & n2923_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2925 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2924_o,
    o => gen3_n5_ccnot3_j_o);
  n2928_o <= gen3_n5_ccnot3_j_n2925 (2);
  n2929_o <= gen3_n5_ccnot3_j_n2925 (1);
  n2930_o <= gen3_n5_ccnot3_j_n2925 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2931_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2932_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2933_o <= n2931_o & n2932_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2934_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2935_o <= n2933_o & n2934_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2936 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2935_o,
    o => gen3_n6_ccnot3_j_o);
  n2939_o <= gen3_n6_ccnot3_j_n2936 (2);
  n2940_o <= gen3_n6_ccnot3_j_n2936 (1);
  n2941_o <= gen3_n6_ccnot3_j_n2936 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2942_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2943_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2944_o <= n2942_o & n2943_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2945_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2946_o <= n2944_o & n2945_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2947 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2946_o,
    o => gen3_n7_ccnot3_j_o);
  n2950_o <= gen3_n7_ccnot3_j_n2947 (2);
  n2951_o <= gen3_n7_ccnot3_j_n2947 (1);
  n2952_o <= gen3_n7_ccnot3_j_n2947 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2953_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2954_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2955_o <= n2953_o & n2954_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2956_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2957_o <= n2955_o & n2956_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2958 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2957_o,
    o => gen3_n8_ccnot3_j_o);
  n2961_o <= gen3_n8_ccnot3_j_n2958 (2);
  n2962_o <= gen3_n8_ccnot3_j_n2958 (1);
  n2963_o <= gen3_n8_ccnot3_j_n2958 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2964_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2965_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2966_o <= n2964_o & n2965_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2967_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2968_o <= n2966_o & n2967_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2969 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2968_o,
    o => gen3_n9_ccnot3_j_o);
  n2972_o <= gen3_n9_ccnot3_j_n2969 (2);
  n2973_o <= gen3_n9_ccnot3_j_n2969 (1);
  n2974_o <= gen3_n9_ccnot3_j_n2969 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2975_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2976_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2977_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2978_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2979_o <= n2977_o & n2978_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2980 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2979_o,
    o => cnot_4_o);
  n2983_o <= cnot_4_n2980 (1);
  n2984_o <= cnot_4_n2980 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2985_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2986_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2987_o <= n2985_o & n2986_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2988_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2989_o <= n2987_o & n2988_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2990 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2989_o,
    o => gen4_n8_peres4_j_o);
  n2993_o <= gen4_n8_peres4_j_n2990 (2);
  n2994_o <= gen4_n8_peres4_j_n2990 (1);
  n2995_o <= gen4_n8_peres4_j_n2990 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2996_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2997_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2998_o <= n2996_o & n2997_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2999_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3000_o <= n2998_o & n2999_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3001 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3000_o,
    o => gen4_n7_peres4_j_o);
  n3004_o <= gen4_n7_peres4_j_n3001 (2);
  n3005_o <= gen4_n7_peres4_j_n3001 (1);
  n3006_o <= gen4_n7_peres4_j_n3001 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3007_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3008_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3009_o <= n3007_o & n3008_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3010_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3011_o <= n3009_o & n3010_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3012 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3011_o,
    o => gen4_n6_peres4_j_o);
  n3015_o <= gen4_n6_peres4_j_n3012 (2);
  n3016_o <= gen4_n6_peres4_j_n3012 (1);
  n3017_o <= gen4_n6_peres4_j_n3012 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3018_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3019_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3020_o <= n3018_o & n3019_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3021_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3022_o <= n3020_o & n3021_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3023 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3022_o,
    o => gen4_n5_peres4_j_o);
  n3026_o <= gen4_n5_peres4_j_n3023 (2);
  n3027_o <= gen4_n5_peres4_j_n3023 (1);
  n3028_o <= gen4_n5_peres4_j_n3023 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3029_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3030_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3031_o <= n3029_o & n3030_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3032_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3033_o <= n3031_o & n3032_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3034 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3033_o,
    o => gen4_n4_peres4_j_o);
  n3037_o <= gen4_n4_peres4_j_n3034 (2);
  n3038_o <= gen4_n4_peres4_j_n3034 (1);
  n3039_o <= gen4_n4_peres4_j_n3034 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3040_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3041_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3042_o <= n3040_o & n3041_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3043_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3044_o <= n3042_o & n3043_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3045 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3044_o,
    o => gen4_n3_peres4_j_o);
  n3048_o <= gen4_n3_peres4_j_n3045 (2);
  n3049_o <= gen4_n3_peres4_j_n3045 (1);
  n3050_o <= gen4_n3_peres4_j_n3045 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3051_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3052_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3054_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3055_o <= n3053_o & n3054_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3056 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3055_o,
    o => gen4_n2_peres4_j_o);
  n3059_o <= gen4_n2_peres4_j_n3056 (2);
  n3060_o <= gen4_n2_peres4_j_n3056 (1);
  n3061_o <= gen4_n2_peres4_j_n3056 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3062_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3063_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3064_o <= n3062_o & n3063_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3065_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3066_o <= n3064_o & n3065_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3067 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3066_o,
    o => gen4_n1_peres4_j_o);
  n3070_o <= gen4_n1_peres4_j_n3067 (2);
  n3071_o <= gen4_n1_peres4_j_n3067 (1);
  n3072_o <= gen4_n1_peres4_j_n3067 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3073_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3074_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3075_o <= n3073_o & n3074_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3076_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3078 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3077_o,
    o => gen4_n0_peres4_j_o);
  n3081_o <= gen4_n0_peres4_j_n3078 (2);
  n3082_o <= gen4_n0_peres4_j_n3078 (1);
  n3083_o <= gen4_n0_peres4_j_n3078 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3084_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3085_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3086_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3087_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3088_o <= n3086_o & n3087_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3089 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3088_o,
    o => gen5_n1_cnot5_j_o);
  n3092_o <= gen5_n1_cnot5_j_n3089 (1);
  n3093_o <= gen5_n1_cnot5_j_n3089 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3094_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3095_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3096_o <= n3094_o & n3095_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3097 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3096_o,
    o => gen5_n2_cnot5_j_o);
  n3100_o <= gen5_n2_cnot5_j_n3097 (1);
  n3101_o <= gen5_n2_cnot5_j_n3097 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3102_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3103_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3104_o <= n3102_o & n3103_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3105 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3104_o,
    o => gen5_n3_cnot5_j_o);
  n3108_o <= gen5_n3_cnot5_j_n3105 (1);
  n3109_o <= gen5_n3_cnot5_j_n3105 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3110_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3111_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3112_o <= n3110_o & n3111_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3113 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3112_o,
    o => gen5_n4_cnot5_j_o);
  n3116_o <= gen5_n4_cnot5_j_n3113 (1);
  n3117_o <= gen5_n4_cnot5_j_n3113 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3118_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3119_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3120_o <= n3118_o & n3119_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3121 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3120_o,
    o => gen5_n5_cnot5_j_o);
  n3124_o <= gen5_n5_cnot5_j_n3121 (1);
  n3125_o <= gen5_n5_cnot5_j_n3121 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3126_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3127_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3128_o <= n3126_o & n3127_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3129 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3128_o,
    o => gen5_n6_cnot5_j_o);
  n3132_o <= gen5_n6_cnot5_j_n3129 (1);
  n3133_o <= gen5_n6_cnot5_j_n3129 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3134_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3135_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3136_o <= n3134_o & n3135_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3137 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3136_o,
    o => gen5_n7_cnot5_j_o);
  n3140_o <= gen5_n7_cnot5_j_n3137 (1);
  n3141_o <= gen5_n7_cnot5_j_n3137 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3142_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3143_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3144_o <= n3142_o & n3143_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3145 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3144_o,
    o => gen5_n8_cnot5_j_o);
  n3148_o <= gen5_n8_cnot5_j_n3145 (1);
  n3149_o <= gen5_n8_cnot5_j_n3145 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3150_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3151_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3152_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3153_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3154_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3155_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3157 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3156_o,
    o => gen6_n1_cnot1_j_o);
  n3160_o <= gen6_n1_cnot1_j_n3157 (1);
  n3161_o <= gen6_n1_cnot1_j_n3157 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3162_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3163_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3164_o <= n3162_o & n3163_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3165 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3164_o,
    o => gen6_n2_cnot1_j_o);
  n3168_o <= gen6_n2_cnot1_j_n3165 (1);
  n3169_o <= gen6_n2_cnot1_j_n3165 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3170_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3171_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3172_o <= n3170_o & n3171_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3173 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3172_o,
    o => gen6_n3_cnot1_j_o);
  n3176_o <= gen6_n3_cnot1_j_n3173 (1);
  n3177_o <= gen6_n3_cnot1_j_n3173 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3178_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3179_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3180_o <= n3178_o & n3179_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3181 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3180_o,
    o => gen6_n4_cnot1_j_o);
  n3184_o <= gen6_n4_cnot1_j_n3181 (1);
  n3185_o <= gen6_n4_cnot1_j_n3181 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3186_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3187_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3189 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3188_o,
    o => gen6_n5_cnot1_j_o);
  n3192_o <= gen6_n5_cnot1_j_n3189 (1);
  n3193_o <= gen6_n5_cnot1_j_n3189 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3194_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3195_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3196_o <= n3194_o & n3195_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3197 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3196_o,
    o => gen6_n6_cnot1_j_o);
  n3200_o <= gen6_n6_cnot1_j_n3197 (1);
  n3201_o <= gen6_n6_cnot1_j_n3197 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3202_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3203_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3204_o <= n3202_o & n3203_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3205 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3204_o,
    o => gen6_n7_cnot1_j_o);
  n3208_o <= gen6_n7_cnot1_j_n3205 (1);
  n3209_o <= gen6_n7_cnot1_j_n3205 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3210_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3211_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3212_o <= n3210_o & n3211_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3213 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3212_o,
    o => gen6_n8_cnot1_j_o);
  n3216_o <= gen6_n8_cnot1_j_n3213 (1);
  n3217_o <= gen6_n8_cnot1_j_n3213 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3218_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3219_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3220_o <= n3218_o & n3219_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3221 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3220_o,
    o => gen6_n9_cnot1_j_o);
  n3224_o <= gen6_n9_cnot1_j_n3221 (1);
  n3225_o <= gen6_n9_cnot1_j_n3221 (0);
  n3226_o <= n2804_o & n2796_o & n2788_o & n2780_o & n2772_o & n2764_o & n2756_o & n2748_o & n2740_o & n2806_o;
  n3227_o <= n2805_o & n2797_o & n2789_o & n2781_o & n2773_o & n2765_o & n2757_o & n2749_o & n2741_o & n2807_o;
  n3228_o <= n2809_o & n2816_o & n2824_o & n2832_o & n2840_o & n2848_o & n2856_o & n2864_o & n2872_o & n2808_o;
  n3229_o <= n2817_o & n2825_o & n2833_o & n2841_o & n2849_o & n2857_o & n2865_o & n2873_o & n2874_o;
  n3230_o <= n2974_o & n2963_o & n2952_o & n2941_o & n2930_o & n2919_o & n2908_o & n2897_o & n2886_o & n2875_o;
  n3231_o <= n2975_o & n2973_o & n2962_o & n2951_o & n2940_o & n2929_o & n2918_o & n2907_o & n2896_o & n2885_o;
  n3232_o <= n2976_o & n2972_o & n2961_o & n2950_o & n2939_o & n2928_o & n2917_o & n2906_o & n2895_o & n2884_o;
  n3233_o <= n2983_o & n2993_o & n3004_o & n3015_o & n3026_o & n3037_o & n3048_o & n3059_o & n3070_o & n3081_o;
  n3234_o <= n2995_o & n3006_o & n3017_o & n3028_o & n3039_o & n3050_o & n3061_o & n3072_o & n3083_o & n3084_o;
  n3235_o <= n2984_o & n2994_o & n3005_o & n3016_o & n3027_o & n3038_o & n3049_o & n3060_o & n3071_o & n3082_o;
  n3236_o <= n3149_o & n3141_o & n3133_o & n3125_o & n3117_o & n3109_o & n3101_o & n3093_o & n3085_o;
  n3237_o <= n3151_o & n3148_o & n3140_o & n3132_o & n3124_o & n3116_o & n3108_o & n3100_o & n3092_o & n3150_o;
  n3238_o <= n3224_o & n3216_o & n3208_o & n3200_o & n3192_o & n3184_o & n3176_o & n3168_o & n3160_o & n3152_o;
  n3239_o <= n3225_o & n3217_o & n3209_o & n3201_o & n3193_o & n3185_o & n3177_o & n3169_o & n3161_o & n3153_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2725_o : std_logic_vector (1 downto 0);
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic_vector (2 downto 0);
begin
  o <= n2731_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2725_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2726_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2727_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2728_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2729_o <= n2727_o and n2728_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2730_o <= n2726_o xor n2729_o;
  n2731_o <= n2725_o & n2730_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic_vector (1 downto 0);
begin
  o <= n2723_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2719_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2720_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2721_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2722_o <= n2720_o xor n2721_o;
  n2723_o <= n2719_o & n2722_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_9 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_9;

architecture rtl of angleh_lookup_9_9 is
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic_vector (8 downto 0);
begin
  o <= n2717_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2708_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2709_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2710_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2711_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2712_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2713_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2714_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2715_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2716_o <= i (0);
  n2717_o <= n2708_o & n2709_o & n2710_o & n2711_o & n2712_o & n2713_o & n2714_o & n2715_o & n2716_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_8 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_8;

architecture rtl of angleh_lookup_9_8 is
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (8 downto 0);
begin
  o <= n2706_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2696_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2697_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2698_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2699_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2700_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2701_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2702_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2703_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2704_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2705_o <= not n2704_o;
  n2706_o <= n2696_o & n2697_o & n2698_o & n2699_o & n2700_o & n2701_o & n2702_o & n2703_o & n2705_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_7 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_7;

architecture rtl of angleh_lookup_9_7 is
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (8 downto 0);
begin
  o <= n2694_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2684_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2685_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2686_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2687_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2688_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2689_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2690_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2691_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2692_o <= not n2691_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2693_o <= i (0);
  n2694_o <= n2684_o & n2685_o & n2686_o & n2687_o & n2688_o & n2689_o & n2690_o & n2692_o & n2693_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2627 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2635 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2643 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2651 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2659 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2667 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2675 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (6 downto 0);
  signal n2682_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n2680_o;
  o <= n2681_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2682_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2624_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2625_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2626_o <= n2624_o & n2625_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2627 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2626_o,
    o => gen1_n0_cnot0_o);
  n2630_o <= gen1_n0_cnot0_n2627 (1);
  n2631_o <= gen1_n0_cnot0_n2627 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2632_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2633_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2634_o <= n2632_o & n2633_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2635 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2634_o,
    o => gen1_n1_cnot0_o);
  n2638_o <= gen1_n1_cnot0_n2635 (1);
  n2639_o <= gen1_n1_cnot0_n2635 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2640_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2641_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2642_o <= n2640_o & n2641_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2643 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2642_o,
    o => gen1_n2_cnot0_o);
  n2646_o <= gen1_n2_cnot0_n2643 (1);
  n2647_o <= gen1_n2_cnot0_n2643 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2648_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2649_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2650_o <= n2648_o & n2649_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2651 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2650_o,
    o => gen1_n3_cnot0_o);
  n2654_o <= gen1_n3_cnot0_n2651 (1);
  n2655_o <= gen1_n3_cnot0_n2651 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2656_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2657_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2658_o <= n2656_o & n2657_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2659 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2658_o,
    o => gen1_n4_cnot0_o);
  n2662_o <= gen1_n4_cnot0_n2659 (1);
  n2663_o <= gen1_n4_cnot0_n2659 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2664_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2665_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2666_o <= n2664_o & n2665_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2667 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2666_o,
    o => gen1_n5_cnot0_o);
  n2670_o <= gen1_n5_cnot0_n2667 (1);
  n2671_o <= gen1_n5_cnot0_n2667 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2672_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2673_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2674_o <= n2672_o & n2673_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2675 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2674_o,
    o => gen1_n6_cnot0_o);
  n2678_o <= gen1_n6_cnot0_n2675 (1);
  n2679_o <= gen1_n6_cnot0_n2675 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2680_o <= ctrl_prop (7);
  n2681_o <= n2679_o & n2671_o & n2663_o & n2655_o & n2647_o & n2639_o & n2631_o;
  n2682_o <= n2678_o & n2670_o & n2662_o & n2654_o & n2646_o & n2638_o & n2630_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_6 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_6;

architecture rtl of angleh_lookup_9_6 is
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (8 downto 0);
begin
  o <= n2621_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2611_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2612_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2613_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2614_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2615_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2616_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2617_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2618_o <= not n2617_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2619_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2620_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2621_o <= n2611_o & n2612_o & n2613_o & n2614_o & n2615_o & n2616_o & n2618_o & n2619_o & n2620_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2562 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2570 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2578 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2586 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2594 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2602 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic_vector (5 downto 0);
  signal n2609_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n2607_o;
  o <= n2608_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2609_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2559_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2560_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2561_o <= n2559_o & n2560_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2562 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2561_o,
    o => gen1_n0_cnot0_o);
  n2565_o <= gen1_n0_cnot0_n2562 (1);
  n2566_o <= gen1_n0_cnot0_n2562 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2567_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2568_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2569_o <= n2567_o & n2568_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2570 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2569_o,
    o => gen1_n1_cnot0_o);
  n2573_o <= gen1_n1_cnot0_n2570 (1);
  n2574_o <= gen1_n1_cnot0_n2570 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2575_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2576_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2577_o <= n2575_o & n2576_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2578 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2577_o,
    o => gen1_n2_cnot0_o);
  n2581_o <= gen1_n2_cnot0_n2578 (1);
  n2582_o <= gen1_n2_cnot0_n2578 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2583_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2584_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2585_o <= n2583_o & n2584_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2586 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2585_o,
    o => gen1_n3_cnot0_o);
  n2589_o <= gen1_n3_cnot0_n2586 (1);
  n2590_o <= gen1_n3_cnot0_n2586 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2591_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2592_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2593_o <= n2591_o & n2592_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2594 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2593_o,
    o => gen1_n4_cnot0_o);
  n2597_o <= gen1_n4_cnot0_n2594 (1);
  n2598_o <= gen1_n4_cnot0_n2594 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2599_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2600_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2601_o <= n2599_o & n2600_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2602 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2601_o,
    o => gen1_n5_cnot0_o);
  n2605_o <= gen1_n5_cnot0_n2602 (1);
  n2606_o <= gen1_n5_cnot0_n2602 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2607_o <= ctrl_prop (6);
  n2608_o <= n2606_o & n2598_o & n2590_o & n2582_o & n2574_o & n2566_o;
  n2609_o <= n2605_o & n2597_o & n2589_o & n2581_o & n2573_o & n2565_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_5 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_5;

architecture rtl of angleh_lookup_9_5 is
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic_vector (8 downto 0);
begin
  o <= n2556_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2546_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2547_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2548_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2549_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2550_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2551_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2552_o <= not n2551_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2553_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2554_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2555_o <= i (0);
  n2556_o <= n2546_o & n2547_o & n2548_o & n2549_o & n2550_o & n2552_o & n2553_o & n2554_o & n2555_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2505 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2513 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2521 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2529 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2537 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (4 downto 0);
  signal n2544_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2542_o;
  o <= n2543_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2544_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2502_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2503_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2504_o <= n2502_o & n2503_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2505 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2504_o,
    o => gen1_n0_cnot0_o);
  n2508_o <= gen1_n0_cnot0_n2505 (1);
  n2509_o <= gen1_n0_cnot0_n2505 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2510_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2511_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2512_o <= n2510_o & n2511_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2513 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2512_o,
    o => gen1_n1_cnot0_o);
  n2516_o <= gen1_n1_cnot0_n2513 (1);
  n2517_o <= gen1_n1_cnot0_n2513 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2518_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2519_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2520_o <= n2518_o & n2519_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2521 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2520_o,
    o => gen1_n2_cnot0_o);
  n2524_o <= gen1_n2_cnot0_n2521 (1);
  n2525_o <= gen1_n2_cnot0_n2521 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2526_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2527_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2528_o <= n2526_o & n2527_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2529 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2528_o,
    o => gen1_n3_cnot0_o);
  n2532_o <= gen1_n3_cnot0_n2529 (1);
  n2533_o <= gen1_n3_cnot0_n2529 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2534_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2535_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2536_o <= n2534_o & n2535_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2537 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2536_o,
    o => gen1_n4_cnot0_o);
  n2540_o <= gen1_n4_cnot0_n2537 (1);
  n2541_o <= gen1_n4_cnot0_n2537 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2542_o <= ctrl_prop (5);
  n2543_o <= n2541_o & n2533_o & n2525_o & n2517_o & n2509_o;
  n2544_o <= n2540_o & n2532_o & n2524_o & n2516_o & n2508_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_4;

architecture rtl of angleh_lookup_9_4 is
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic_vector (8 downto 0);
begin
  o <= n2499_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2489_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2490_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2491_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2492_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2493_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2494_o <= not n2493_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2495_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2496_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2497_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2498_o <= i (0);
  n2499_o <= n2489_o & n2490_o & n2491_o & n2492_o & n2494_o & n2495_o & n2496_o & n2497_o & n2498_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2456 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2464 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2472 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2480 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic_vector (3 downto 0);
  signal n2487_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2485_o;
  o <= n2486_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2487_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2453_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2454_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2456 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2455_o,
    o => gen1_n0_cnot0_o);
  n2459_o <= gen1_n0_cnot0_n2456 (1);
  n2460_o <= gen1_n0_cnot0_n2456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2461_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2462_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2464 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2463_o,
    o => gen1_n1_cnot0_o);
  n2467_o <= gen1_n1_cnot0_n2464 (1);
  n2468_o <= gen1_n1_cnot0_n2464 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2469_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2470_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2472 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2471_o,
    o => gen1_n2_cnot0_o);
  n2475_o <= gen1_n2_cnot0_n2472 (1);
  n2476_o <= gen1_n2_cnot0_n2472 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2477_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2478_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2479_o <= n2477_o & n2478_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2480 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2479_o,
    o => gen1_n3_cnot0_o);
  n2483_o <= gen1_n3_cnot0_n2480 (1);
  n2484_o <= gen1_n3_cnot0_n2480 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2485_o <= ctrl_prop (4);
  n2486_o <= n2484_o & n2476_o & n2468_o & n2460_o;
  n2487_o <= n2483_o & n2475_o & n2467_o & n2459_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic_vector (8 downto 0);
begin
  o <= n2450_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2440_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2441_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2442_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2443_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2444_o <= not n2443_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2445_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2446_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2447_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2448_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2449_o <= i (0);
  n2450_o <= n2440_o & n2441_o & n2442_o & n2444_o & n2445_o & n2446_o & n2447_o & n2448_o & n2449_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2415 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2423 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2431 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (2 downto 0);
  signal n2438_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2436_o;
  o <= n2437_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2438_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2412_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2413_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2414_o <= n2412_o & n2413_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2415 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2414_o,
    o => gen1_n0_cnot0_o);
  n2418_o <= gen1_n0_cnot0_n2415 (1);
  n2419_o <= gen1_n0_cnot0_n2415 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2420_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2421_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2422_o <= n2420_o & n2421_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2423 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2422_o,
    o => gen1_n1_cnot0_o);
  n2426_o <= gen1_n1_cnot0_n2423 (1);
  n2427_o <= gen1_n1_cnot0_n2423 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2428_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2429_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2430_o <= n2428_o & n2429_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2431 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2430_o,
    o => gen1_n2_cnot0_o);
  n2434_o <= gen1_n2_cnot0_n2431 (1);
  n2435_o <= gen1_n2_cnot0_n2431 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2436_o <= ctrl_prop (3);
  n2437_o <= n2435_o & n2427_o & n2419_o;
  n2438_o <= n2434_o & n2426_o & n2418_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (8 downto 0);
begin
  o <= n2409_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2398_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2399_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2400_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2401_o <= not n2400_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2402_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2403_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2404_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2405_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2406_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2407_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2408_o <= not n2407_o;
  n2409_o <= n2398_o & n2399_o & n2401_o & n2402_o & n2403_o & n2404_o & n2405_o & n2406_o & n2408_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2381 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2389 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic_vector (1 downto 0);
  signal n2396_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2394_o;
  o <= n2395_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2396_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2378_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2379_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2380_o <= n2378_o & n2379_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2381 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2380_o,
    o => gen1_n0_cnot0_o);
  n2384_o <= gen1_n0_cnot0_n2381 (1);
  n2385_o <= gen1_n0_cnot0_n2381 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2386_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2387_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2388_o <= n2386_o & n2387_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2389 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2388_o,
    o => gen1_n1_cnot0_o);
  n2392_o <= gen1_n1_cnot0_n2389 (1);
  n2393_o <= gen1_n1_cnot0_n2389 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2394_o <= ctrl_prop (2);
  n2395_o <= n2393_o & n2385_o;
  n2396_o <= n2392_o & n2384_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic_vector (8 downto 0);
begin
  o <= n2375_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2363_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2364_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2365_o <= not n2364_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2366_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2367_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2368_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2369_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2370_o <= not n2369_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2371_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2372_o <= not n2371_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2373_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2374_o <= i (0);
  n2375_o <= n2363_o & n2365_o & n2366_o & n2367_o & n2368_o & n2370_o & n2372_o & n2373_o & n2374_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2298 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2306 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2314 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2322 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2330 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2338 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2346 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2354 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic_vector (7 downto 0);
  signal n2361_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n2359_o;
  o <= n2360_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2361_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2295_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2296_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2298 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2297_o,
    o => gen1_n0_cnot0_o);
  n2301_o <= gen1_n0_cnot0_n2298 (1);
  n2302_o <= gen1_n0_cnot0_n2298 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2303_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2304_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2306 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2305_o,
    o => gen1_n1_cnot0_o);
  n2309_o <= gen1_n1_cnot0_n2306 (1);
  n2310_o <= gen1_n1_cnot0_n2306 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2311_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2312_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2314 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2313_o,
    o => gen1_n2_cnot0_o);
  n2317_o <= gen1_n2_cnot0_n2314 (1);
  n2318_o <= gen1_n2_cnot0_n2314 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2319_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2320_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2322 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2321_o,
    o => gen1_n3_cnot0_o);
  n2325_o <= gen1_n3_cnot0_n2322 (1);
  n2326_o <= gen1_n3_cnot0_n2322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2327_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2328_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2330 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2329_o,
    o => gen1_n4_cnot0_o);
  n2333_o <= gen1_n4_cnot0_n2330 (1);
  n2334_o <= gen1_n4_cnot0_n2330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2335_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2336_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2338 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2337_o,
    o => gen1_n5_cnot0_o);
  n2341_o <= gen1_n5_cnot0_n2338 (1);
  n2342_o <= gen1_n5_cnot0_n2338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2343_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2344_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2346 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2345_o,
    o => gen1_n6_cnot0_o);
  n2349_o <= gen1_n6_cnot0_n2346 (1);
  n2350_o <= gen1_n6_cnot0_n2346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2351_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2352_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2353_o <= n2351_o & n2352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2354 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2353_o,
    o => gen1_n7_cnot0_o);
  n2357_o <= gen1_n7_cnot0_n2354 (1);
  n2358_o <= gen1_n7_cnot0_n2354 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2359_o <= ctrl_prop (8);
  n2360_o <= n2358_o & n2350_o & n2342_o & n2334_o & n2326_o & n2318_o & n2310_o & n2302_o;
  n2361_o <= n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2221 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2229 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2237 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2245 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2253 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2261 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2269 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2277 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2285 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic_vector (8 downto 0);
  signal n2292_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n2290_o;
  o <= n2291_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2292_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2218_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2219_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2221 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2220_o,
    o => gen1_n0_cnot0_o);
  n2224_o <= gen1_n0_cnot0_n2221 (1);
  n2225_o <= gen1_n0_cnot0_n2221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2226_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2227_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2229 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2228_o,
    o => gen1_n1_cnot0_o);
  n2232_o <= gen1_n1_cnot0_n2229 (1);
  n2233_o <= gen1_n1_cnot0_n2229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2234_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2235_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2236_o <= n2234_o & n2235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2237 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2236_o,
    o => gen1_n2_cnot0_o);
  n2240_o <= gen1_n2_cnot0_n2237 (1);
  n2241_o <= gen1_n2_cnot0_n2237 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2242_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2243_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2245 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2244_o,
    o => gen1_n3_cnot0_o);
  n2248_o <= gen1_n3_cnot0_n2245 (1);
  n2249_o <= gen1_n3_cnot0_n2245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2250_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2251_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2253 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2252_o,
    o => gen1_n4_cnot0_o);
  n2256_o <= gen1_n4_cnot0_n2253 (1);
  n2257_o <= gen1_n4_cnot0_n2253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2258_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2259_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2261 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2260_o,
    o => gen1_n5_cnot0_o);
  n2264_o <= gen1_n5_cnot0_n2261 (1);
  n2265_o <= gen1_n5_cnot0_n2261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2266_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2267_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2269 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2268_o,
    o => gen1_n6_cnot0_o);
  n2272_o <= gen1_n6_cnot0_n2269 (1);
  n2273_o <= gen1_n6_cnot0_n2269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2274_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2275_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2277 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2276_o,
    o => gen1_n7_cnot0_o);
  n2280_o <= gen1_n7_cnot0_n2277 (1);
  n2281_o <= gen1_n7_cnot0_n2277 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2282_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2283_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2284_o <= n2282_o & n2283_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2285 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2284_o,
    o => gen1_n8_cnot0_o);
  n2288_o <= gen1_n8_cnot0_n2285 (1);
  n2289_o <= gen1_n8_cnot0_n2285 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2290_o <= ctrl_prop (9);
  n2291_o <= n2289_o & n2281_o & n2273_o & n2265_o & n2257_o & n2249_o & n2241_o & n2233_o & n2225_o;
  n2292_o <= n2288_o & n2280_o & n2272_o & n2264_o & n2256_o & n2248_o & n2240_o & n2232_o & n2224_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1767 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1775 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1783 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1791 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1799 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1807 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1815 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1823 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1835 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1843 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1851 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1859 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1867 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1875 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1883 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (1 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1895 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic_vector (1 downto 0);
  signal n1904_o : std_logic;
  signal n1905_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1906 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic_vector (1 downto 0);
  signal n1915_o : std_logic;
  signal n1916_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1917 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic_vector (1 downto 0);
  signal n1926_o : std_logic;
  signal n1927_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1928 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic_vector (1 downto 0);
  signal n1937_o : std_logic;
  signal n1938_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1939 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic_vector (1 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1950 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic_vector (1 downto 0);
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1961 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic_vector (1 downto 0);
  signal n1970_o : std_logic;
  signal n1971_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1972 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1983 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1993 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic_vector (1 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2004 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (1 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2015 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (1 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2026 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (1 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2037 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (1 downto 0);
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2048 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2059 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic_vector (1 downto 0);
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2070 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2081 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2089 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2097 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2105 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2113 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2121 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2129 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2141 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2149 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2157 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2165 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2173 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2181 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2189 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2197 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (8 downto 0);
  signal n2203_o : std_logic_vector (8 downto 0);
  signal n2204_o : std_logic_vector (8 downto 0);
  signal n2205_o : std_logic_vector (8 downto 0);
  signal n2206_o : std_logic_vector (8 downto 0);
  signal n2207_o : std_logic_vector (8 downto 0);
  signal n2208_o : std_logic_vector (8 downto 0);
  signal n2209_o : std_logic_vector (8 downto 0);
  signal n2210_o : std_logic_vector (8 downto 0);
  signal n2211_o : std_logic_vector (8 downto 0);
  signal n2212_o : std_logic_vector (8 downto 0);
  signal n2213_o : std_logic_vector (8 downto 0);
  signal n2214_o : std_logic_vector (8 downto 0);
  signal n2215_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2202_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2203_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2204_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2205_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2206_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2207_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2208_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2209_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2210_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2211_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2212_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2213_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2214_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2215_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1764_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1765_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1766_o <= n1764_o & n1765_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1767 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1766_o,
    o => gen1_n1_cnot1_j_o);
  n1770_o <= gen1_n1_cnot1_j_n1767 (1);
  n1771_o <= gen1_n1_cnot1_j_n1767 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1772_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1773_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1774_o <= n1772_o & n1773_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1775 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1774_o,
    o => gen1_n2_cnot1_j_o);
  n1778_o <= gen1_n2_cnot1_j_n1775 (1);
  n1779_o <= gen1_n2_cnot1_j_n1775 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1780_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1781_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1783 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1782_o,
    o => gen1_n3_cnot1_j_o);
  n1786_o <= gen1_n3_cnot1_j_n1783 (1);
  n1787_o <= gen1_n3_cnot1_j_n1783 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1788_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1789_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1790_o <= n1788_o & n1789_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1791 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1790_o,
    o => gen1_n4_cnot1_j_o);
  n1794_o <= gen1_n4_cnot1_j_n1791 (1);
  n1795_o <= gen1_n4_cnot1_j_n1791 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1796_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1797_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1799 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1798_o,
    o => gen1_n5_cnot1_j_o);
  n1802_o <= gen1_n5_cnot1_j_n1799 (1);
  n1803_o <= gen1_n5_cnot1_j_n1799 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1804_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1805_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1807 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1806_o,
    o => gen1_n6_cnot1_j_o);
  n1810_o <= gen1_n6_cnot1_j_n1807 (1);
  n1811_o <= gen1_n6_cnot1_j_n1807 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1812_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1813_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1814_o <= n1812_o & n1813_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1815 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1814_o,
    o => gen1_n7_cnot1_j_o);
  n1818_o <= gen1_n7_cnot1_j_n1815 (1);
  n1819_o <= gen1_n7_cnot1_j_n1815 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1820_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1821_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1823 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1822_o,
    o => gen1_n8_cnot1_j_o);
  n1826_o <= gen1_n8_cnot1_j_n1823 (1);
  n1827_o <= gen1_n8_cnot1_j_n1823 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1828_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1829_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1830_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1831_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1832_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1833_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1835 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1834_o,
    o => gen2_n8_cnot2_j_o);
  n1838_o <= gen2_n8_cnot2_j_n1835 (1);
  n1839_o <= gen2_n8_cnot2_j_n1835 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1840_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1841_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1842_o <= n1840_o & n1841_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1843 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1842_o,
    o => gen2_n7_cnot2_j_o);
  n1846_o <= gen2_n7_cnot2_j_n1843 (1);
  n1847_o <= gen2_n7_cnot2_j_n1843 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1848_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1849_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1850_o <= n1848_o & n1849_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1851 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1850_o,
    o => gen2_n6_cnot2_j_o);
  n1854_o <= gen2_n6_cnot2_j_n1851 (1);
  n1855_o <= gen2_n6_cnot2_j_n1851 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1856_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1857_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1859 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1858_o,
    o => gen2_n5_cnot2_j_o);
  n1862_o <= gen2_n5_cnot2_j_n1859 (1);
  n1863_o <= gen2_n5_cnot2_j_n1859 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1864_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1865_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1866_o <= n1864_o & n1865_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1867 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1866_o,
    o => gen2_n4_cnot2_j_o);
  n1870_o <= gen2_n4_cnot2_j_n1867 (1);
  n1871_o <= gen2_n4_cnot2_j_n1867 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1872_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1873_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1874_o <= n1872_o & n1873_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1875 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1874_o,
    o => gen2_n3_cnot2_j_o);
  n1878_o <= gen2_n3_cnot2_j_n1875 (1);
  n1879_o <= gen2_n3_cnot2_j_n1875 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1880_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1881_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1882_o <= n1880_o & n1881_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1883 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1882_o,
    o => gen2_n2_cnot2_j_o);
  n1886_o <= gen2_n2_cnot2_j_n1883 (1);
  n1887_o <= gen2_n2_cnot2_j_n1883 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1888_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1889_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1890_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1891_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1893_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1895 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1894_o,
    o => gen3_n1_ccnot3_j_o);
  n1898_o <= gen3_n1_ccnot3_j_n1895 (2);
  n1899_o <= gen3_n1_ccnot3_j_n1895 (1);
  n1900_o <= gen3_n1_ccnot3_j_n1895 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1901_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1902_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1903_o <= n1901_o & n1902_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1904_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1905_o <= n1903_o & n1904_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1906 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1905_o,
    o => gen3_n2_ccnot3_j_o);
  n1909_o <= gen3_n2_ccnot3_j_n1906 (2);
  n1910_o <= gen3_n2_ccnot3_j_n1906 (1);
  n1911_o <= gen3_n2_ccnot3_j_n1906 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1912_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1913_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1914_o <= n1912_o & n1913_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1915_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1916_o <= n1914_o & n1915_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1917 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1916_o,
    o => gen3_n3_ccnot3_j_o);
  n1920_o <= gen3_n3_ccnot3_j_n1917 (2);
  n1921_o <= gen3_n3_ccnot3_j_n1917 (1);
  n1922_o <= gen3_n3_ccnot3_j_n1917 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1923_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1924_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1925_o <= n1923_o & n1924_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1926_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1927_o <= n1925_o & n1926_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1928 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1927_o,
    o => gen3_n4_ccnot3_j_o);
  n1931_o <= gen3_n4_ccnot3_j_n1928 (2);
  n1932_o <= gen3_n4_ccnot3_j_n1928 (1);
  n1933_o <= gen3_n4_ccnot3_j_n1928 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1934_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1935_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1936_o <= n1934_o & n1935_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1937_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1938_o <= n1936_o & n1937_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1939 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1938_o,
    o => gen3_n5_ccnot3_j_o);
  n1942_o <= gen3_n5_ccnot3_j_n1939 (2);
  n1943_o <= gen3_n5_ccnot3_j_n1939 (1);
  n1944_o <= gen3_n5_ccnot3_j_n1939 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1945_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1946_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1947_o <= n1945_o & n1946_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1948_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1949_o <= n1947_o & n1948_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1950 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1949_o,
    o => gen3_n6_ccnot3_j_o);
  n1953_o <= gen3_n6_ccnot3_j_n1950 (2);
  n1954_o <= gen3_n6_ccnot3_j_n1950 (1);
  n1955_o <= gen3_n6_ccnot3_j_n1950 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1956_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1957_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1958_o <= n1956_o & n1957_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1959_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1961 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1960_o,
    o => gen3_n7_ccnot3_j_o);
  n1964_o <= gen3_n7_ccnot3_j_n1961 (2);
  n1965_o <= gen3_n7_ccnot3_j_n1961 (1);
  n1966_o <= gen3_n7_ccnot3_j_n1961 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1967_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1968_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1969_o <= n1967_o & n1968_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1970_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1971_o <= n1969_o & n1970_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1972 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1971_o,
    o => gen3_n8_ccnot3_j_o);
  n1975_o <= gen3_n8_ccnot3_j_n1972 (2);
  n1976_o <= gen3_n8_ccnot3_j_n1972 (1);
  n1977_o <= gen3_n8_ccnot3_j_n1972 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1978_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1979_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1980_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1981_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1982_o <= n1980_o & n1981_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1983 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1982_o,
    o => cnot_4_o);
  n1986_o <= cnot_4_n1983 (1);
  n1987_o <= cnot_4_n1983 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1988_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1989_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1991_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1993 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1992_o,
    o => gen4_n7_peres4_j_o);
  n1996_o <= gen4_n7_peres4_j_n1993 (2);
  n1997_o <= gen4_n7_peres4_j_n1993 (1);
  n1998_o <= gen4_n7_peres4_j_n1993 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1999_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2000_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2001_o <= n1999_o & n2000_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2002_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2003_o <= n2001_o & n2002_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2004 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2003_o,
    o => gen4_n6_peres4_j_o);
  n2007_o <= gen4_n6_peres4_j_n2004 (2);
  n2008_o <= gen4_n6_peres4_j_n2004 (1);
  n2009_o <= gen4_n6_peres4_j_n2004 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2010_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2011_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2013_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2014_o <= n2012_o & n2013_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2015 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2014_o,
    o => gen4_n5_peres4_j_o);
  n2018_o <= gen4_n5_peres4_j_n2015 (2);
  n2019_o <= gen4_n5_peres4_j_n2015 (1);
  n2020_o <= gen4_n5_peres4_j_n2015 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2021_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2022_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2023_o <= n2021_o & n2022_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2024_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2025_o <= n2023_o & n2024_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2026 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2025_o,
    o => gen4_n4_peres4_j_o);
  n2029_o <= gen4_n4_peres4_j_n2026 (2);
  n2030_o <= gen4_n4_peres4_j_n2026 (1);
  n2031_o <= gen4_n4_peres4_j_n2026 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2032_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2033_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2035_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2036_o <= n2034_o & n2035_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2037 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2036_o,
    o => gen4_n3_peres4_j_o);
  n2040_o <= gen4_n3_peres4_j_n2037 (2);
  n2041_o <= gen4_n3_peres4_j_n2037 (1);
  n2042_o <= gen4_n3_peres4_j_n2037 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2043_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2044_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2046_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2048 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2047_o,
    o => gen4_n2_peres4_j_o);
  n2051_o <= gen4_n2_peres4_j_n2048 (2);
  n2052_o <= gen4_n2_peres4_j_n2048 (1);
  n2053_o <= gen4_n2_peres4_j_n2048 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2054_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2055_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2056_o <= n2054_o & n2055_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2057_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2058_o <= n2056_o & n2057_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2059 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2058_o,
    o => gen4_n1_peres4_j_o);
  n2062_o <= gen4_n1_peres4_j_n2059 (2);
  n2063_o <= gen4_n1_peres4_j_n2059 (1);
  n2064_o <= gen4_n1_peres4_j_n2059 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2065_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2066_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2067_o <= n2065_o & n2066_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2068_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2069_o <= n2067_o & n2068_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2070 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2069_o,
    o => gen4_n0_peres4_j_o);
  n2073_o <= gen4_n0_peres4_j_n2070 (2);
  n2074_o <= gen4_n0_peres4_j_n2070 (1);
  n2075_o <= gen4_n0_peres4_j_n2070 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2076_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2077_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2078_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2079_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2080_o <= n2078_o & n2079_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2081 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2080_o,
    o => gen5_n1_cnot5_j_o);
  n2084_o <= gen5_n1_cnot5_j_n2081 (1);
  n2085_o <= gen5_n1_cnot5_j_n2081 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2086_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2087_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2088_o <= n2086_o & n2087_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2089 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2088_o,
    o => gen5_n2_cnot5_j_o);
  n2092_o <= gen5_n2_cnot5_j_n2089 (1);
  n2093_o <= gen5_n2_cnot5_j_n2089 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2094_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2095_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2096_o <= n2094_o & n2095_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2097 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2096_o,
    o => gen5_n3_cnot5_j_o);
  n2100_o <= gen5_n3_cnot5_j_n2097 (1);
  n2101_o <= gen5_n3_cnot5_j_n2097 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2102_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2103_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2104_o <= n2102_o & n2103_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2105 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2104_o,
    o => gen5_n4_cnot5_j_o);
  n2108_o <= gen5_n4_cnot5_j_n2105 (1);
  n2109_o <= gen5_n4_cnot5_j_n2105 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2110_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2111_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2112_o <= n2110_o & n2111_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2113 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2112_o,
    o => gen5_n5_cnot5_j_o);
  n2116_o <= gen5_n5_cnot5_j_n2113 (1);
  n2117_o <= gen5_n5_cnot5_j_n2113 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2118_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2119_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2120_o <= n2118_o & n2119_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2121 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2120_o,
    o => gen5_n6_cnot5_j_o);
  n2124_o <= gen5_n6_cnot5_j_n2121 (1);
  n2125_o <= gen5_n6_cnot5_j_n2121 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2126_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2127_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2128_o <= n2126_o & n2127_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2129 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2128_o,
    o => gen5_n7_cnot5_j_o);
  n2132_o <= gen5_n7_cnot5_j_n2129 (1);
  n2133_o <= gen5_n7_cnot5_j_n2129 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2134_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2135_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2136_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2137_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2138_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2139_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2140_o <= n2138_o & n2139_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2141 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2140_o,
    o => gen6_n1_cnot1_j_o);
  n2144_o <= gen6_n1_cnot1_j_n2141 (1);
  n2145_o <= gen6_n1_cnot1_j_n2141 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2146_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2147_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2148_o <= n2146_o & n2147_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2149 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2148_o,
    o => gen6_n2_cnot1_j_o);
  n2152_o <= gen6_n2_cnot1_j_n2149 (1);
  n2153_o <= gen6_n2_cnot1_j_n2149 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2154_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2155_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2156_o <= n2154_o & n2155_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2157 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2156_o,
    o => gen6_n3_cnot1_j_o);
  n2160_o <= gen6_n3_cnot1_j_n2157 (1);
  n2161_o <= gen6_n3_cnot1_j_n2157 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2162_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2163_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2164_o <= n2162_o & n2163_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2165 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2164_o,
    o => gen6_n4_cnot1_j_o);
  n2168_o <= gen6_n4_cnot1_j_n2165 (1);
  n2169_o <= gen6_n4_cnot1_j_n2165 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2170_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2171_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2172_o <= n2170_o & n2171_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2173 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2172_o,
    o => gen6_n5_cnot1_j_o);
  n2176_o <= gen6_n5_cnot1_j_n2173 (1);
  n2177_o <= gen6_n5_cnot1_j_n2173 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2178_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2179_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2181 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2180_o,
    o => gen6_n6_cnot1_j_o);
  n2184_o <= gen6_n6_cnot1_j_n2181 (1);
  n2185_o <= gen6_n6_cnot1_j_n2181 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2186_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2187_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2188_o <= n2186_o & n2187_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2189 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2188_o,
    o => gen6_n7_cnot1_j_o);
  n2192_o <= gen6_n7_cnot1_j_n2189 (1);
  n2193_o <= gen6_n7_cnot1_j_n2189 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2194_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2195_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2197 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2196_o,
    o => gen6_n8_cnot1_j_o);
  n2200_o <= gen6_n8_cnot1_j_n2197 (1);
  n2201_o <= gen6_n8_cnot1_j_n2197 (0);
  n2202_o <= n1826_o & n1818_o & n1810_o & n1802_o & n1794_o & n1786_o & n1778_o & n1770_o & n1828_o;
  n2203_o <= n1827_o & n1819_o & n1811_o & n1803_o & n1795_o & n1787_o & n1779_o & n1771_o & n1829_o;
  n2204_o <= n1831_o & n1838_o & n1846_o & n1854_o & n1862_o & n1870_o & n1878_o & n1886_o & n1830_o;
  n2205_o <= n1839_o & n1847_o & n1855_o & n1863_o & n1871_o & n1879_o & n1887_o & n1888_o;
  n2206_o <= n1977_o & n1966_o & n1955_o & n1944_o & n1933_o & n1922_o & n1911_o & n1900_o & n1889_o;
  n2207_o <= n1978_o & n1976_o & n1965_o & n1954_o & n1943_o & n1932_o & n1921_o & n1910_o & n1899_o;
  n2208_o <= n1979_o & n1975_o & n1964_o & n1953_o & n1942_o & n1931_o & n1920_o & n1909_o & n1898_o;
  n2209_o <= n1986_o & n1996_o & n2007_o & n2018_o & n2029_o & n2040_o & n2051_o & n2062_o & n2073_o;
  n2210_o <= n1998_o & n2009_o & n2020_o & n2031_o & n2042_o & n2053_o & n2064_o & n2075_o & n2076_o;
  n2211_o <= n1987_o & n1997_o & n2008_o & n2019_o & n2030_o & n2041_o & n2052_o & n2063_o & n2074_o;
  n2212_o <= n2133_o & n2125_o & n2117_o & n2109_o & n2101_o & n2093_o & n2085_o & n2077_o;
  n2213_o <= n2135_o & n2132_o & n2124_o & n2116_o & n2108_o & n2100_o & n2092_o & n2084_o & n2134_o;
  n2214_o <= n2200_o & n2192_o & n2184_o & n2176_o & n2168_o & n2160_o & n2152_o & n2144_o & n2136_o;
  n2215_o <= n2201_o & n2193_o & n2185_o & n2177_o & n2169_o & n2161_o & n2153_o & n2145_o & n2137_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1755 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1760_o;
  o <= n1759_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1761_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1753_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1754_o <= n1753_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1755 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1754_o,
    o => gen1_n0_cnot0_o);
  n1758_o <= gen1_n0_cnot0_n1755 (1);
  n1759_o <= gen1_n0_cnot0_n1755 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1760_o <= ctrl_prop (1);
  n1761_o <= n1758_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1671 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1679 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1687 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1695 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1703 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1711 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1719 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1727 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1735 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1743 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (9 downto 0);
  signal n1750_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n1748_o;
  o <= n1749_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1750_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1668_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1669_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1670_o <= n1668_o & n1669_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1671 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1670_o,
    o => gen1_n0_cnot0_o);
  n1674_o <= gen1_n0_cnot0_n1671 (1);
  n1675_o <= gen1_n0_cnot0_n1671 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1676_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1677_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1679 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1678_o,
    o => gen1_n1_cnot0_o);
  n1682_o <= gen1_n1_cnot0_n1679 (1);
  n1683_o <= gen1_n1_cnot0_n1679 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1684_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1685_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1687 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1686_o,
    o => gen1_n2_cnot0_o);
  n1690_o <= gen1_n2_cnot0_n1687 (1);
  n1691_o <= gen1_n2_cnot0_n1687 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1692_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1693_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1694_o <= n1692_o & n1693_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1695 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1694_o,
    o => gen1_n3_cnot0_o);
  n1698_o <= gen1_n3_cnot0_n1695 (1);
  n1699_o <= gen1_n3_cnot0_n1695 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1700_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1701_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1703 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1702_o,
    o => gen1_n4_cnot0_o);
  n1706_o <= gen1_n4_cnot0_n1703 (1);
  n1707_o <= gen1_n4_cnot0_n1703 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1708_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1709_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1711 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1710_o,
    o => gen1_n5_cnot0_o);
  n1714_o <= gen1_n5_cnot0_n1711 (1);
  n1715_o <= gen1_n5_cnot0_n1711 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1716_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1717_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1719 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1718_o,
    o => gen1_n6_cnot0_o);
  n1722_o <= gen1_n6_cnot0_n1719 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n1723_o <= gen1_n6_cnot0_n1719 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1724_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1725_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1726_o <= n1724_o & n1725_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1727 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1726_o,
    o => gen1_n7_cnot0_o);
  n1730_o <= gen1_n7_cnot0_n1727 (1);
  n1731_o <= gen1_n7_cnot0_n1727 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1732_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1733_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1734_o <= n1732_o & n1733_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1735 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1734_o,
    o => gen1_n8_cnot0_o);
  n1738_o <= gen1_n8_cnot0_n1735 (1);
  n1739_o <= gen1_n8_cnot0_n1735 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1740_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1741_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1742_o <= n1740_o & n1741_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1743 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1742_o,
    o => gen1_n9_cnot0_o);
  n1746_o <= gen1_n9_cnot0_n1743 (1);
  n1747_o <= gen1_n9_cnot0_n1743 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1748_o <= ctrl_prop (10);
  n1749_o <= n1747_o & n1739_o & n1731_o & n1723_o & n1715_o & n1707_o & n1699_o & n1691_o & n1683_o & n1675_o;
  n1750_o <= n1746_o & n1738_o & n1730_o & n1722_o & n1714_o & n1706_o & n1698_o & n1690_o & n1682_o & n1674_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n1654 : std_logic;
  signal cnotr_n1655 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n1660 : std_logic_vector (9 downto 0);
  signal add_n1661 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n1654;
  a_out <= add_n1660;
  s <= add_n1661;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1655; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1654 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1655 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1660 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1661 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic_vector (1 downto 0);
  signal cnota_n1232 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic_vector (1 downto 0);
  signal cnotb_n1239 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic_vector (1 downto 0);
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1247 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1258 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1268 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic_vector (1 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1280 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1290 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (1 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1302 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1312 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic_vector (1 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1324 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1334 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic_vector (1 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1346 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1356 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic_vector (1 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1368 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1378 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic_vector (1 downto 0);
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1390 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1400 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic_vector (1 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1412 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1422 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic_vector (1 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1434 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1444 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic_vector (1 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1456 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1466 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic_vector (1 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1478 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1488 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic_vector (1 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1500 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1510 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic_vector (1 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1522 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1532 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1544 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1554 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic_vector (1 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1566 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1576 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic_vector (1 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1588 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1598 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1608 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (1 downto 0);
  signal cnotea_n1615 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic_vector (9 downto 0);
  signal n1621_o : std_logic_vector (9 downto 0);
  signal n1622_o : std_logic_vector (9 downto 0);
  signal n1623_o : std_logic_vector (8 downto 0);
  signal n1624_o : std_logic_vector (8 downto 0);
  signal n1625_o : std_logic_vector (8 downto 0);
  signal n1626_o : std_logic_vector (8 downto 0);
  signal n1627_o : std_logic_vector (3 downto 0);
  signal n1628_o : std_logic_vector (3 downto 0);
  signal n1629_o : std_logic_vector (3 downto 0);
  signal n1630_o : std_logic_vector (3 downto 0);
  signal n1631_o : std_logic_vector (3 downto 0);
  signal n1632_o : std_logic_vector (3 downto 0);
  signal n1633_o : std_logic_vector (3 downto 0);
  signal n1634_o : std_logic_vector (3 downto 0);
  signal n1635_o : std_logic_vector (3 downto 0);
  signal n1636_o : std_logic_vector (3 downto 0);
  signal n1637_o : std_logic_vector (3 downto 0);
  signal n1638_o : std_logic_vector (3 downto 0);
  signal n1639_o : std_logic_vector (3 downto 0);
  signal n1640_o : std_logic_vector (3 downto 0);
  signal n1641_o : std_logic_vector (3 downto 0);
  signal n1642_o : std_logic_vector (3 downto 0);
  signal n1643_o : std_logic_vector (3 downto 0);
  signal n1644_o : std_logic_vector (3 downto 0);
  signal n1645_o : std_logic_vector (3 downto 0);
  signal n1646_o : std_logic_vector (3 downto 0);
  signal n1647_o : std_logic_vector (3 downto 0);
  signal n1648_o : std_logic_vector (3 downto 0);
  signal n1649_o : std_logic_vector (3 downto 0);
  signal n1650_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1620_o;
  b_out <= n1621_o;
  s <= n1622_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1623_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1624_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1625_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1626_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1235_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1242_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1236_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1612_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1229_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1230_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1231_o <= n1229_o & n1230_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1232 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1231_o,
    o => cnota_o);
  n1235_o <= cnota_n1232 (1);
  n1236_o <= cnota_n1232 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1237_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1238_o <= n1237_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1239 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1238_o,
    o => cnotb_o);
  n1242_o <= cnotb_n1239 (1);
  n1243_o <= cnotb_n1239 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1244_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1245_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1247 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1246_o,
    o => ccnotc_o);
  n1250_o <= ccnotc_n1247 (2);
  n1251_o <= ccnotc_n1247 (1);
  n1252_o <= ccnotc_n1247 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1627_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1628_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1629_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1253_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1254_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1256_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1258 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1257_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1261_o <= gen1_n1_ccnot1_n1258 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1262_o <= gen1_n1_ccnot1_n1258 (1);
  n1263_o <= gen1_n1_ccnot1_n1258 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1264_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1265_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1266_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1267_o <= n1265_o & n1266_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1268 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1267_o,
    o => gen1_n1_cnot1_o);
  n1271_o <= gen1_n1_cnot1_n1268 (1);
  n1272_o <= gen1_n1_cnot1_n1268 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1273_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1274_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1275_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1276_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1278_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1280 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1279_o,
    o => gen1_n1_ccnot2_o);
  n1283_o <= gen1_n1_ccnot2_n1280 (2);
  n1284_o <= gen1_n1_ccnot2_n1280 (1);
  n1285_o <= gen1_n1_ccnot2_n1280 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1286_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1287_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1288_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1290 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1289_o,
    o => gen1_n1_cnot2_o);
  n1293_o <= gen1_n1_cnot2_n1290 (1);
  n1294_o <= gen1_n1_cnot2_n1290 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1295_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1296_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1630_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1631_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1632_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1297_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1298_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1300_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1301_o <= n1299_o & n1300_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1302 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1301_o,
    o => gen1_n2_ccnot1_o);
  n1305_o <= gen1_n2_ccnot1_n1302 (2);
  n1306_o <= gen1_n2_ccnot1_n1302 (1);
  n1307_o <= gen1_n2_ccnot1_n1302 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1308_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1309_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1310_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1311_o <= n1309_o & n1310_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1312 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1311_o,
    o => gen1_n2_cnot1_o);
  n1315_o <= gen1_n2_cnot1_n1312 (1);
  n1316_o <= gen1_n2_cnot1_n1312 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1317_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1318_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1319_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1320_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1321_o <= n1319_o & n1320_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1322_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1323_o <= n1321_o & n1322_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1324 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1323_o,
    o => gen1_n2_ccnot2_o);
  n1327_o <= gen1_n2_ccnot2_n1324 (2);
  n1328_o <= gen1_n2_ccnot2_n1324 (1);
  n1329_o <= gen1_n2_ccnot2_n1324 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1330_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1331_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1332_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1333_o <= n1331_o & n1332_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1334 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1333_o,
    o => gen1_n2_cnot2_o);
  n1337_o <= gen1_n2_cnot2_n1334 (1);
  n1338_o <= gen1_n2_cnot2_n1334 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1339_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1340_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1633_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1634_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1635_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1341_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1342_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1343_o <= n1341_o & n1342_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1344_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1345_o <= n1343_o & n1344_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1346 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1345_o,
    o => gen1_n3_ccnot1_o);
  n1349_o <= gen1_n3_ccnot1_n1346 (2);
  n1350_o <= gen1_n3_ccnot1_n1346 (1);
  n1351_o <= gen1_n3_ccnot1_n1346 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1352_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1353_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1354_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1356 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1355_o,
    o => gen1_n3_cnot1_o);
  n1359_o <= gen1_n3_cnot1_n1356 (1);
  n1360_o <= gen1_n3_cnot1_n1356 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1361_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1362_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1363_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1364_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1365_o <= n1363_o & n1364_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1366_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1368 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1367_o,
    o => gen1_n3_ccnot2_o);
  n1371_o <= gen1_n3_ccnot2_n1368 (2);
  n1372_o <= gen1_n3_ccnot2_n1368 (1);
  n1373_o <= gen1_n3_ccnot2_n1368 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1374_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1375_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1376_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1377_o <= n1375_o & n1376_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1378 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1377_o,
    o => gen1_n3_cnot2_o);
  n1381_o <= gen1_n3_cnot2_n1378 (1);
  n1382_o <= gen1_n3_cnot2_n1378 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1383_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1384_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1636_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1637_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1638_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1385_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1386_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1388_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1390 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1389_o,
    o => gen1_n4_ccnot1_o);
  n1393_o <= gen1_n4_ccnot1_n1390 (2);
  n1394_o <= gen1_n4_ccnot1_n1390 (1);
  n1395_o <= gen1_n4_ccnot1_n1390 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1396_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1397_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1398_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1400 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1399_o,
    o => gen1_n4_cnot1_o);
  n1403_o <= gen1_n4_cnot1_n1400 (1);
  n1404_o <= gen1_n4_cnot1_n1400 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1405_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1406_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1407_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1408_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1409_o <= n1407_o & n1408_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1410_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1412 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1411_o,
    o => gen1_n4_ccnot2_o);
  n1415_o <= gen1_n4_ccnot2_n1412 (2);
  n1416_o <= gen1_n4_ccnot2_n1412 (1);
  n1417_o <= gen1_n4_ccnot2_n1412 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1418_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1419_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1420_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1421_o <= n1419_o & n1420_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1422 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1421_o,
    o => gen1_n4_cnot2_o);
  n1425_o <= gen1_n4_cnot2_n1422 (1);
  n1426_o <= gen1_n4_cnot2_n1422 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1427_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1428_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1639_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1640_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1641_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1429_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1430_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1431_o <= n1429_o & n1430_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1432_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1433_o <= n1431_o & n1432_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1434 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1433_o,
    o => gen1_n5_ccnot1_o);
  n1437_o <= gen1_n5_ccnot1_n1434 (2);
  n1438_o <= gen1_n5_ccnot1_n1434 (1);
  n1439_o <= gen1_n5_ccnot1_n1434 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1440_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1441_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1442_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1443_o <= n1441_o & n1442_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1444 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1443_o,
    o => gen1_n5_cnot1_o);
  n1447_o <= gen1_n5_cnot1_n1444 (1);
  n1448_o <= gen1_n5_cnot1_n1444 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1449_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1450_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1451_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1452_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1453_o <= n1451_o & n1452_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1454_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1455_o <= n1453_o & n1454_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1456 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1455_o,
    o => gen1_n5_ccnot2_o);
  n1459_o <= gen1_n5_ccnot2_n1456 (2);
  n1460_o <= gen1_n5_ccnot2_n1456 (1);
  n1461_o <= gen1_n5_ccnot2_n1456 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1462_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1463_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1464_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1465_o <= n1463_o & n1464_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1466 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1465_o,
    o => gen1_n5_cnot2_o);
  n1469_o <= gen1_n5_cnot2_n1466 (1);
  n1470_o <= gen1_n5_cnot2_n1466 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1471_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1472_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1642_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1643_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1644_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1473_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1474_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1475_o <= n1473_o & n1474_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1476_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1477_o <= n1475_o & n1476_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1478 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1477_o,
    o => gen1_n6_ccnot1_o);
  n1481_o <= gen1_n6_ccnot1_n1478 (2);
  n1482_o <= gen1_n6_ccnot1_n1478 (1);
  n1483_o <= gen1_n6_ccnot1_n1478 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1484_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1485_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1486_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1487_o <= n1485_o & n1486_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1488 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1487_o,
    o => gen1_n6_cnot1_o);
  n1491_o <= gen1_n6_cnot1_n1488 (1);
  n1492_o <= gen1_n6_cnot1_n1488 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1493_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1494_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1495_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1496_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1497_o <= n1495_o & n1496_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1498_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1499_o <= n1497_o & n1498_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1500 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1499_o,
    o => gen1_n6_ccnot2_o);
  n1503_o <= gen1_n6_ccnot2_n1500 (2);
  n1504_o <= gen1_n6_ccnot2_n1500 (1);
  n1505_o <= gen1_n6_ccnot2_n1500 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1506_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1507_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1508_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1509_o <= n1507_o & n1508_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1510 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1509_o,
    o => gen1_n6_cnot2_o);
  n1513_o <= gen1_n6_cnot2_n1510 (1);
  n1514_o <= gen1_n6_cnot2_n1510 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1515_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1516_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1645_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1646_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1647_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1517_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1518_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1519_o <= n1517_o & n1518_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1520_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1521_o <= n1519_o & n1520_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1522 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1521_o,
    o => gen1_n7_ccnot1_o);
  n1525_o <= gen1_n7_ccnot1_n1522 (2);
  n1526_o <= gen1_n7_ccnot1_n1522 (1);
  n1527_o <= gen1_n7_ccnot1_n1522 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1528_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1529_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1530_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1531_o <= n1529_o & n1530_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1532 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1531_o,
    o => gen1_n7_cnot1_o);
  n1535_o <= gen1_n7_cnot1_n1532 (1);
  n1536_o <= gen1_n7_cnot1_n1532 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1537_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1538_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1539_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1540_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1541_o <= n1539_o & n1540_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1542_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1543_o <= n1541_o & n1542_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1544 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1543_o,
    o => gen1_n7_ccnot2_o);
  n1547_o <= gen1_n7_ccnot2_n1544 (2);
  n1548_o <= gen1_n7_ccnot2_n1544 (1);
  n1549_o <= gen1_n7_ccnot2_n1544 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1550_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1551_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1552_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1553_o <= n1551_o & n1552_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1554 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1553_o,
    o => gen1_n7_cnot2_o);
  n1557_o <= gen1_n7_cnot2_n1554 (1);
  n1558_o <= gen1_n7_cnot2_n1554 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1559_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1560_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1648_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1649_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1650_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1561_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1562_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1563_o <= n1561_o & n1562_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1564_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1565_o <= n1563_o & n1564_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1566 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1565_o,
    o => gen1_n8_ccnot1_o);
  n1569_o <= gen1_n8_ccnot1_n1566 (2);
  n1570_o <= gen1_n8_ccnot1_n1566 (1);
  n1571_o <= gen1_n8_ccnot1_n1566 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1572_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1573_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1574_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1575_o <= n1573_o & n1574_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1576 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1575_o,
    o => gen1_n8_cnot1_o);
  n1579_o <= gen1_n8_cnot1_n1576 (1);
  n1580_o <= gen1_n8_cnot1_n1576 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1581_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1582_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1583_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1584_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1585_o <= n1583_o & n1584_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1586_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1587_o <= n1585_o & n1586_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1588 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1587_o,
    o => gen1_n8_ccnot2_o);
  n1591_o <= gen1_n8_ccnot2_n1588 (2);
  n1592_o <= gen1_n8_ccnot2_n1588 (1);
  n1593_o <= gen1_n8_ccnot2_n1588 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1594_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1595_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1596_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1597_o <= n1595_o & n1596_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1598 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1597_o,
    o => gen1_n8_cnot2_o);
  n1601_o <= gen1_n8_cnot2_n1598 (1);
  n1602_o <= gen1_n8_cnot2_n1598 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1603_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1604_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1605_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1606_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1607_o <= n1605_o & n1606_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1608 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1607_o,
    o => cnoteb_o);
  n1611_o <= cnoteb_n1608 (1);
  n1612_o <= cnoteb_n1608 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1613_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1614_o <= n1613_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1615 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1614_o,
    o => cnotea_o);
  n1618_o <= cnotea_n1615 (1);
  n1619_o <= cnotea_n1615 (0);
  n1620_o <= n1618_o & a_s;
  n1621_o <= n1611_o & b_s;
  n1622_o <= n1619_o & s_s;
  n1623_o <= n1601_o & n1557_o & n1513_o & n1469_o & n1425_o & n1381_o & n1337_o & n1293_o & n1250_o;
  n1624_o <= n1603_o & n1559_o & n1515_o & n1471_o & n1427_o & n1383_o & n1339_o & n1295_o & n1251_o;
  n1625_o <= n1602_o & n1558_o & n1514_o & n1470_o & n1426_o & n1382_o & n1338_o & n1294_o & n1243_o;
  n1626_o <= n1604_o & n1560_o & n1516_o & n1472_o & n1428_o & n1384_o & n1340_o & n1296_o & n1252_o;
  n1627_o <= n1263_o & n1262_o & n1261_o & n1264_o;
  n1628_o <= n1274_o & n1272_o & n1271_o & n1273_o;
  n1629_o <= n1285_o & n1284_o & n1286_o & n1283_o;
  n1630_o <= n1307_o & n1306_o & n1305_o & n1308_o;
  n1631_o <= n1318_o & n1316_o & n1315_o & n1317_o;
  n1632_o <= n1329_o & n1328_o & n1330_o & n1327_o;
  n1633_o <= n1351_o & n1350_o & n1349_o & n1352_o;
  n1634_o <= n1362_o & n1360_o & n1359_o & n1361_o;
  n1635_o <= n1373_o & n1372_o & n1374_o & n1371_o;
  n1636_o <= n1395_o & n1394_o & n1393_o & n1396_o;
  n1637_o <= n1406_o & n1404_o & n1403_o & n1405_o;
  n1638_o <= n1417_o & n1416_o & n1418_o & n1415_o;
  n1639_o <= n1439_o & n1438_o & n1437_o & n1440_o;
  n1640_o <= n1450_o & n1448_o & n1447_o & n1449_o;
  n1641_o <= n1461_o & n1460_o & n1462_o & n1459_o;
  n1642_o <= n1483_o & n1482_o & n1481_o & n1484_o;
  n1643_o <= n1494_o & n1492_o & n1491_o & n1493_o;
  n1644_o <= n1505_o & n1504_o & n1506_o & n1503_o;
  n1645_o <= n1527_o & n1526_o & n1525_o & n1528_o;
  n1646_o <= n1538_o & n1536_o & n1535_o & n1537_o;
  n1647_o <= n1549_o & n1548_o & n1550_o & n1547_o;
  n1648_o <= n1571_o & n1570_o & n1569_o & n1572_o;
  n1649_o <= n1582_o & n1580_o & n1579_o & n1581_o;
  n1650_o <= n1593_o & n1592_o & n1594_o & n1591_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_9 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_9;

architecture rtl of cordich_stage_8_9 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n1121_o : std_logic_vector (9 downto 0);
  signal add1_n1122 : std_logic_vector (9 downto 0);
  signal add1_n1123 : std_logic_vector (9 downto 0);
  signal add1_n1124 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n1131_o : std_logic;
  signal addsub_n1132 : std_logic;
  signal addsub_n1133 : std_logic_vector (9 downto 0);
  signal addsub_n1134 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n1141_o : std_logic;
  signal cnotr1_n1142 : std_logic;
  signal cnotr1_n1143 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n1148_o : std_logic;
  signal cnotr2_n1149 : std_logic;
  signal cnotr2_n1150 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1157 : std_logic;
  signal gen0_cnotr3_n1158 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1164_o : std_logic;
  signal n1165_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1166 : std_logic;
  signal gen0_cnotr4_n1167 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1172_o : std_logic_vector (-1 downto 0);
  signal n1173_o : std_logic_vector (8 downto 0);
  signal n1174_o : std_logic_vector (8 downto 0);
  signal n1175_o : std_logic;
  signal gen0_cnotr5_n1176 : std_logic;
  signal gen0_cnotr5_n1177 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1183_o : std_logic_vector (8 downto 0);
  signal n1184_o : std_logic;
  signal n1185_o : std_logic_vector (7 downto 0);
  signal n1186_o : std_logic_vector (8 downto 0);
  signal add2_n1187 : std_logic_vector (8 downto 0);
  signal add2_n1188 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal cnotr6_n1198 : std_logic;
  signal cnotr6_n1199 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n1204_o : std_logic;
  signal n1205_o : std_logic_vector (7 downto 0);
  signal cnotr7_n1206 : std_logic;
  signal cnotr7_n1207 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n1212_o : std_logic;
  signal alut1_n1213 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n1216 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n1219_o : std_logic_vector (19 downto 0);
  signal n1220_o : std_logic_vector (8 downto 0);
  signal n1221_o : std_logic_vector (9 downto 0);
  signal n1222_o : std_logic_vector (9 downto 0);
  signal n1223_o : std_logic_vector (9 downto 0);
  signal n1224_o : std_logic_vector (5 downto 0);
begin
  g <= n1219_o;
  a_out <= add2_n1188;
  c_out <= n1220_o;
  x_out <= add1_n1124;
  y_out <= addsub_n1134;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1122; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1221_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1222_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1143; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1123; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1150; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1223_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1224_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1213; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1199; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1187; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1216; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1167; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1186_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1121_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1122 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1123 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1124 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n1121_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1131_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1132 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1133 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1134 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n1131_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1141_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1142 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1143 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n1141_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1148_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1149 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1150 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n1148_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1155_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1156_o <= w (19 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1157 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1158 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1155_o,
    i => n1156_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1164_o <= y_4 (0);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1165_o <= y_4 (9 downto 1);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1166 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1167 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1164_o,
    i => n1165_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1172_o <= y_4 (-1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1173_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1175_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1176 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1177 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1175_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1183_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1184_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1185_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1186_o <= n1184_o & n1185_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1187 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1188 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1193_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1194_o <= not n1193_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1195_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1196_o <= not n1195_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1197_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1198 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1199 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n1197_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1204_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1205_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1206 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1207 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n1204_o,
    i => n1205_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1212_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1213 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1216 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_9 port map (
    i => c_3,
    o => alut2_o);
  n1219_o <= n1183_o & addsub_n1133 & cnotr7_n1206;
  n1220_o <= cnotr7_n1207 & n1212_o;
  n1221_o <= gen0_cnotr5_n1177 & gen0_cnotr5_n1176;
  n1222_o <= gen0_cnotr3_n1158 & gen0_cnotr3_n1157;
  n1223_o <= gen0_cnotr4_n1166 & n1174_o;
  n1224_o <= n1196_o & addsub_n1132 & cnotr6_n1198 & cnotr2_n1149 & cnotr1_n1142 & n1194_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_8 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_8;

architecture rtl of cordich_stage_8_8 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n1011_o : std_logic_vector (9 downto 0);
  signal add1_n1012 : std_logic_vector (9 downto 0);
  signal add1_n1013 : std_logic_vector (9 downto 0);
  signal add1_n1014 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n1021_o : std_logic;
  signal addsub_n1022 : std_logic;
  signal addsub_n1023 : std_logic_vector (9 downto 0);
  signal addsub_n1024 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n1031_o : std_logic;
  signal cnotr1_n1032 : std_logic;
  signal cnotr1_n1033 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n1038_o : std_logic;
  signal cnotr2_n1039 : std_logic;
  signal cnotr2_n1040 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1047 : std_logic;
  signal gen0_cnotr3_n1048 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1056 : std_logic;
  signal gen0_cnotr4_n1057 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (7 downto 0);
  signal n1064_o : std_logic_vector (8 downto 0);
  signal n1065_o : std_logic;
  signal gen0_cnotr5_n1066 : std_logic;
  signal gen0_cnotr5_n1067 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (7 downto 0);
  signal n1074_o : std_logic;
  signal n1075_o : std_logic_vector (7 downto 0);
  signal n1076_o : std_logic_vector (8 downto 0);
  signal add2_n1077 : std_logic_vector (8 downto 0);
  signal add2_n1078 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal cnotr6_n1088 : std_logic;
  signal cnotr6_n1089 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (7 downto 0);
  signal cnotr7_n1096 : std_logic;
  signal cnotr7_n1097 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n1102_o : std_logic;
  signal alut1_n1103 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n1106 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n1109_o : std_logic_vector (18 downto 0);
  signal n1110_o : std_logic_vector (8 downto 0);
  signal n1111_o : std_logic_vector (9 downto 0);
  signal n1112_o : std_logic_vector (9 downto 0);
  signal n1113_o : std_logic_vector (9 downto 0);
  signal n1114_o : std_logic_vector (5 downto 0);
begin
  g <= n1109_o;
  a_out <= add2_n1078;
  c_out <= n1110_o;
  x_out <= add1_n1014;
  y_out <= addsub_n1024;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1012; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1111_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1112_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1033; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1013; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1040; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1113_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1114_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1103; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1089; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1077; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1106; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1057; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1076_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1011_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1012 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1013 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1014 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n1011_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1021_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1022 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1023 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1024 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n1021_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1031_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1032 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1033 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n1031_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1038_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1039 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1040 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n1038_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1045_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1046_o <= w (18 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1047 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1048 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1045_o,
    i => n1046_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1053_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1054_o <= y_4 (1);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1055_o <= y_4 (9 downto 2);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1056 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1057 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1054_o,
    i => n1055_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1062_o <= y_4 (0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1063_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1065_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1066 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1067 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1065_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1072_o <= x_1 (8);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1073_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1074_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1075_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1076_o <= n1074_o & n1075_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1077 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1078 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1083_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1084_o <= not n1083_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1085_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1086_o <= not n1085_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1087_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1088 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1089 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n1087_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1094_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1095_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1096 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1097 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n1094_o,
    i => n1095_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1102_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1103 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1106 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_8 port map (
    i => c_3,
    o => alut2_o);
  n1109_o <= n1073_o & addsub_n1023 & cnotr7_n1096;
  n1110_o <= cnotr7_n1097 & n1102_o;
  n1111_o <= gen0_cnotr5_n1067 & gen0_cnotr5_n1066 & n1072_o;
  n1112_o <= gen0_cnotr3_n1048 & gen0_cnotr3_n1047 & n1053_o;
  n1113_o <= gen0_cnotr4_n1056 & n1064_o;
  n1114_o <= n1086_o & addsub_n1022 & cnotr6_n1088 & cnotr2_n1039 & cnotr1_n1032 & n1084_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_7 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_7;

architecture rtl of cordich_stage_8_7 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n901_o : std_logic_vector (9 downto 0);
  signal add1_n902 : std_logic_vector (9 downto 0);
  signal add1_n903 : std_logic_vector (9 downto 0);
  signal add1_n904 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n911_o : std_logic;
  signal addsub_n912 : std_logic;
  signal addsub_n913 : std_logic_vector (9 downto 0);
  signal addsub_n914 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n921_o : std_logic;
  signal cnotr1_n922 : std_logic;
  signal cnotr1_n923 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n928_o : std_logic;
  signal cnotr2_n929 : std_logic;
  signal cnotr2_n930 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n935_o : std_logic;
  signal n936_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n937 : std_logic;
  signal gen0_cnotr3_n938 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n943_o : std_logic_vector (1 downto 0);
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n946 : std_logic;
  signal gen0_cnotr4_n947 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n952_o : std_logic_vector (1 downto 0);
  signal n953_o : std_logic_vector (6 downto 0);
  signal n954_o : std_logic_vector (8 downto 0);
  signal n955_o : std_logic;
  signal gen0_cnotr5_n956 : std_logic;
  signal gen0_cnotr5_n957 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n962_o : std_logic_vector (1 downto 0);
  signal n963_o : std_logic_vector (6 downto 0);
  signal n964_o : std_logic;
  signal n965_o : std_logic_vector (7 downto 0);
  signal n966_o : std_logic_vector (8 downto 0);
  signal add2_n967 : std_logic_vector (8 downto 0);
  signal add2_n968 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal cnotr6_n978 : std_logic;
  signal cnotr6_n979 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n984_o : std_logic;
  signal n985_o : std_logic_vector (7 downto 0);
  signal cnotr7_n986 : std_logic;
  signal cnotr7_n987 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n992_o : std_logic;
  signal alut1_n993 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n996 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n999_o : std_logic_vector (17 downto 0);
  signal n1000_o : std_logic_vector (8 downto 0);
  signal n1001_o : std_logic_vector (9 downto 0);
  signal n1002_o : std_logic_vector (9 downto 0);
  signal n1003_o : std_logic_vector (9 downto 0);
  signal n1004_o : std_logic_vector (5 downto 0);
begin
  g <= n999_o;
  a_out <= add2_n968;
  c_out <= n1000_o;
  x_out <= add1_n904;
  y_out <= addsub_n914;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n902; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1001_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1002_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n923; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n903; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n930; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1003_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1004_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n993; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n979; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n967; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n996; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n947; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n966_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n901_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n902 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n903 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n904 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n901_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n911_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n912 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n913 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n914 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n911_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n921_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n922 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n923 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n921_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n928_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n929 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n930 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n928_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n935_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n936_o <= w (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n937 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n938 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n935_o,
    i => n936_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n943_o <= y (8 downto 7);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n944_o <= y_4 (2);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n945_o <= y_4 (9 downto 3);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n946 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n947 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n944_o,
    i => n945_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n952_o <= y_4 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n953_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n954_o <= n952_o & n953_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n955_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n956 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n957 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n955_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n962_o <= x_1 (8 downto 7);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n963_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n964_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n965_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n966_o <= n964_o & n965_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n967 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n968 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n973_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n974_o <= not n973_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n975_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n976_o <= not n975_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n977_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n978 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n979 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n977_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n984_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n985_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n986 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n987 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n984_o,
    i => n985_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n992_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n993 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n996 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_7 port map (
    i => c_3,
    o => alut2_o);
  n999_o <= n963_o & addsub_n913 & cnotr7_n986;
  n1000_o <= cnotr7_n987 & n992_o;
  n1001_o <= gen0_cnotr5_n957 & gen0_cnotr5_n956 & n962_o;
  n1002_o <= gen0_cnotr3_n938 & gen0_cnotr3_n937 & n943_o;
  n1003_o <= gen0_cnotr4_n946 & n954_o;
  n1004_o <= n976_o & addsub_n912 & cnotr6_n978 & cnotr2_n929 & cnotr1_n922 & n974_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_6 is
  port (
    w : in std_logic_vector (16 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_6;

architecture rtl of cordich_stage_8_6 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n791_o : std_logic_vector (9 downto 0);
  signal add1_n792 : std_logic_vector (9 downto 0);
  signal add1_n793 : std_logic_vector (9 downto 0);
  signal add1_n794 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n801_o : std_logic;
  signal addsub_n802 : std_logic;
  signal addsub_n803 : std_logic_vector (9 downto 0);
  signal addsub_n804 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n811_o : std_logic;
  signal cnotr1_n812 : std_logic;
  signal cnotr1_n813 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n818_o : std_logic;
  signal cnotr2_n819 : std_logic;
  signal cnotr2_n820 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n825_o : std_logic;
  signal n826_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n827 : std_logic;
  signal gen0_cnotr3_n828 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n833_o : std_logic_vector (2 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n836 : std_logic;
  signal gen0_cnotr4_n837 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n842_o : std_logic_vector (2 downto 0);
  signal n843_o : std_logic_vector (5 downto 0);
  signal n844_o : std_logic_vector (8 downto 0);
  signal n845_o : std_logic;
  signal gen0_cnotr5_n846 : std_logic;
  signal gen0_cnotr5_n847 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n852_o : std_logic_vector (2 downto 0);
  signal n853_o : std_logic_vector (5 downto 0);
  signal n854_o : std_logic;
  signal n855_o : std_logic_vector (7 downto 0);
  signal n856_o : std_logic_vector (8 downto 0);
  signal add2_n857 : std_logic_vector (8 downto 0);
  signal add2_n858 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal cnotr6_n868 : std_logic;
  signal cnotr6_n869 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n874_o : std_logic;
  signal n875_o : std_logic_vector (7 downto 0);
  signal cnotr7_n876 : std_logic;
  signal cnotr7_n877 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n882_o : std_logic;
  signal alut1_n883 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n886 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n889_o : std_logic_vector (16 downto 0);
  signal n890_o : std_logic_vector (8 downto 0);
  signal n891_o : std_logic_vector (9 downto 0);
  signal n892_o : std_logic_vector (9 downto 0);
  signal n893_o : std_logic_vector (9 downto 0);
  signal n894_o : std_logic_vector (5 downto 0);
begin
  g <= n889_o;
  a_out <= add2_n858;
  c_out <= n890_o;
  x_out <= add1_n794;
  y_out <= addsub_n804;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n792; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n891_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n892_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n813; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n793; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n820; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n893_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n894_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n883; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n869; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n857; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n886; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n837; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n856_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n791_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n792 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n793 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n794 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n791_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n801_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n802 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n803 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n804 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n801_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n811_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n812 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n813 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n811_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n818_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n819 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n820 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n818_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n825_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n826_o <= w (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n827 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n828 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n825_o,
    i => n826_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n833_o <= y (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n834_o <= y_4 (3);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n835_o <= y_4 (9 downto 4);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n836 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n837 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n834_o,
    i => n835_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n842_o <= y_4 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n843_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n844_o <= n842_o & n843_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n845_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n846 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n847 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n845_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n852_o <= x_1 (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n853_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n854_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n855_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n856_o <= n854_o & n855_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n857 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n858 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n863_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n864_o <= not n863_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n865_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n866_o <= not n865_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n867_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n868 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n869 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n867_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n874_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n875_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n876 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n877 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n874_o,
    i => n875_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n882_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n883 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n886 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_6 port map (
    i => c_3,
    o => alut2_o);
  n889_o <= n853_o & addsub_n803 & cnotr7_n876;
  n890_o <= cnotr7_n877 & n882_o;
  n891_o <= gen0_cnotr5_n847 & gen0_cnotr5_n846 & n852_o;
  n892_o <= gen0_cnotr3_n828 & gen0_cnotr3_n827 & n833_o;
  n893_o <= gen0_cnotr4_n836 & n844_o;
  n894_o <= n866_o & addsub_n802 & cnotr6_n868 & cnotr2_n819 & cnotr1_n812 & n864_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_5 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_5;

architecture rtl of cordich_stage_8_5 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n681_o : std_logic_vector (9 downto 0);
  signal add1_n682 : std_logic_vector (9 downto 0);
  signal add1_n683 : std_logic_vector (9 downto 0);
  signal add1_n684 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n691_o : std_logic;
  signal addsub_n692 : std_logic;
  signal addsub_n693 : std_logic_vector (9 downto 0);
  signal addsub_n694 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n701_o : std_logic;
  signal cnotr1_n702 : std_logic;
  signal cnotr1_n703 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n708_o : std_logic;
  signal cnotr2_n709 : std_logic;
  signal cnotr2_n710 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n715_o : std_logic;
  signal n716_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n717 : std_logic;
  signal gen0_cnotr3_n718 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n723_o : std_logic_vector (3 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n726 : std_logic;
  signal gen0_cnotr4_n727 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n732_o : std_logic_vector (3 downto 0);
  signal n733_o : std_logic_vector (4 downto 0);
  signal n734_o : std_logic_vector (8 downto 0);
  signal n735_o : std_logic;
  signal gen0_cnotr5_n736 : std_logic;
  signal gen0_cnotr5_n737 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n742_o : std_logic_vector (3 downto 0);
  signal n743_o : std_logic_vector (4 downto 0);
  signal n744_o : std_logic;
  signal n745_o : std_logic_vector (7 downto 0);
  signal n746_o : std_logic_vector (8 downto 0);
  signal add2_n747 : std_logic_vector (8 downto 0);
  signal add2_n748 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal cnotr6_n758 : std_logic;
  signal cnotr6_n759 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n764_o : std_logic;
  signal n765_o : std_logic_vector (7 downto 0);
  signal cnotr7_n766 : std_logic;
  signal cnotr7_n767 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n772_o : std_logic;
  signal alut1_n773 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n776 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n779_o : std_logic_vector (15 downto 0);
  signal n780_o : std_logic_vector (8 downto 0);
  signal n781_o : std_logic_vector (9 downto 0);
  signal n782_o : std_logic_vector (9 downto 0);
  signal n783_o : std_logic_vector (9 downto 0);
  signal n784_o : std_logic_vector (5 downto 0);
begin
  g <= n779_o;
  a_out <= add2_n748;
  c_out <= n780_o;
  x_out <= add1_n684;
  y_out <= addsub_n694;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n682; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n781_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n782_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n703; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n683; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n710; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n783_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n784_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n773; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n759; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n747; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n776; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n727; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n746_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n681_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n682 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n683 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n684 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n681_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n691_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n692 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n693 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n694 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n691_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n701_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n702 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n703 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n701_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n708_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n709 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n710 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n708_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n715_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n716_o <= w (15 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n717 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n718 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n715_o,
    i => n716_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n723_o <= y (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n724_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n725_o <= y_4 (9 downto 5);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n726 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n727 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n724_o,
    i => n725_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n732_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n733_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n734_o <= n732_o & n733_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n735_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n736 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n737 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n735_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n742_o <= x_1 (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n743_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n744_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n745_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n746_o <= n744_o & n745_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n747 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n748 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n753_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n754_o <= not n753_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n755_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n756_o <= not n755_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n757_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n758 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n759 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n757_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n764_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n765_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n766 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n767 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n764_o,
    i => n765_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n772_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n773 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n776 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_5 port map (
    i => c_3,
    o => alut2_o);
  n779_o <= n743_o & addsub_n693 & cnotr7_n766;
  n780_o <= cnotr7_n767 & n772_o;
  n781_o <= gen0_cnotr5_n737 & gen0_cnotr5_n736 & n742_o;
  n782_o <= gen0_cnotr3_n718 & gen0_cnotr3_n717 & n723_o;
  n783_o <= gen0_cnotr4_n726 & n734_o;
  n784_o <= n756_o & addsub_n692 & cnotr6_n758 & cnotr2_n709 & cnotr1_n702 & n754_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_4 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_4;

architecture rtl of cordich_stage_8_4 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n571_o : std_logic_vector (9 downto 0);
  signal add1_n572 : std_logic_vector (9 downto 0);
  signal add1_n573 : std_logic_vector (9 downto 0);
  signal add1_n574 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n581_o : std_logic;
  signal addsub_n582 : std_logic;
  signal addsub_n583 : std_logic_vector (9 downto 0);
  signal addsub_n584 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n591_o : std_logic;
  signal cnotr1_n592 : std_logic;
  signal cnotr1_n593 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n598_o : std_logic;
  signal cnotr2_n599 : std_logic;
  signal cnotr2_n600 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n605_o : std_logic;
  signal n606_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n607 : std_logic;
  signal gen0_cnotr3_n608 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n613_o : std_logic_vector (4 downto 0);
  signal n614_o : std_logic;
  signal n615_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n616 : std_logic;
  signal gen0_cnotr4_n617 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n622_o : std_logic_vector (4 downto 0);
  signal n623_o : std_logic_vector (3 downto 0);
  signal n624_o : std_logic_vector (8 downto 0);
  signal n625_o : std_logic;
  signal gen0_cnotr5_n626 : std_logic;
  signal gen0_cnotr5_n627 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n632_o : std_logic_vector (4 downto 0);
  signal n633_o : std_logic_vector (3 downto 0);
  signal n634_o : std_logic;
  signal n635_o : std_logic_vector (7 downto 0);
  signal n636_o : std_logic_vector (8 downto 0);
  signal add2_n637 : std_logic_vector (8 downto 0);
  signal add2_n638 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal cnotr6_n648 : std_logic;
  signal cnotr6_n649 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n654_o : std_logic;
  signal n655_o : std_logic_vector (7 downto 0);
  signal cnotr7_n656 : std_logic;
  signal cnotr7_n657 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n662_o : std_logic;
  signal alut1_n663 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n666 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n669_o : std_logic_vector (14 downto 0);
  signal n670_o : std_logic_vector (8 downto 0);
  signal n671_o : std_logic_vector (9 downto 0);
  signal n672_o : std_logic_vector (9 downto 0);
  signal n673_o : std_logic_vector (9 downto 0);
  signal n674_o : std_logic_vector (5 downto 0);
begin
  g <= n669_o;
  a_out <= add2_n638;
  c_out <= n670_o;
  x_out <= add1_n574;
  y_out <= addsub_n584;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n572; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n671_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n672_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n593; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n573; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n600; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n673_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n674_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n663; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n649; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n637; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n666; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n617; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n636_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n571_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n572 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n573 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n574 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n571_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n581_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n582 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n583 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n584 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n581_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n591_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n592 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n593 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n591_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n598_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n599 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n600 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n598_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n605_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n606_o <= w (14 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n607 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n608 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n605_o,
    i => n606_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n613_o <= y (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n614_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n615_o <= y_4 (9 downto 6);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n616 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n617 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n614_o,
    i => n615_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n622_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n623_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n624_o <= n622_o & n623_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n625_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n626 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n627 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n625_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n632_o <= x_1 (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n633_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n634_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n635_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n636_o <= n634_o & n635_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n637 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n638 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n643_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n644_o <= not n643_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n645_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n646_o <= not n645_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n647_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n648 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n649 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n647_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n654_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n655_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n656 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n657 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n654_o,
    i => n655_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n662_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n663 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n666 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_4 port map (
    i => c_3,
    o => alut2_o);
  n669_o <= n633_o & addsub_n583 & cnotr7_n656;
  n670_o <= cnotr7_n657 & n662_o;
  n671_o <= gen0_cnotr5_n627 & gen0_cnotr5_n626 & n632_o;
  n672_o <= gen0_cnotr3_n608 & gen0_cnotr3_n607 & n613_o;
  n673_o <= gen0_cnotr4_n616 & n624_o;
  n674_o <= n646_o & addsub_n582 & cnotr6_n648 & cnotr2_n599 & cnotr1_n592 & n644_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n461_o : std_logic_vector (9 downto 0);
  signal add1_n462 : std_logic_vector (9 downto 0);
  signal add1_n463 : std_logic_vector (9 downto 0);
  signal add1_n464 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n471_o : std_logic;
  signal addsub_n472 : std_logic;
  signal addsub_n473 : std_logic_vector (9 downto 0);
  signal addsub_n474 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n481_o : std_logic;
  signal cnotr1_n482 : std_logic;
  signal cnotr1_n483 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n488_o : std_logic;
  signal cnotr2_n489 : std_logic;
  signal cnotr2_n490 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n497 : std_logic;
  signal gen0_cnotr3_n498 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n503_o : std_logic_vector (5 downto 0);
  signal n504_o : std_logic;
  signal n505_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n506 : std_logic;
  signal gen0_cnotr4_n507 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n512_o : std_logic_vector (5 downto 0);
  signal n513_o : std_logic_vector (2 downto 0);
  signal n514_o : std_logic_vector (8 downto 0);
  signal n515_o : std_logic;
  signal gen0_cnotr5_n516 : std_logic;
  signal gen0_cnotr5_n517 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n522_o : std_logic_vector (5 downto 0);
  signal n523_o : std_logic_vector (2 downto 0);
  signal n524_o : std_logic;
  signal n525_o : std_logic_vector (7 downto 0);
  signal n526_o : std_logic_vector (8 downto 0);
  signal add2_n527 : std_logic_vector (8 downto 0);
  signal add2_n528 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal cnotr6_n538 : std_logic;
  signal cnotr6_n539 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n544_o : std_logic;
  signal n545_o : std_logic_vector (7 downto 0);
  signal cnotr7_n546 : std_logic;
  signal cnotr7_n547 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n552_o : std_logic;
  signal alut1_n553 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n556 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n559_o : std_logic_vector (13 downto 0);
  signal n560_o : std_logic_vector (8 downto 0);
  signal n561_o : std_logic_vector (9 downto 0);
  signal n562_o : std_logic_vector (9 downto 0);
  signal n563_o : std_logic_vector (9 downto 0);
  signal n564_o : std_logic_vector (5 downto 0);
begin
  g <= n559_o;
  a_out <= add2_n528;
  c_out <= n560_o;
  x_out <= add1_n464;
  y_out <= addsub_n474;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n462; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n561_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n562_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n483; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n463; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n490; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n563_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n564_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n553; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n539; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n527; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n556; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n507; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n526_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n461_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n462 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n463 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n464 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n461_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n471_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n472 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n473 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n474 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n471_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n481_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n482 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n483 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n481_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n488_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n489 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n490 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n488_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n495_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n496_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n497 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n498 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n495_o,
    i => n496_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n503_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n504_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n505_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n506 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n507 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n504_o,
    i => n505_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n512_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n513_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n514_o <= n512_o & n513_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n515_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n516 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n517 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n515_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n522_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n523_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n524_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n525_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n526_o <= n524_o & n525_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n527 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n528 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n533_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n534_o <= not n533_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n535_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n536_o <= not n535_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n537_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n538 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n539 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n537_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n544_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n545_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n546 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n547 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n544_o,
    i => n545_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n552_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n553 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n556 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n559_o <= n523_o & addsub_n473 & cnotr7_n546;
  n560_o <= cnotr7_n547 & n552_o;
  n561_o <= gen0_cnotr5_n517 & gen0_cnotr5_n516 & n522_o;
  n562_o <= gen0_cnotr3_n498 & gen0_cnotr3_n497 & n503_o;
  n563_o <= gen0_cnotr4_n506 & n514_o;
  n564_o <= n536_o & addsub_n472 & cnotr6_n538 & cnotr2_n489 & cnotr1_n482 & n534_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n351_o : std_logic_vector (9 downto 0);
  signal add1_n352 : std_logic_vector (9 downto 0);
  signal add1_n353 : std_logic_vector (9 downto 0);
  signal add1_n354 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n361_o : std_logic;
  signal addsub_n362 : std_logic;
  signal addsub_n363 : std_logic_vector (9 downto 0);
  signal addsub_n364 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n371_o : std_logic;
  signal cnotr1_n372 : std_logic;
  signal cnotr1_n373 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n378_o : std_logic;
  signal cnotr2_n379 : std_logic;
  signal cnotr2_n380 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n387 : std_logic;
  signal gen0_cnotr3_n388 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n393_o : std_logic_vector (6 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n396 : std_logic;
  signal gen0_cnotr4_n397 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n402_o : std_logic_vector (6 downto 0);
  signal n403_o : std_logic_vector (1 downto 0);
  signal n404_o : std_logic_vector (8 downto 0);
  signal n405_o : std_logic;
  signal gen0_cnotr5_n406 : std_logic;
  signal gen0_cnotr5_n407 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n412_o : std_logic_vector (6 downto 0);
  signal n413_o : std_logic_vector (1 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic_vector (7 downto 0);
  signal n416_o : std_logic_vector (8 downto 0);
  signal add2_n417 : std_logic_vector (8 downto 0);
  signal add2_n418 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal cnotr6_n428 : std_logic;
  signal cnotr6_n429 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n434_o : std_logic;
  signal n435_o : std_logic_vector (7 downto 0);
  signal cnotr7_n436 : std_logic;
  signal cnotr7_n437 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n442_o : std_logic;
  signal alut1_n443 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n446 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n449_o : std_logic_vector (12 downto 0);
  signal n450_o : std_logic_vector (8 downto 0);
  signal n451_o : std_logic_vector (9 downto 0);
  signal n452_o : std_logic_vector (9 downto 0);
  signal n453_o : std_logic_vector (9 downto 0);
  signal n454_o : std_logic_vector (5 downto 0);
begin
  g <= n449_o;
  a_out <= add2_n418;
  c_out <= n450_o;
  x_out <= add1_n354;
  y_out <= addsub_n364;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n352; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n451_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n452_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n373; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n353; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n380; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n453_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n454_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n443; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n429; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n417; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n446; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n397; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n416_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n351_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n352 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n353 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n354 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n351_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n361_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n362 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n363 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n364 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n361_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n371_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n372 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n373 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n371_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n378_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n379 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n380 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n378_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n385_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n386_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n387 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n388 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n385_o,
    i => n386_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n393_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n394_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n395_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n396 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n397 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n394_o,
    i => n395_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n402_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n403_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n404_o <= n402_o & n403_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n405_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n406 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n407 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n405_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n412_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n413_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n414_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n415_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n416_o <= n414_o & n415_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n417 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n418 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n423_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n424_o <= not n423_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n425_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n426_o <= not n425_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n427_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n428 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n429 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n427_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n434_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n435_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n436 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n437 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n434_o,
    i => n435_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n442_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n443 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n446 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n449_o <= n413_o & addsub_n363 & cnotr7_n436;
  n450_o <= cnotr7_n437 & n442_o;
  n451_o <= gen0_cnotr5_n407 & gen0_cnotr5_n406 & n412_o;
  n452_o <= gen0_cnotr3_n388 & gen0_cnotr3_n387 & n393_o;
  n453_o <= gen0_cnotr4_n396 & n404_o;
  n454_o <= n426_o & addsub_n362 & cnotr6_n428 & cnotr2_n379 & cnotr1_n372 & n424_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n241_o : std_logic_vector (9 downto 0);
  signal add1_n242 : std_logic_vector (9 downto 0);
  signal add1_n243 : std_logic_vector (9 downto 0);
  signal add1_n244 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n251_o : std_logic;
  signal addsub_n252 : std_logic;
  signal addsub_n253 : std_logic_vector (9 downto 0);
  signal addsub_n254 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n261_o : std_logic;
  signal cnotr1_n262 : std_logic;
  signal cnotr1_n263 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n268_o : std_logic;
  signal cnotr2_n269 : std_logic;
  signal cnotr2_n270 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal gen0_cnotr3_n277 : std_logic;
  signal gen0_cnotr3_n278 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n283_o : std_logic_vector (7 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal gen0_cnotr4_n286 : std_logic;
  signal gen0_cnotr4_n287 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n292_o : std_logic_vector (7 downto 0);
  signal n293_o : std_logic;
  signal n294_o : std_logic_vector (8 downto 0);
  signal n295_o : std_logic;
  signal gen0_cnotr5_n296 : std_logic;
  signal gen0_cnotr5_n297 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n302_o : std_logic_vector (7 downto 0);
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (7 downto 0);
  signal n306_o : std_logic_vector (8 downto 0);
  signal add2_n307 : std_logic_vector (8 downto 0);
  signal add2_n308 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal cnotr6_n318 : std_logic;
  signal cnotr6_n319 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (7 downto 0);
  signal cnotr7_n326 : std_logic;
  signal cnotr7_n327 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n332_o : std_logic;
  signal alut1_n333 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n336 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n339_o : std_logic_vector (11 downto 0);
  signal n340_o : std_logic_vector (8 downto 0);
  signal n341_o : std_logic_vector (9 downto 0);
  signal n342_o : std_logic_vector (9 downto 0);
  signal n343_o : std_logic_vector (9 downto 0);
  signal n344_o : std_logic_vector (5 downto 0);
begin
  g <= n339_o;
  a_out <= add2_n308;
  c_out <= n340_o;
  x_out <= add1_n244;
  y_out <= addsub_n254;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n242; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n341_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n342_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n263; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n243; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n270; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n343_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n344_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n333; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n319; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n307; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n336; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n287; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n306_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n241_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n242 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n243 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n244 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n241_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n251_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n252 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n253 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n254 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n251_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n261_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n262 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n263 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n261_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n268_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n269 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n270 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n268_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n275_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n276_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n277 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n278 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n275_o,
    i => n276_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n283_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n284_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n285_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n286 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n287 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n284_o,
    i => n285_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n292_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n293_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n294_o <= n292_o & n293_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n295_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n296 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n297 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n295_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n302_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n303_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n304_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n305_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n306_o <= n304_o & n305_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n307 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n308 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n313_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n314_o <= not n313_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n315_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n316_o <= not n315_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n317_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n318 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n319 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n317_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n324_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n325_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n326 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n327 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n324_o,
    i => n325_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n332_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n333 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n336 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n339_o <= n303_o & addsub_n253 & cnotr7_n326;
  n340_o <= cnotr7_n327 & n332_o;
  n341_o <= gen0_cnotr5_n297 & gen0_cnotr5_n296 & n302_o;
  n342_o <= gen0_cnotr3_n278 & gen0_cnotr3_n277 & n283_o;
  n343_o <= gen0_cnotr4_n286 & n294_o;
  n344_o <= n316_o & addsub_n252 & cnotr6_n318 & cnotr2_n269 & cnotr1_n262 & n314_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_10 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_10;

architecture rtl of inith_lookup_9_10 is
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic_vector (8 downto 0);
begin
  o <= n235_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n222_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n223_o <= not n222_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n224_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n225_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n226_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n227_o <= not n226_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n228_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n229_o <= not n228_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n230_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n231_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n232_o <= not n231_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n233_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n234_o <= i (0);
  n235_o <= n223_o & n224_o & n225_o & n227_o & n229_o & n230_o & n232_o & n233_o & n234_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (176 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (176 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (98 downto 0);
  signal as : std_logic_vector (98 downto 0);
  signal xs : std_logic_vector (109 downto 0);
  signal ys : std_logic_vector (109 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n75_o : std_logic_vector (14 downto 0);
  signal n76_o : std_logic_vector (8 downto 0);
  signal n77_o : std_logic_vector (8 downto 0);
  signal n78_o : std_logic_vector (9 downto 0);
  signal n79_o : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (9 downto 0);
  signal n95_o : std_logic_vector (14 downto 0);
  signal n96_o : std_logic_vector (8 downto 0);
  signal n97_o : std_logic_vector (8 downto 0);
  signal n98_o : std_logic_vector (9 downto 0);
  signal n99_o : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (9 downto 0);
  signal n115_o : std_logic_vector (15 downto 0);
  signal n116_o : std_logic_vector (8 downto 0);
  signal n117_o : std_logic_vector (8 downto 0);
  signal n118_o : std_logic_vector (9 downto 0);
  signal n119_o : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (9 downto 0);
  signal n135_o : std_logic_vector (16 downto 0);
  signal n136_o : std_logic_vector (8 downto 0);
  signal n137_o : std_logic_vector (8 downto 0);
  signal n138_o : std_logic_vector (9 downto 0);
  signal n139_o : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (9 downto 0);
  signal n155_o : std_logic_vector (17 downto 0);
  signal n156_o : std_logic_vector (8 downto 0);
  signal n157_o : std_logic_vector (8 downto 0);
  signal n158_o : std_logic_vector (9 downto 0);
  signal n159_o : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (9 downto 0);
  signal n175_o : std_logic_vector (18 downto 0);
  signal n176_o : std_logic_vector (8 downto 0);
  signal n177_o : std_logic_vector (8 downto 0);
  signal n178_o : std_logic_vector (9 downto 0);
  signal n179_o : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (18 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (9 downto 0);
  signal n195_o : std_logic_vector (19 downto 0);
  signal n196_o : std_logic_vector (8 downto 0);
  signal n197_o : std_logic_vector (8 downto 0);
  signal n198_o : std_logic_vector (9 downto 0);
  signal n199_o : std_logic_vector (9 downto 0);
  signal gen1_n9_stagex_n200 : std_logic_vector (19 downto 0);
  signal gen1_n9_stagex_n201 : std_logic_vector (8 downto 0);
  signal gen1_n9_stagex_n202 : std_logic_vector (8 downto 0);
  signal gen1_n9_stagex_n203 : std_logic_vector (9 downto 0);
  signal gen1_n9_stagex_n204 : std_logic_vector (9 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (9 downto 0);
  signal n216_o : std_logic_vector (176 downto 0);
  signal n217_o : std_logic_vector (98 downto 0);
  signal n218_o : std_logic_vector (98 downto 0);
  signal n219_o : std_logic_vector (109 downto 0);
  signal n220_o : std_logic_vector (109 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n216_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n217_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n218_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n219_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n220_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_10 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (98 downto 90);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (98 downto 90);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (109 downto 100);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (109 downto 100);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (53 downto 39);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_8_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (68 downto 54);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (44 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (44 downto 36);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (49 downto 40);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (49 downto 40);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_8_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (84 downto 69);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (53 downto 45);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (53 downto 45);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (59 downto 50);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (59 downto 50);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_8_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (62 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (62 downto 54);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (69 downto 60);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (69 downto 60);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_8_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (119 downto 102);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (71 downto 63);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (71 downto 63);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (79 downto 70);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (79 downto 70);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_8_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (138 downto 120);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (80 downto 72);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (80 downto 72);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (89 downto 80);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (89 downto 80);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_8_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n195_o <= wrap_W (158 downto 139);
  -- vhdl_source/cordich.vhdl:118:71
  n196_o <= as (89 downto 81);
  -- vhdl_source/cordich.vhdl:118:83
  n197_o <= cs (89 downto 81);
  -- vhdl_source/cordich.vhdl:119:71
  n198_o <= xs (99 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n199_o <= ys (99 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n9_stagex_n200 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n201 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n202 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n9_stagex_n203 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n9_stagex_n204 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n9_stagex : entity work.cordich_stage_8_9 port map (
    w => n195_o,
    a => n196_o,
    c => n197_o,
    x => n198_o,
    y => n199_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  n216_o <= (17 downto 0 => 'Z') & gen1_n9_stagex_n200 & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n217_o <= gen1_n9_stagex_n202 & gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n218_o <= gen1_n9_stagex_n201 & gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n219_o <= gen1_n9_stagex_n203 & gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n220_o <= gen1_n9_stagex_n204 & gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
