
==============================================================================
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:10:57
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1.1) on 2021-07-20-20:33:48
   Version:                2.12.427
   Kernels:                DGN_compute_graphs
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          53444139-53f0-72cd-0035-c90fabddbeb3
   UUID (IINTF):           862c7020a250293e32036f19956669e5
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          xilinx_u50_gen3x16_xdma_201920_3
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 283 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 185 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: DGN_compute_graphs

Definition
----------
   Signature: DGN_compute_graphs (unsigned int num_graphs, void* nums_of_nodes, void* nums_of_edges, void* reload_weights, void* out, void* node_feature_in, void* node_eigen_in, void* edge_list_in, void* embedding_h_atom_embedding_list_weights_in, void* layers_posttrans_fully_connected_0_linear_weight_in, void* layers_posttrans_fully_connected_0_linear_bias_in, void* MLP_layer_FC_layers_0_weight_in, void* MLP_layer_FC_layers_0_bias_in, void* MLP_layer_FC_layers_1_weight_in, void* MLP_layer_FC_layers_1_bias_in, void* MLP_layer_FC_layers_2_weight_in, void* MLP_layer_FC_layers_2_bias_in)

Ports
-----
   Port:          M_AXI_MEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        DGN_compute_graphs_1
   Base Address: 0x1400000

   Argument:          num_graphs
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          nums_of_nodes
   Register Offset:   0x18
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          nums_of_edges
   Register Offset:   0x24
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          reload_weights
   Register Offset:   0x30
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x3C
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          node_feature_in
   Register Offset:   0x48
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          node_eigen_in
   Register Offset:   0x54
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          edge_list_in
   Register Offset:   0x60
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          embedding_h_atom_embedding_list_weights_in
   Register Offset:   0x6C
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          layers_posttrans_fully_connected_0_linear_weight_in
   Register Offset:   0x78
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          layers_posttrans_fully_connected_0_linear_bias_in
   Register Offset:   0x84
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          MLP_layer_FC_layers_0_weight_in
   Register Offset:   0x90
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          MLP_layer_FC_layers_0_bias_in
   Register Offset:   0x9C
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          MLP_layer_FC_layers_1_weight_in
   Register Offset:   0xA8
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          MLP_layer_FC_layers_1_bias_in
   Register Offset:   0xB4
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          MLP_layer_FC_layers_2_weight_in
   Register Offset:   0xC0
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          MLP_layer_FC_layers_2_bias_in
   Register Offset:   0xCC
   Port:              M_AXI_MEM
   Memory:            HBM[0] (MEM_HBM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1.1 - 2021-07-20-20:33:48 (SW BUILD: 3278995)
   Command Line:  v++ --input_files _x.hw.xilinx_u50_gen3x16_xdma_201920_3/DGN_compute_graphs.xo --link --optimize 0 --output ./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/DGN_compute_graphs.link.xclbin --platform xilinx_u50_gen3x16_xdma_201920_3 --report_level 0 --save-temps --target hw --temp_dir ./_x.hw.xilinx_u50_gen3x16_xdma_201920_3 
   Options:       --input_files _x.hw.xilinx_u50_gen3x16_xdma_201920_3/DGN_compute_graphs.xo
                  --link
                  --optimize 0
                  --output ./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/DGN_compute_graphs.link.xclbin
                  --platform xilinx_u50_gen3x16_xdma_201920_3
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./_x.hw.xilinx_u50_gen3x16_xdma_201920_3 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
