<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — stt stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="ram.html">ram</a></span> (17)
<br/><span class="tag"><a href="cach.html">cach</a></span> (15)
<br/><span class="tag"><a href="mram.html">mram</a></span> (12)
<br/><span class="tag"><a href="design.html">design</a></span> (7)
<br/><span class="tag"><a href="low.html">low</a></span> (7)
</div>
<h2><span class="ttl">Stem</span> stt$ (<a href="../words.html">all stems</a>)</h2>
<h3>30 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiCSHLWY.html">DAC-2015-LiCSHLWY</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A STT-RAM-based low-power hybrid register file for GPGPUs (<abbr title="Gushu Li">GL</abbr>, <abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Henry Hoffmann">HH</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Huazhong Yang">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-WangJZWY.html">DAC-2015-WangJZWY</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM (<abbr title="Rujia Wang">RW</abbr>, <abbr title="Lei Jiang">LJ</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Linzhang Wang">LW</abbr>, <abbr title="Jun Yang">JY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KomalanTPFC.html">DATE-2015-KomalanTPFC</a></dt><dd>System level exploration of a STT-MRAM based level 1 data-cache (<abbr title="Manu Perumkunnil Komalan">MPK</abbr>, <abbr title="Christian Tenllado">CT</abbr>, <abbr title="José Ignacio Gómez Perez">JIGP</abbr>, <abbr title="Francisco Tirado Fernández">FTF</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1311–1316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-PajouhiFR.html">DATE-2015-PajouhiFR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Device/circuit/architecture co-design of reliable STT-MRAM (<abbr title="Zoha Pajouhi">ZP</abbr>, <abbr title="Xuanyao Fong">XF</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1437–1442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-VatajeluNIP.html">DATE-2015-VatajeluNIP</a></dt><dd>STT MRAM-Based PUFs (<abbr title="Elena Ioana Vatajelu">EIV</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Marco Indaco">MI</abbr>, <abbr title="Paolo Prinetto">PP</abbr>), pp. 872–875.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-VatajeluRIRPF.html">DATE-2015-VatajeluRIRPF</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Read/write robustness estimation metrics for spin transfer torque (STT) MRAM cell (<abbr title="Elena I. Vatajelu">EIV</abbr>, <abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Marco Indaco">MI</abbr>, <abbr title="Michel Renovell">MR</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 447–452.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-EkenZWJLC.html">DAC-2014-EkenZWJLC</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability (<abbr title="Enes Eken">EE</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Wujie Wen">WW</abbr>, <abbr title="Rajiv V. Joshi">RVJ</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Yiran Chen">YC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-SamavatianAAS.html">DAC-2014-SamavatianAAS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient STT-RAM Last Level Cache Architecture for GPUs (<abbr title="Mohammad Hossein Samavatian">MHS</abbr>, <abbr title="Hamed Abbasitabar">HA</abbr>, <abbr title="Mohammad Arjomand">MA</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-WenZMC.html">DAC-2014-WenZMC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System (<abbr title="Wujie Wen">WW</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Mengjie Mao">MM</abbr>, <abbr title="Yiran Chen">YC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AshammagariMH.html">DATE-2014-AshammagariMH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Exploiting STT-NV technology for reconfigurable, high performance, low power, and low temperature functional unit design (<abbr title="Adarsh Reddy Ashammagari">ARA</abbr>, <abbr title="Hamid Mahmoodi">HM</abbr>, <abbr title="Houman Homayoun">HH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BelKKS.html">DATE-2014-BelKKS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Improving STT-MRAM density through multibit error correction (<abbr title="Brandon Del Bel">BDB</abbr>, <abbr title="Jongyeon Kim">JK</abbr>, <abbr title="Chris H. Kim">CHK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BishnoiEOT.html">DATE-2014-BishnoiEOT</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/termination.html" title="termination">#termination</a></span></dt><dd>Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM (<abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Mojtaba Ebrahimi">ME</abbr>, <abbr title="Fabian Oboril">FO</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-AhnYC.html">HPCA-2014-AhnYC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture (<abbr title="Junwhan Ahn">JA</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 25–36.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-WangJXSX.html">HPCA-2014-WangJXSX</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Adaptive placement and migration policy for an STT-RAM-based hybrid cache (<abbr title="Zhe Wang">ZW</abbr>, <abbr title="Daniel A. Jiménez">DAJ</abbr>, <abbr title="Cong Xu">CX</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BiWL.html">DATE-2013-BiWL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>STT-RAM designs supporting dual-port accesses (<abbr title="Xiuyuan Bi">XB</abbr>, <abbr title="Mohamed Anis Weldon">MAW</abbr>, <abbr title="Hai Li">HL</abbr>), pp. 853–858.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LiSLXCX.html">DATE-2013-LiSLXCX</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Cache coherence enabled adaptive refresh for volatile STT-RAM (<abbr title="Jianhua Li">JL</abbr>, <abbr title="Liang Shi">LS</abbr>, <abbr title="Qing'an Li">QL</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Yinlong Xu">YX</abbr>), pp. 1247–1250.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangDX.html">DATE-2013-WangDX</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>OAP: an obstruction-aware cache management policy for STT-RAM last-level caches (<abbr title="Jue Wang">JW</abbr>, <abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 847–852.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-ChangRLJ.html">HPCA-2013-ChangRLJ</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM (<abbr title="Mu-Tien Chang">MTC</abbr>, <abbr title="Paul Rosenfeld">PR</abbr>, <abbr title="Shih-Lien Lu">SLL</abbr>, <abbr title="Bruce Jacob">BJ</abbr>), pp. 143–154.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JiangZZY.html">DAC-2012-JiangZZY</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors (<abbr title="Lei Jiang">LJ</abbr>, <abbr title="Bo Zhao">BZ</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Jun Yang">JY</abbr>), pp. 907–912.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JogMXXNID.html">DAC-2012-JogMXXNID</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs (<abbr title="Adwait Jog">AJ</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Cong Xu">CX</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="Ravishankar Iyer">RI</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 243–252.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-MorrisBZP.html">DAC-2012-MorrisBZP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices (<abbr title="Daniel Morris">DM</abbr>, <abbr title="David Bromberg">DB</abbr>, <abbr title="Jian-Gang (Jimmy) Zhu">JG(Z</abbr>, <abbr title="Larry T. Pileggi">LTP</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ParkGMRR.html">DAC-2012-ParkGMRR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture (<abbr title="Sang Phill Park">SPP</abbr>, <abbr title="Sumeet Kumar Gupta">SKG</abbr>, <abbr title="Niladri Narayan Mojumder">NNM</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-WenZCWX.html">DAC-2012-WenZCWX</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method (<abbr title="Wujie Wen">WW</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 1191–1196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-GuptaPMR.html">DATE-2012-GuptaPMR</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Layout-aware optimization of stt mrams (<abbr title="Sumeet Kumar Gupta">SKG</abbr>, <abbr title="Sang Phill Park">SPP</abbr>, <abbr title="Niladri Narayan Mojumder">NNM</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1455–1458.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ZhangWLJC.html">DATE-2012-ZhangWLJC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Asymmetry of MTJ switching and its implication to STT-RAM designs (<abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Xiaobin Wang">XW</abbr>, <abbr title="Yong Li">YL</abbr>, <abbr title="Alex K. Jones">AKJ</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 1313–1318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-LiZXH.html">LCTES-2012-LiZXH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache (<abbr title="Qing'an Li">QL</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Yanxiang He">YH</abbr>), pp. 109–118.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-SmullenMNGS.html">HPCA-2011-SmullenMNGS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Relaxing non-volatility for fast and energy-efficient STT-RAM caches (<abbr title="Clinton Wills Smullen IV">CWSI</abbr>, <abbr title="Vidyabhushan Mohan">VM</abbr>, <abbr title="Anurag Nigam">AN</abbr>, <abbr title="Sudhanva Gurumurthi">SG</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>), pp. 50–61.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLWZXZ.html">DATE-2010-ChenLWZXZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM) (<abbr title="Yiran Chen">YC</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Xiaobin Wang">XW</abbr>, <abbr title="Wenzhong Zhu">WZ</abbr>, <abbr title="Wei Xu">WX</abbr>, <abbr title="Tong Zhang">TZ</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-XuCWZ.html">DAC-2009-XuCWZ</a></dt><dd>Improving STT MRAM storage density through smaller-than-worst-case transistor sizing (<abbr title="Wei Xu">WX</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Xiaobin Wang">XW</abbr>, <abbr title="Tong Zhang">TZ</abbr>), pp. 87–90.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LiASR.html">DAC-2008-LiASR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement (<abbr title="Jing Li">JL</abbr>, <abbr title="Charles Augustine">CA</abbr>, <abbr title="Sayeef S. Salahuddin">SSS</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 278–283.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>