<stg><name>recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %DwIndex = alloca i32 1

]]></Node>
<StgValue><ssdm name="DwIndex"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %canIndex = alloca i32 1

]]></Node>
<StgValue><ssdm name="canIndex"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:2 %zext_ln223_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln223

]]></Node>
<StgValue><ssdm name="zext_ln223_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase

]]></Node>
<StgValue><ssdm name="canbase_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %add_ln223_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln223_1

]]></Node>
<StgValue><ssdm name="add_ln223_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="15">
<![CDATA[
newFuncRoot:5 %zext_ln223_cast = zext i15 %zext_ln223_read

]]></Node>
<StgValue><ssdm name="zext_ln223_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_44, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 8, i7 %canIndex

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 0, i5 %DwIndex

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %DwIndex_1 = load i5 %DwIndex

]]></Node>
<StgValue><ssdm name="DwIndex_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln223 = icmp_eq  i5 %DwIndex_1, i5 %add_ln223_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:3 %DwIndex_2 = add i5 %DwIndex_1, i5 1

]]></Node>
<StgValue><ssdm name="DwIndex_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln223 = br i1 %icmp_ln223, void %for.inc.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="5">
<![CDATA[
for.inc.split:3 %trunc_ln227 = trunc i5 %DwIndex_1

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc.split:4 %shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln227, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:5 %zext_ln226 = zext i6 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add_ln226_1 = add i32 %zext_ln226, i32 %canbase_read

]]></Node>
<StgValue><ssdm name="add_ln226_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %add_ln226 = add i32 %add_ln226_1, i32 %zext_ln223_cast

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln226, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:35 %store_ln223 = store i5 %DwIndex_2, i5 %DwIndex

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="30">
<![CDATA[
for.inc.split:9 %sext_ln226 = sext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln226"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:10 %can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln226

]]></Node>
<StgValue><ssdm name="can_addr_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="43" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="44" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="data_1_req"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="45" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:12 %data = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:13 %trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:18 %trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:23 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
for.inc.split:28 %trunc_ln231 = trunc i32 %data

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.split:0 %canIndex_load = load i7 %canIndex

]]></Node>
<StgValue><ssdm name="canIndex_load"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:14 %add_ln228 = add i7 %canIndex_load, i7 12

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:15 %zext_ln228 = zext i7 %add_ln228

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:16 %can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 %zext_ln228

]]></Node>
<StgValue><ssdm name="can_frame_addr"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:17 %store_ln228 = store i8 %trunc_ln5, i7 %can_frame_addr

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:19 %add_ln229 = add i7 %canIndex_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:20 %zext_ln229 = zext i7 %add_ln229

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:21 %can_frame_addr_4 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln229

]]></Node>
<StgValue><ssdm name="can_frame_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:22 %store_ln229 = store i8 %trunc_ln6, i7 %can_frame_addr_4

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:33 %add_ln232 = add i7 %canIndex_load, i7 4

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:34 %store_ln223 = store i7 %add_ln232, i7 %canIndex

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln224 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln224"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln164"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:24 %add_ln230 = add i7 %canIndex_load, i7 14

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:25 %zext_ln230 = zext i7 %add_ln230

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:26 %can_frame_addr_5 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln230

]]></Node>
<StgValue><ssdm name="can_frame_addr_5"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:27 %store_ln230 = store i8 %trunc_ln7, i7 %can_frame_addr_5

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:29 %add_ln231 = add i7 %canIndex_load, i7 15

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:30 %zext_ln231 = zext i7 %add_ln231

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:31 %can_frame_addr_6 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln231

]]></Node>
<StgValue><ssdm name="can_frame_addr_6"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:32 %store_ln231 = store i8 %trunc_ln231, i7 %can_frame_addr_6

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:36 %br_ln223 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
