verilog xil_defaultlib --include "../../../../Poject_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Poject_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Poject_1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../Poject_1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../Poject_1.gen/sources_1/bd/design_1/ipshared/c420/hdl" \
"../../../bd/design_1/ip/design_1_Diff_Clk_0_0/sim/design_1_Diff_Clk_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.v" \
"../../../bd/design_1/ip/design_1_vio_0_1/sim/design_1_vio_0_1.v" \
"../../../bd/design_1/ip/design_1_UART_Tx_Rx_0_0/sim/design_1_UART_Tx_Rx_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
