#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 11 19:07:48 2022
# Process ID: 14024
# Current directory: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4708 C:\Users\yvvan\Documents\Research\Approximate Computing\MAC_unit\MAC_unit.xpr
# Log file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 791.012 ; gain = 157.188
update_compile_order -fileset sources_1
file mkdir C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new
file mkdir C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new
file mkdir C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new
file mkdir C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new
file mkdir C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new
file mkdir {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new}
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v}}
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_unit
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.883 ; gain = 169.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [Synth 8-689] width (9) of port connection 'data_in' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [Synth 8-689] width (9) of port connection 'data_out' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [Synth 8-689] width (9) of port connection 'data_in' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'data_out' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [Synth 8-689] width (17) of port connection 'data_in' does not match port width (1) of module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
WARNING: [Synth 8-689] width (17) of port connection 'data_out' does not match port width (1) of module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
WARNING: [Synth 8-3917] design MAC_unit has port aout[8] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[8] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[16] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[15] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[14] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[13] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[12] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[11] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[10] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[9] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[8] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[1] driven by constant 0
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[8]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[7]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[6]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[5]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[4]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[3]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[2]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[1]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[8]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[7]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[6]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[5]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[4]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[3]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[2]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.219 ; gain = 233.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1274.219 ; gain = 233.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1274.219 ; gain = 233.598
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 32 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1362.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1399.441 ; gain = 358.820
11 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.441 ; gain = 551.055
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit_tb
INFO: [VRFC 10-2458] undeclared symbol w_out, assumed default net type wire [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xelab -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'w_out' on this module [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.535 ; gain = 16.160
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_unit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [Synth 8-689] width (9) of port connection 'data_in' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [Synth 8-689] width (9) of port connection 'data_out' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [Synth 8-689] width (9) of port connection 'data_in' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'data_out' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [Synth 8-689] width (17) of port connection 'data_in' does not match port width (1) of module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
WARNING: [Synth 8-689] width (17) of port connection 'data_out' does not match port width (1) of module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
WARNING: [Synth 8-3917] design MAC_unit has port aout[8] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[8] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[16] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[15] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[14] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[13] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[12] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[11] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[10] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[9] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[8] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[1] driven by constant 0
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[8]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[7]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[6]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[5]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[4]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[3]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[2]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[1]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[8]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[7]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[6]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[5]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[4]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[3]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[2]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.535 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 32 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1542.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.609 ; gain = 43.074
10 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.609 ; gain = 43.074
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xelab -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'data_in' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'data_in' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 1 for port 'data_in' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_unit_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/Research/Approximate -notrace
couldn't read file "C:/Users/yvvan/Documents/Research/Approximate": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 11 21:11:32 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_unit_tb_behav -key {Behavioral:sim_1:Functional:MAC_unit_tb} -tclbatch {MAC_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1582.629 ; gain = 16.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1666.863 ; gain = 19.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'data_in' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [Synth 8-689] width (8) of port connection 'data_out' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [Synth 8-689] width (8) of port connection 'data_in' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
WARNING: [Synth 8-689] width (8) of port connection 'data_out' does not match port width (1) of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [Synth 8-689] width (17) of port connection 'data_in' does not match port width (1) of module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
WARNING: [Synth 8-689] width (17) of port connection 'data_out' does not match port width (1) of module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
WARNING: [Synth 8-3917] design MAC_unit has port aout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port aout[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port wout[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[16] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[15] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[14] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[13] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[12] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[11] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[10] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[9] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[8] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[7] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[6] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[5] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[4] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[3] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[2] driven by constant 0
WARNING: [Synth 8-3917] design MAC_unit has port sout[1] driven by constant 0
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[7]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[6]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[5]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[4]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[3]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[2]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port ain[1]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[7]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[6]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[5]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[4]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[3]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[2]
WARNING: [Synth 8-3331] design MAC_unit has unconnected port win[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1697.672 ; gain = 50.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.672 ; gain = 50.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.672 ; gain = 50.535
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 30 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.672 ; gain = 50.535
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xelab -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'data_in' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:61]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'data_in' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:62]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 1 for port 'data_in' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_unit_tb_behav -key {Behavioral:sim_1:Functional:MAC_unit_tb} -tclbatch {MAC_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1697.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-6901] identifier 'WORD_SIZE' is used before its declaration [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:26]
WARNING: [Synth 8-6901] identifier 'WORD_SIZE' is used before its declaration [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1697.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.672 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.672 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-3380] identifier 'WORD_SIZE' is used before its declaration [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:26]
WARNING: [VRFC 10-3380] identifier 'WORD_SIZE' is used before its declaration [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:27]
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xelab -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_unit_tb_behav -key {Behavioral:sim_1:Functional:MAC_unit_tb} -tclbatch {MAC_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.672 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}} [get_filesets sim_1]
run 1 ms
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1697.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-3380] identifier 'WORD_SIZE' is used before its declaration [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:26]
WARNING: [VRFC 10-3380] identifier 'WORD_SIZE' is used before its declaration [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:27]
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xelab -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_unit_tb_behav -key {Behavioral:sim_1:Functional:MAC_unit_tb} -tclbatch {MAC_unit_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}
source MAC_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1697.672 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Mon Apr 11 22:45:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Apr 11 22:45:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.runs/impl_1/runme.log
save_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_unit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.109 ; gain = 25.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.109 ; gain = 25.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1779.578 ; gain = 33.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1779.578 ; gain = 33.934
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1881.070 ; gain = 135.426
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1881.070 ; gain = 135.426
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
"xelab -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1eadc69863540408a5340b257edb0cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_unit_tb_behav xil_defaultlib.MAC_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_unit_tb_behav -key {Behavioral:sim_1:Functional:MAC_unit_tb} -tclbatch {MAC_unit_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit_tb_behav.wcfg}
source MAC_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1881.070 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Apr 11 22:53:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Apr 11 22:54:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1926.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1926.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 02:30:53 2022...
