

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Mon Apr 10 16:46:11 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_28
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir                |     -|  0.76|        8|  80.000|         -|        9|     -|        no|     -|  1 (~0%)|  318 (~0%)|  288 (~0%)|    -|
    | o Shift_Accum_Loop  |     -|  7.30|        6|  60.000|         4|        1|     4|       yes|     -|        -|          -|          -|    -|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| c_address0 | 2        |
| c_q0       | 24       |
+------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 24       |
| y         | ap_vld  | 48       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| y        | out       | ap_fixed<48, 24, AP_TRN, AP_WRAP, 0>* |
| c        | in        | ap_fixed<24, 12, AP_TRN, AP_WRAP, 0>* |
| x        | in        | ap_fixed<24, 12, AP_TRN, AP_WRAP, 0>  |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| y        | y            | port    |          |
| y        | y_ap_vld     | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
| x        | x            | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + fir                   | 1   |        |          |     |        |         |
|   mul_24s_24s_48_1_1_U1 | 1   |        | r_V_1    | mul | auto   | 0       |
|   acc_V_1_fu_228_p2     | -   |        | acc_V_1  | add | fabric | 0       |
|   add_ln11_fu_151_p2    | -   |        | add_ln11 | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

