Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot CPU_top_sim_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "CPU_top_sim_time_impl.sdf", for root module "CPU_top_sim/myCPU_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "CPU_top_sim_time_impl.sdf", for root module "CPU_top_sim/myCPU_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.Memory
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.CPU_register
Compiling module xil_defaultlib.CPU
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_time_impl
