#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 24 14:42:39 2021
# Process ID: 27172
# Current directory: F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28108 F:\MyWorkspace\Computer_Organization\P5\P5_L0_CPU - 副本\P5_L0_CPU.xpr
# Log file: F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/vivado.log
# Journal file: F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.xpr}
INFO: [Project 1-313] Project file moved from 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.055 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2458] undeclared symbol branch_link, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:123]
INFO: [VRFC 10-2458] undeclared symbol branch_likely, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:124]
ERROR: [VRFC 10-2989] 'bltzal' is not declared [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:86]
ERROR: [VRFC 10-2865] module 'control' ignored due to previous errors [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2458] undeclared symbol branch_link, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:123]
INFO: [VRFC 10-2458] undeclared symbol branch_likely, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:124]
ERROR: [VRFC 10-2989] 'bltzal' is not declared [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:86]
ERROR: [VRFC 10-2865] module 'control' ignored due to previous errors [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2458] undeclared symbol branch_link, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:123]
INFO: [VRFC 10-2458] undeclared symbol branch_likely, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:171]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:255]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:352]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:355]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:222]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:227]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1146.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -view {{F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/mips_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/mips_tb_behav.wcfg}
WARNING: Simulation object /mips_tb/uut/D_CTRL/bltzal was not found in the design.
WARNING: Simulation object /mips_tb/uut/M_CTRL/bltzal was not found in the design.
source mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File code.txt referenced on F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.738 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:171]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:255]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:352]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:355]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:222]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:227]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File code.txt referenced on F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:171]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:255]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:352]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:355]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:222]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:227]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= 00000005
                  21@00003014: $ 2 <= 00000007
                  25@0000301c: $ 5 <= 0000ffff
                  27@00003020: $ 6 <= 0000ffff
                  29@00003024: $ 1 <= 0000000a
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
ERROR: [VRFC 10-4982] syntax error near ';' [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:171]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:255]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:352]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:355]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:26]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:50]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 50 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:78]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:126]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:170]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:254]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 126 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:326]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:351]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:354]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:141]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:146]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:221]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= 00000005
                  21@00003014: $ 2 <= 00000007
                  25@0000301c: $ 5 <= 0000ffff
                  27@00003020: $ 6 <= 0000ffff
                  29@00003024: $ 1 <= 0000000a
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:50]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 50 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:78]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:126]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:170]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:254]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 126 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:326]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:351]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:354]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:141]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:146]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:221]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= 00000005
                  21@00003014: $ 2 <= 00000007
                  27@00003020: $ 6 <= 0000ffff
                  29@00003024: $ 1 <= 0000000a
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1146.738 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:173]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:257]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:329]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:354]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:357]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:224]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:229]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= 00000005
                  25@00003018: $ 5 <= 0000ffff
                  27@0000301c: $ 6 <= 0000ffff
                  29@00003020: $ 1 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= ffffffff
                  25@00003018: $ 5 <= 0000ffff
                  27@0000301c: $ 6 <= 0000ffff
                  29@00003020: $ 1 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:173]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:257]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:329]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:354]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:357]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:224]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:229]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= ffffffff
                  23@00003014: $31 <= 0000301c
                  25@00003018: $ 5 <= 0000ffff
                  27@00003020: $ 1 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= 00000005
                  27@0000301c: $ 6 <= 0000ffff
                  29@00003020: $ 1 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_rt_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_rt_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:39]
ERROR: [VRFC 10-2865] module 'MW_REG' ignored due to previous errors [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_rt_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_rt_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:39]
ERROR: [VRFC 10-2865] module 'MW_REG' ignored due to previous errors [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_rt_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:31]
ERROR: [VRFC 10-2865] module 'MW_REG' ignored due to previous errors [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-2989] 'RD' is not declared [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:115]
ERROR: [VRFC 10-2865] module 'control' ignored due to previous errors [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -view {{F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/mips_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/mips_tb_behav.wcfg}
WARNING: Simulation object /mips_tb/uut/D_CTRL/bltzal was not found in the design.
WARNING: Simulation object /mips_tb/uut/M_CTRL/bltzal was not found in the design.
source mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 1 <= 00000005
                  27@0000301c: $ 6 <= 0000ffff
                  29@00003020: $ 1 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1310.340 ; gain = 23.469
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.340 ; gain = 23.469
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  17@00003010: *00000000 <= 00000004
                  25@00003018: $ 3 <= 00000004
                  27@0000301c: $ 4 <= 00000000
                  29@00003020: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  17@00003010: *00000004 <= 00000004
                  25@00003018: $ 3 <= xxxxxxxx
                  27@0000301c: $ 4 <= 00000000
                  29@00003020: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol M_DMRD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:298]
WARNING: [VRFC 10-2938] 'M_DMRD' is already implicitly declared on line 298 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  17@00003010: *00000004 <= 00000004
                  25@00003018: $ 3 <= xxxxxxxx
                  27@0000301c: $ 4 <= 00000000
                  29@00003020: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol M_DMRD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:298]
WARNING: [VRFC 10-2938] 'M_DMRD' is already implicitly declared on line 298 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  17@00003010: *00000004 <= 00000004
                  25@00003018: $ 3 <= xxxxxxxx
                  27@0000301c: $ 4 <= 00000000
                  29@00003020: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  17@00003010: *00000004 <= 00000004
                  25@00003018: $ 3 <= xxxxxxxx
                  27@0000301c: $ 4 <= 00000000
                  29@00003020: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol M_DMRD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:298]
WARNING: [VRFC 10-2938] 'M_DMRD' is already implicitly declared on line 298 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  17@00003010: *00000004 <= 00000004
                  21@00003014: $ 4 <= 00000000
                  25@00003018: $ 3 <= 00000000
                  27@0000301c: $ 4 <= 00000000
                  29@00003020: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  23@00003018: *00000004 <= 00000000
                  27@0000301c: $ 3 <= 00000004
                  29@00003020: $ 4 <= 00000000
                  31@00003024: $ 4 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  23@00003018: *00000004 <= 00000005
                  27@0000301c: $ 3 <= 00000004
                  29@00003020: $ 4 <= 00000000
                  31@00003024: $ 4 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  19@00003014: *00000004 <= 00000005
                  27@0000301c: $ 3 <= 00000004
                  29@00003020: $ 4 <= 00000000
                  31@00003024: $ 4 <= 00000005
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  19@00003014: *00000004 <= 00000005
                  23@00003018: $ 5 <= 00000000
                  27@0000301c: $ 3 <= 00000004
                  29@00003020: $ 4 <= 00000000
                  31@00003024: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  19@00003014: *00000004 <= 00000005
                  23@00003018: $ 5 <= 00000000
                  27@0000301c: $ 3 <= 00000004
                  29@00003020: $ 4 <= 00000000
                  31@00003024: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  19@00003014: *00000004 <= 00000005
                  23@00003018: $ 5 <= 00000000
                  27@0000301c: $ 3 <= 00000004
                  29@00003020: $ 4 <= 00000000
                  31@00003024: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol M_DMRD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:298]
WARNING: [VRFC 10-2938] 'M_DMRD' is already implicitly declared on line 298 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  19@00003014: *00000004 <= 00000005
                  27@0000301c: $ 3 <= xxxxxxxx
                  29@00003020: $ 4 <= xxxxxxxx
                  31@00003024: $ 4 <= 0000000a
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:130]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:174]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol M_DMRD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:298]
WARNING: [VRFC 10-2938] 'M_DMRD' is already implicitly declared on line 298 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:360]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 130 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:363]
WARNING: [VRFC 10-3380] identifier 'D_bltzall_check' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:45]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:144]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:149]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.sim/sim_1/behav/xsim'
"xelab -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
                  11@00003000: $ 1 <= 00000001
                  13@00003004: $ 2 <= 00000002
                  15@00003008: $ 3 <= 00000003
                  17@0000300c: $ 4 <= 00000004
                  19@00003010: $ 5 <= 00000005
                  19@00003014: *00000004 <= 00000005
                  23@00003018: $ 5 <= 00000000
                  27@0000301c: $ 3 <= 00000004
                  29@00003020: $ 4 <= 00000000
                  31@00003024: $ 4 <= 00000000
$finish called at time : 42 ns : File "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.340 ; gain = 0.000
save_wave_config {F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU - 副本/mips_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 10:24:05 2021...
