

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Wed Apr 16 23:39:09 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F80                     PORTA           equ	3968	;# 
    90   000F81                     PORTB           equ	3969	;# 
    91   000F82                     PORTC           equ	3970	;# 
    92   000F83                     PORTD           equ	3971	;# 
    93   000F84                     PORTE           equ	3972	;# 
    94   000F89                     LATA            equ	3977	;# 
    95   000F8A                     LATB            equ	3978	;# 
    96   000F8B                     LATC            equ	3979	;# 
    97   000F8C                     LATD            equ	3980	;# 
    98   000F8D                     LATE            equ	3981	;# 
    99   000F92                     TRISA           equ	3986	;# 
   100   000F92                     DDRA            equ	3986	;# 
   101   000F93                     TRISB           equ	3987	;# 
   102   000F93                     DDRB            equ	3987	;# 
   103   000F94                     TRISC           equ	3988	;# 
   104   000F94                     DDRC            equ	3988	;# 
   105   000F95                     TRISD           equ	3989	;# 
   106   000F95                     DDRD            equ	3989	;# 
   107   000F96                     TRISE           equ	3990	;# 
   108   000F96                     DDRE            equ	3990	;# 
   109   000F9B                     OSCTUNE         equ	3995	;# 
   110   000F9D                     PIE1            equ	3997	;# 
   111   000F9E                     PIR1            equ	3998	;# 
   112   000F9F                     IPR1            equ	3999	;# 
   113   000FA0                     PIE2            equ	4000	;# 
   114   000FA1                     PIR2            equ	4001	;# 
   115   000FA2                     IPR2            equ	4002	;# 
   116   000FA6                     EECON1          equ	4006	;# 
   117   000FA7                     EECON2          equ	4007	;# 
   118   000FA8                     EEDATA          equ	4008	;# 
   119   000FA9                     EEADR           equ	4009	;# 
   120   000FAB                     RCSTA           equ	4011	;# 
   121   000FAB                     RCSTA1          equ	4011	;# 
   122   000FAC                     TXSTA           equ	4012	;# 
   123   000FAC                     TXSTA1          equ	4012	;# 
   124   000FAD                     TXREG           equ	4013	;# 
   125   000FAD                     TXREG1          equ	4013	;# 
   126   000FAE                     RCREG           equ	4014	;# 
   127   000FAE                     RCREG1          equ	4014	;# 
   128   000FAF                     SPBRG           equ	4015	;# 
   129   000FAF                     SPBRG1          equ	4015	;# 
   130   000FB0                     SPBRGH          equ	4016	;# 
   131   000FB1                     T3CON           equ	4017	;# 
   132   000FB2                     TMR3            equ	4018	;# 
   133   000FB2                     TMR3L           equ	4018	;# 
   134   000FB3                     TMR3H           equ	4019	;# 
   135   000FB4                     CMCON           equ	4020	;# 
   136   000FB5                     CVRCON          equ	4021	;# 
   137   000FB6                     ECCP1AS         equ	4022	;# 
   138   000FB6                     ECCPAS          equ	4022	;# 
   139   000FB7                     PWM1CON         equ	4023	;# 
   140   000FB7                     ECCP1DEL        equ	4023	;# 
   141   000FB8                     BAUDCON         equ	4024	;# 
   142   000FB8                     BAUDCTL         equ	4024	;# 
   143   000FBA                     CCP2CON         equ	4026	;# 
   144   000FBB                     CCPR2           equ	4027	;# 
   145   000FBB                     CCPR2L          equ	4027	;# 
   146   000FBC                     CCPR2H          equ	4028	;# 
   147   000FBD                     CCP1CON         equ	4029	;# 
   148   000FBE                     CCPR1           equ	4030	;# 
   149   000FBE                     CCPR1L          equ	4030	;# 
   150   000FBF                     CCPR1H          equ	4031	;# 
   151   000FC0                     ADCON2          equ	4032	;# 
   152   000FC1                     ADCON1          equ	4033	;# 
   153   000FC2                     ADCON0          equ	4034	;# 
   154   000FC3                     ADRES           equ	4035	;# 
   155   000FC3                     ADRESL          equ	4035	;# 
   156   000FC4                     ADRESH          equ	4036	;# 
   157   000FC5                     SSPCON2         equ	4037	;# 
   158   000FC6                     SSPCON1         equ	4038	;# 
   159   000FC7                     SSPSTAT         equ	4039	;# 
   160   000FC8                     SSPADD          equ	4040	;# 
   161   000FC9                     SSPBUF          equ	4041	;# 
   162   000FCA                     T2CON           equ	4042	;# 
   163   000FCB                     PR2             equ	4043	;# 
   164   000FCB                     MEMCON          equ	4043	;# 
   165   000FCC                     TMR2            equ	4044	;# 
   166   000FCD                     T1CON           equ	4045	;# 
   167   000FCE                     TMR1            equ	4046	;# 
   168   000FCE                     TMR1L           equ	4046	;# 
   169   000FCF                     TMR1H           equ	4047	;# 
   170   000FD0                     RCON            equ	4048	;# 
   171   000FD1                     WDTCON          equ	4049	;# 
   172   000FD2                     HLVDCON         equ	4050	;# 
   173   000FD2                     LVDCON          equ	4050	;# 
   174   000FD3                     OSCCON          equ	4051	;# 
   175   000FD5                     T0CON           equ	4053	;# 
   176   000FD6                     TMR0            equ	4054	;# 
   177   000FD6                     TMR0L           equ	4054	;# 
   178   000FD7                     TMR0H           equ	4055	;# 
   179   000FD8                     STATUS          equ	4056	;# 
   180   000FD9                     FSR2            equ	4057	;# 
   181   000FD9                     FSR2L           equ	4057	;# 
   182   000FDA                     FSR2H           equ	4058	;# 
   183   000FDB                     PLUSW2          equ	4059	;# 
   184   000FDC                     PREINC2         equ	4060	;# 
   185   000FDD                     POSTDEC2        equ	4061	;# 
   186   000FDE                     POSTINC2        equ	4062	;# 
   187   000FDF                     INDF2           equ	4063	;# 
   188   000FE0                     BSR             equ	4064	;# 
   189   000FE1                     FSR1            equ	4065	;# 
   190   000FE1                     FSR1L           equ	4065	;# 
   191   000FE2                     FSR1H           equ	4066	;# 
   192   000FE3                     PLUSW1          equ	4067	;# 
   193   000FE4                     PREINC1         equ	4068	;# 
   194   000FE5                     POSTDEC1        equ	4069	;# 
   195   000FE6                     POSTINC1        equ	4070	;# 
   196   000FE7                     INDF1           equ	4071	;# 
   197   000FE8                     WREG            equ	4072	;# 
   198   000FE9                     FSR0            equ	4073	;# 
   199   000FE9                     FSR0L           equ	4073	;# 
   200   000FEA                     FSR0H           equ	4074	;# 
   201   000FEB                     PLUSW0          equ	4075	;# 
   202   000FEC                     PREINC0         equ	4076	;# 
   203   000FED                     POSTDEC0        equ	4077	;# 
   204   000FEE                     POSTINC0        equ	4078	;# 
   205   000FEF                     INDF0           equ	4079	;# 
   206   000FF0                     INTCON3         equ	4080	;# 
   207   000FF1                     INTCON2         equ	4081	;# 
   208   000FF2                     INTCON          equ	4082	;# 
   209   000FF3                     PROD            equ	4083	;# 
   210   000FF3                     PRODL           equ	4083	;# 
   211   000FF4                     PRODH           equ	4084	;# 
   212   000FF5                     TABLAT          equ	4085	;# 
   213   000FF6                     TBLPTR          equ	4086	;# 
   214   000FF6                     TBLPTRL         equ	4086	;# 
   215   000FF7                     TBLPTRH         equ	4087	;# 
   216   000FF8                     TBLPTRU         equ	4088	;# 
   217   000FF9                     PCLAT           equ	4089	;# 
   218   000FF9                     PC              equ	4089	;# 
   219   000FF9                     PCL             equ	4089	;# 
   220   000FFA                     PCLATH          equ	4090	;# 
   221   000FFB                     PCLATU          equ	4091	;# 
   222   000FFC                     STKPTR          equ	4092	;# 
   223   000FFD                     TOS             equ	4093	;# 
   224   000FFD                     TOSL            equ	4093	;# 
   225   000FFE                     TOSH            equ	4094	;# 
   226   000FFF                     TOSU            equ	4095	;# 
   227   000F81                     _PORTBbits      set	3969
   228   000F81                     _PORTB          set	3969
   229   000F93                     _TRISB          set	3987
   230   000FD3                     _OSCCON         set	4051
   231                           
   232                           ; #config settings
   233                           
   234                           	psect	cinit
   235   000646                     __pcinit:
   236                           	callstack 0
   237   000646                     start_initialization:
   238                           	callstack 0
   239   000646                     __initialization:
   240                           	callstack 0
   241   000646                     end_of_initialization:
   242                           	callstack 0
   243   000646                     __end_of__initialization:
   244                           	callstack 0
   245   000646  0100               	movlb	0
   246   000648  EF01  F003         	goto	_main	;jump to C main() function
   247                           
   248                           	psect	cstackCOMRAM
   249   000001                     __pcstackCOMRAM:
   250                           	callstack 0
   251   000001                     ??_main:
   252                           
   253                           ; 1 bytes @ 0x0
   254   000001                     	ds	2
   255                           
   256 ;;
   257 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   258 ;;
   259 ;; *************** function _main *****************
   260 ;; Defined at:
   261 ;;		line 72 in file "newmain.c"
   262 ;; Parameters:    Size  Location     Type
   263 ;;		None
   264 ;; Auto vars:     Size  Location     Type
   265 ;;		None
   266 ;; Return value:  Size  Location     Type
   267 ;;                  1    wreg      void 
   268 ;; Registers used:
   269 ;;		wreg, status,2
   270 ;; Tracked objects:
   271 ;;		On entry : 0/0
   272 ;;		On exit  : 0/0
   273 ;;		Unchanged: 0/0
   274 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   275 ;;      Params:         0       0       0       0       0       0       0
   276 ;;      Locals:         0       0       0       0       0       0       0
   277 ;;      Temps:          2       0       0       0       0       0       0
   278 ;;      Totals:         2       0       0       0       0       0       0
   279 ;;Total ram usage:        2 bytes
   280 ;; This function calls:
   281 ;;		Nothing
   282 ;; This function is called by:
   283 ;;		Startup code after reset
   284 ;; This function uses a non-reentrant model
   285 ;;
   286                           
   287                           	psect	text0
   288   000602                     __ptext0:
   289                           	callstack 0
   290   000602                     _main:
   291                           	callstack 31
   292   000602                     
   293                           ;newmain.c: 74:     OSCCON=0xEF;
   294   000602  0EEF               	movlw	239
   295   000604  6ED3               	movwf	211,c	;volatile
   296                           
   297                           ;newmain.c: 75:     TRISB=0X01;
   298   000606  0E01               	movlw	1
   299   000608  6E93               	movwf	147,c	;volatile
   300                           
   301                           ;newmain.c: 76:     PORTB=0x01;
   302   00060A  0E01               	movlw	1
   303   00060C  6E81               	movwf	129,c	;volatile
   304   00060E                     
   305                           ;newmain.c: 79:     if(PORTBbits.RB0==1)
   306   00060E  A081               	btfss	129,0,c	;volatile
   307   000610  EF0C  F003         	goto	u11
   308   000614  EF0E  F003         	goto	u10
   309   000618                     u11:
   310   000618  EF1C  F003         	goto	l15
   311   00061C                     u10:
   312   00061C                     
   313                           ;newmain.c: 80:     {;newmain.c: 81:       PORTBbits.RB1 = 1;
   314   00061C  8281               	bsf	129,1,c	;volatile
   315   00061E                     l702:
   316                           
   317                           ;newmain.c: 82:       _delay((unsigned long)((500)*(4000000/4000.0)));
   318   00061E  0E03               	movlw	3
   319   000620  6E02               	movwf	(??_main+1)^0,c
   320   000622  0E8A               	movlw	138
   321   000624  6E01               	movwf	??_main^0,c
   322   000626  0E56               	movlw	86
   323   000628                     u27:
   324   000628  2EE8               	decfsz	wreg,f,c
   325   00062A  D7FE               	bra	u27
   326   00062C  2E01               	decfsz	??_main^0,f,c
   327   00062E  D7FC               	bra	u27
   328   000630  2E02               	decfsz	(??_main+1)^0,f,c
   329   000632  D7FA               	bra	u27
   330                           
   331                           ;newmain.c: 83:     }
   332   000634  EF1F  F003         	goto	l17
   333   000638                     l15:
   334                           
   335                           ;newmain.c: 85:     {;newmain.c: 86:      PORTBbits.RB1 = 0 ;
   336   000638  9281               	bcf	129,1,c	;volatile
   337   00063A  EF0F  F003         	goto	l702
   338   00063E                     l17:
   339   00063E  EF1F  F003         	goto	l17
   340   000642  EF00  F000         	goto	start
   341   000646                     __end_of_main:
   342                           	callstack 0
   343                           
   344                           	psect	smallconst
   345   000600                     __psmallconst:
   346                           	callstack 0
   347   000600  00                 	db	0
   348   000601  00                 	db	0	; dummy byte at the end
   349   000000                     __activetblptr  equ	0
   350                           
   351                           	psect	rparam
   352   000001                     ___rparam_used  equ	1
   353   000000                     ___param_bank   equ	0
   354   000000                     __Lparam        equ	__Lrparam
   355   000000                     __Hparam        equ	__Hrparam
   356                           
   357                           	psect	idloc
   358                           
   359                           ;Config register IDLOC0 @ 0x200000
   360                           ;	unspecified, using default values
   361   200000                     	org	2097152
   362   200000  FF                 	db	255
   363                           
   364                           ;Config register IDLOC1 @ 0x200001
   365                           ;	unspecified, using default values
   366   200001                     	org	2097153
   367   200001  FF                 	db	255
   368                           
   369                           ;Config register IDLOC2 @ 0x200002
   370                           ;	unspecified, using default values
   371   200002                     	org	2097154
   372   200002  FF                 	db	255
   373                           
   374                           ;Config register IDLOC3 @ 0x200003
   375                           ;	unspecified, using default values
   376   200003                     	org	2097155
   377   200003  FF                 	db	255
   378                           
   379                           ;Config register IDLOC4 @ 0x200004
   380                           ;	unspecified, using default values
   381   200004                     	org	2097156
   382   200004  FF                 	db	255
   383                           
   384                           ;Config register IDLOC5 @ 0x200005
   385                           ;	unspecified, using default values
   386   200005                     	org	2097157
   387   200005  FF                 	db	255
   388                           
   389                           ;Config register IDLOC6 @ 0x200006
   390                           ;	unspecified, using default values
   391   200006                     	org	2097158
   392   200006  FF                 	db	255
   393                           
   394                           ;Config register IDLOC7 @ 0x200007
   395                           ;	unspecified, using default values
   396   200007                     	org	2097159
   397   200007  FF                 	db	255
   398                           
   399                           	psect	config
   400                           
   401                           ; Padding undefined space
   402   300000                     	org	3145728
   403   300000  FF                 	db	255
   404                           
   405                           ;Config register CONFIG1H @ 0x300001
   406                           ;	Oscillator Selection bits
   407                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   408                           ;	Fail-Safe Clock Monitor Enable bit
   409                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   410                           ;	Internal/External Oscillator Switchover bit
   411                           ;	IESO = OFF, Oscillator Switchover mode disabled
   412   300001                     	org	3145729
   413   300001  08                 	db	8
   414                           
   415                           ;Config register CONFIG2L @ 0x300002
   416                           ;	Power-up Timer Enable bit
   417                           ;	PWRT = ON, PWRT enabled
   418                           ;	Brown-out Reset Enable bits
   419                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   420                           ;	Brown Out Reset Voltage bits
   421                           ;	BORV = 3, Minimum setting
   422   300002                     	org	3145730
   423   300002  18                 	db	24
   424                           
   425                           ;Config register CONFIG2H @ 0x300003
   426                           ;	Watchdog Timer Enable bit
   427                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   428                           ;	Watchdog Timer Postscale Select bits
   429                           ;	WDTPS = 32768, 1:32768
   430   300003                     	org	3145731
   431   300003  1E                 	db	30
   432                           
   433                           ; Padding undefined space
   434   300004                     	org	3145732
   435   300004  FF                 	db	255
   436                           
   437                           ;Config register CONFIG3H @ 0x300005
   438                           ;	CCP2 MUX bit
   439                           ;	CCP2MX = PORTBE, CCP2 input/output is multiplexed with RB3
   440                           ;	PORTB A/D Enable bit
   441                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   442                           ;	Low-Power Timer1 Oscillator Enable bit
   443                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   444                           ;	MCLR Pin Enable bit
   445                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   446   300005                     	org	3145733
   447   300005  80                 	db	128
   448                           
   449                           ;Config register CONFIG4L @ 0x300006
   450                           ;	Stack Full/Underflow Reset Enable bit
   451                           ;	STVREN = ON, Stack full/underflow will cause Reset
   452                           ;	Single-Supply ICSP Enable bit
   453                           ;	LVP = OFF, Single-Supply ICSP disabled
   454                           ;	Extended Instruction Set Enable bit
   455                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   456                           ;	Background Debugger Enable bit
   457                           ;	DEBUG = 0x1, unprogrammed default
   458   300006                     	org	3145734
   459   300006  81                 	db	129
   460                           
   461                           ; Padding undefined space
   462   300007                     	org	3145735
   463   300007  FF                 	db	255
   464                           
   465                           ;Config register CONFIG5L @ 0x300008
   466                           ;	Code Protection bit
   467                           ;	CP0 = ON, Block 0 (000800-001FFFh) code-protected
   468                           ;	Code Protection bit
   469                           ;	CP1 = ON, Block 1 (002000-003FFFh) code-protected
   470                           ;	Code Protection bit
   471                           ;	CP2 = ON, Block 2 (004000-005FFFh) code-protected
   472                           ;	Code Protection bit
   473                           ;	CP3 = ON, Block 3 (006000-007FFFh) code-protected
   474   300008                     	org	3145736
   475   300008  00                 	db	0
   476                           
   477                           ;Config register CONFIG5H @ 0x300009
   478                           ;	Boot Block Code Protection bit
   479                           ;	CPB = ON, Boot block (000000-0007FFh) code-protected
   480                           ;	Data EEPROM Code Protection bit
   481                           ;	CPD = ON, Data EEPROM code-protected
   482   300009                     	org	3145737
   483   300009  00                 	db	0
   484                           
   485                           ;Config register CONFIG6L @ 0x30000A
   486                           ;	Write Protection bit
   487                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   488                           ;	Write Protection bit
   489                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   490                           ;	Write Protection bit
   491                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   492                           ;	Write Protection bit
   493                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   494   30000A                     	org	3145738
   495   30000A  0F                 	db	15
   496                           
   497                           ;Config register CONFIG6H @ 0x30000B
   498                           ;	Configuration Register Write Protection bit
   499                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   500                           ;	Boot Block Write Protection bit
   501                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   502                           ;	Data EEPROM Write Protection bit
   503                           ;	WRTD = OFF, Data EEPROM not write-protected
   504   30000B                     	org	3145739
   505   30000B  E0                 	db	224
   506                           
   507                           ;Config register CONFIG7L @ 0x30000C
   508                           ;	Table Read Protection bit
   509                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   510                           ;	Table Read Protection bit
   511                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   512                           ;	Table Read Protection bit
   513                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   514                           ;	Table Read Protection bit
   515                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   516   30000C                     	org	3145740
   517   30000C  0F                 	db	15
   518                           
   519                           ;Config register CONFIG7H @ 0x30000D
   520                           ;	Boot Block Table Read Protection bit
   521                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   522   30000D                     	org	3145741
   523   30000D  40                 	db	64
   524                           tosu	equ	0xFFF
   525                           tosh	equ	0xFFE
   526                           tosl	equ	0xFFD
   527                           stkptr	equ	0xFFC
   528                           pclatu	equ	0xFFB
   529                           pclath	equ	0xFFA
   530                           pcl	equ	0xFF9
   531                           tblptru	equ	0xFF8
   532                           tblptrh	equ	0xFF7
   533                           tblptrl	equ	0xFF6
   534                           tablat	equ	0xFF5
   535                           prodh	equ	0xFF4
   536                           prodl	equ	0xFF3
   537                           indf0	equ	0xFEF
   538                           postinc0	equ	0xFEE
   539                           postdec0	equ	0xFED
   540                           preinc0	equ	0xFEC
   541                           plusw0	equ	0xFEB
   542                           fsr0h	equ	0xFEA
   543                           fsr0l	equ	0xFE9
   544                           wreg	equ	0xFE8
   545                           indf1	equ	0xFE7
   546                           postinc1	equ	0xFE6
   547                           postdec1	equ	0xFE5
   548                           preinc1	equ	0xFE4
   549                           plusw1	equ	0xFE3
   550                           fsr1h	equ	0xFE2
   551                           fsr1l	equ	0xFE1
   552                           bsr	equ	0xFE0
   553                           indf2	equ	0xFDF
   554                           postinc2	equ	0xFDE
   555                           postdec2	equ	0xFDD
   556                           preinc2	equ	0xFDC
   557                           plusw2	equ	0xFDB
   558                           fsr2h	equ	0xFDA
   559                           fsr2l	equ	0xFD9
   560                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBIGSFRh         126      0       0      0.0%
BITBIGSFRl           1      0       0      0.0%
COMRAM             127      2       2      1.6%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BIGRAM            1535      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Wed Apr 16 23:39:09 2025

                     l15 0638                       l17 063E                       u10 061C  
                     u11 0618                       u27 0628                      l700 061C  
                    l702 061E                      l696 0602                      l698 060E  
                    wreg 0FE8                     _main 0602                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _PORTB 0F81  
                  _TRISB 0F93          __initialization 0646             __end_of_main 0646  
                 ??_main 0001            __activetblptr 0000                   _OSCCON 0FD3  
                 isa$std 0001             __mediumconst 0000               __accesstop 0080  
__end_of__initialization 0646            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0600  
                __pcinit 0646                  __ramtop 0600                  __ptext0 0602  
   end_of_initialization 0646                _PORTBbits 0F81      start_initialization 0646  
            __smallconst 0600                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
