Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Dec  8 03:01:50 2017
| Host         : WP-Linux running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.313        0.000                      0                  335        0.135        0.000                      0                  335        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.313        0.000                      0                  335        0.135        0.000                      0                  335        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 3.077ns (53.894%)  route 2.632ns (46.106%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.096 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.675     8.094    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.306     8.400 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.400    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.950 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.263 r  i_alu_entity/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.577     9.841    i_calc_entity_ctrl/s_op1_reg[10]_0[3]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.306    10.147 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=1, routed)           0.524    10.671    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.795 r  i_calc_entity_ctrl/s_result[11]_i_2/O
                         net (fo=1, routed)           0.000    10.795    i_alu_entity/s_optype_reg[0][11]
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511    14.852    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[11]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.031    15.108    i_alu_entity/s_result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.999ns (53.521%)  route 2.604ns (46.479%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.096 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.675     8.094    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.306     8.400 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.400    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.950 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.189 r  i_alu_entity/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.438     9.627    i_calc_entity_ctrl/s_op1_reg[10]_0[2]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.302     9.929 r  i_calc_entity_ctrl/s_result[10]_i_2/O
                         net (fo=1, routed)           0.635    10.565    i_calc_entity_ctrl/s_result[10]_i_2_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.689 r  i_calc_entity_ctrl/s_result[10]_i_1/O
                         net (fo=1, routed)           0.000    10.689    i_alu_entity/s_optype_reg[0][10]
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511    14.852    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[10]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.029    15.106    i_alu_entity/s_result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 3.095ns (55.228%)  route 2.509ns (44.772%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.096 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.675     8.094    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.306     8.400 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.400    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.950 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.284 r  i_alu_entity/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.461     9.745    i_calc_entity_ctrl/s_op1_reg[10]_0[1]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.303    10.048 r  i_calc_entity_ctrl/s_result[9]_i_2/O
                         net (fo=1, routed)           0.517    10.565    i_calc_entity_ctrl/s_result[9]_i_2_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.689 r  i_calc_entity_ctrl/s_result[9]_i_1/O
                         net (fo=1, routed)           0.000    10.689    i_alu_entity/s_optype_reg[0][9]
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511    14.852    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[9]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    15.109    i_alu_entity/s_result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 2.040ns (36.726%)  route 3.515ns (63.274%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.835 r  i_alu_entity/minusOp_inferred__0_carry/O[0]
                         net (fo=2, routed)           0.831     7.666    i_alu_entity/p_2_in[0]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719     8.385 r  i_alu_entity/plusOp_carry/O[1]
                         net (fo=1, routed)           0.807     9.192    i_calc_entity_ctrl/O[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.303     9.495 r  i_calc_entity_ctrl/s_result[1]_i_2/O
                         net (fo=1, routed)           1.021    10.516    i_calc_entity_ctrl/s_result[1]_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.640 r  i_calc_entity_ctrl/s_result[1]_i_1/O
                         net (fo=1, routed)           0.000    10.640    i_alu_entity/s_optype_reg[0][1]
    SLICE_X59Y14         FDRE                                         r  i_alu_entity/s_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  i_alu_entity/s_result_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.031    15.110    i_alu_entity/s_result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.854ns (51.939%)  route 2.641ns (48.061%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.096 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.675     8.094    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.306     8.400 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.400    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.040 r  i_alu_entity/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.316     9.356    i_calc_entity_ctrl/s_op1_reg[7]_0[3]
    SLICE_X54Y12         LUT6 (Prop_lut6_I5_O)        0.306     9.662 r  i_calc_entity_ctrl/s_result[7]_i_2/O
                         net (fo=1, routed)           0.794    10.456    i_calc_entity_ctrl/s_result[7]_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  i_calc_entity_ctrl/s_result[7]_i_1/O
                         net (fo=1, routed)           0.000    10.580    i_alu_entity/s_optype_reg[0][7]
    SLICE_X59Y14         FDRE                                         r  i_alu_entity/s_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  i_alu_entity/s_result_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.032    15.111    i_alu_entity/s_result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.719ns (50.170%)  route 2.701ns (49.830%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.191 f  i_alu_entity/minusOp_inferred__0_carry/O[3]
                         net (fo=2, routed)           0.738     7.929    i_calc_entity_ctrl/p_2_in[3]
    SLICE_X55Y12         LUT1 (Prop_lut1_I0_O)        0.307     8.236 r  i_calc_entity_ctrl/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     8.236    i_alu_entity/s_op1_reg[3]_0[2]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.637 r  i_alu_entity/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.637    i_alu_entity/plusOp_carry_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.971 r  i_alu_entity/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.573     9.544    i_calc_entity_ctrl/s_op1_reg[7]_0[1]
    SLICE_X54Y12         LUT6 (Prop_lut6_I5_O)        0.303     9.847 r  i_calc_entity_ctrl/s_result[5]_i_2/O
                         net (fo=1, routed)           0.534    10.381    i_calc_entity_ctrl/s_result[5]_i_2_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.505 r  i_calc_entity_ctrl/s_result[5]_i_1/O
                         net (fo=1, routed)           0.000    10.505    i_alu_entity/s_optype_reg[0][5]
    SLICE_X59Y13         FDRE                                         r  i_alu_entity/s_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  i_alu_entity/s_result_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.031    15.110    i_alu_entity/s_result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.790ns (51.649%)  route 2.612ns (48.351%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.096 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.675     8.094    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.306     8.400 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.400    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.980 r  i_alu_entity/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.307     9.287    i_calc_entity_ctrl/s_op1_reg[7]_0[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I5_O)        0.302     9.589 r  i_calc_entity_ctrl/s_result[6]_i_2/O
                         net (fo=1, routed)           0.774    10.363    i_calc_entity_ctrl/s_result[6]_i_2_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.487 r  i_calc_entity_ctrl/s_result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.487    i_alu_entity/s_optype_reg[0][6]
    SLICE_X59Y13         FDRE                                         r  i_alu_entity/s_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  i_alu_entity/s_result_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.032    15.111    i_alu_entity/s_result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.603ns (48.293%)  route 2.787ns (51.707%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.191 f  i_alu_entity/minusOp_inferred__0_carry/O[3]
                         net (fo=2, routed)           0.738     7.929    i_calc_entity_ctrl/p_2_in[3]
    SLICE_X55Y12         LUT1 (Prop_lut1_I0_O)        0.307     8.236 r  i_calc_entity_ctrl/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     8.236    i_alu_entity/s_op1_reg[3]_0[2]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.637 r  i_alu_entity/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.637    i_alu_entity/plusOp_carry_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.859 r  i_alu_entity/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.310     9.169    i_calc_entity_ctrl/s_op1_reg[7]_0[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I5_O)        0.299     9.468 r  i_calc_entity_ctrl/s_result[4]_i_2/O
                         net (fo=1, routed)           0.884    10.351    i_calc_entity_ctrl/s_result[4]_i_2_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.475 r  i_calc_entity_ctrl/s_result[4]_i_1/O
                         net (fo=1, routed)           0.000    10.475    i_alu_entity/s_optype_reg[0][4]
    SLICE_X59Y13         FDRE                                         r  i_alu_entity/s_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  i_alu_entity/s_result_reg[4]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.031    15.110    i_alu_entity/s_result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 2.979ns (55.529%)  route 2.386ns (44.471%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.096 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.675     8.094    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.306     8.400 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.400    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.950 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.172 r  i_alu_entity/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.329     9.501    i_calc_entity_ctrl/s_op1_reg[10]_0[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.299     9.800 r  i_calc_entity_ctrl/s_result[8]_i_2/O
                         net (fo=1, routed)           0.526    10.326    i_calc_entity_ctrl/s_result[8]_i_2_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.450 r  i_calc_entity_ctrl/s_result[8]_i_1/O
                         net (fo=1, routed)           0.000    10.450    i_alu_entity/s_optype_reg[0][8]
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511    14.852    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  i_alu_entity/s_result_reg[8]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.031    15.108    i_alu_entity/s_result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 2.225ns (42.857%)  route 2.967ns (57.143%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.564     5.085    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  i_calc_entity_ctrl/s_op1_reg[0]/Q
                         net (fo=9, routed)           0.856     6.459    i_calc_entity_ctrl/s_subdiff_reg[10][0]
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.583    i_alu_entity/s_op1_reg[3][0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.835 r  i_alu_entity/minusOp_inferred__0_carry/O[0]
                         net (fo=2, routed)           0.831     7.666    i_alu_entity/p_2_in[0]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.901     8.567 r  i_alu_entity/plusOp_carry/O[3]
                         net (fo=1, routed)           0.615     9.182    i_calc_entity_ctrl/O[3]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.306     9.488 r  i_calc_entity_ctrl/s_result[3]_i_2/O
                         net (fo=1, routed)           0.665    10.153    i_calc_entity_ctrl/s_result[3]_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.277 r  i_calc_entity_ctrl/s_result[3]_i_1/O
                         net (fo=1, routed)           0.000    10.277    i_alu_entity/s_optype_reg[0][3]
    SLICE_X59Y14         FDRE                                         r  i_alu_entity/s_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  i_alu_entity/s_result_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.031    15.110    i_alu_entity/s_result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  i_calc_entity_ctrl/s_dig1_reg[1]/Q
                         net (fo=1, routed)           0.054     1.667    i_io_entity_ctrl/s_dig1_reg[7][0]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.712 r  i_io_entity_ctrl/s_ss[1]_i_1/O
                         net (fo=1, routed)           0.000     1.712    i_io_entity_ctrl/s_ss[1]_i_1_n_0
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.858     1.985    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.092     1.577    i_io_entity_ctrl/s_ss_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_alu_entity/s_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_finished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.590     1.473    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  i_alu_entity/s_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  i_alu_entity/s_finished_reg/Q
                         net (fo=2, routed)           0.098     1.712    i_calc_entity_ctrl/s_finished
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  i_calc_entity_ctrl/s_finished_i_1/O
                         net (fo=1, routed)           0.000     1.757    i_calc_entity_ctrl/s_finished_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  i_calc_entity_ctrl/s_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.859     1.986    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  i_calc_entity_ctrl/s_finished_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.120     1.606    i_calc_entity_ctrl/s_finished_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig1_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X60Y18         FDPE                                         r  i_calc_entity_ctrl/s_dig1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  i_calc_entity_ctrl/s_dig1_reg[5]/Q
                         net (fo=1, routed)           0.082     1.716    i_io_entity_ctrl/s_dig1_reg[7][4]
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  i_io_entity_ctrl/s_ss[5]_i_1/O
                         net (fo=1, routed)           0.000     1.761    i_io_entity_ctrl/s_ss[5]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.091     1.574    i_io_entity_ctrl/s_ss_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_subdiff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.590     1.473    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  i_calc_entity_ctrl/s_op1_reg[10]/Q
                         net (fo=9, routed)           0.111     1.725    i_calc_entity_ctrl/s_subdiff_reg[10][10]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.770 r  i_calc_entity_ctrl/s_subdiff[10]_i_1/O
                         net (fo=1, routed)           0.000     1.770    i_alu_entity/D[10]
    SLICE_X59Y15         FDRE                                         r  i_alu_entity/s_subdiff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.858     1.985    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  i_alu_entity/s_subdiff_reg[10]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.092     1.578    i_alu_entity/s_subdiff_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.444    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/Q
                         net (fo=43, routed)          0.146     1.731    i_calc_entity_ctrl/s_state__0[0]
    SLICE_X54Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.776 r  i_calc_entity_ctrl/FSM_sequential_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    i_calc_entity_ctrl/FSM_sequential_s_state[2]_i_1_n_0
    SLICE_X54Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.957    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.120     1.577    i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_pbstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.472%)  route 0.105ns (33.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.444    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  i_calc_entity_ctrl/s_pbstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  i_calc_entity_ctrl/s_pbstate_reg[1]/Q
                         net (fo=7, routed)           0.105     1.714    i_calc_entity_ctrl/s_pbstate_reg_n_0_[1]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X55Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.957    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.092     1.549    i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_pbstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.261%)  route 0.106ns (33.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.444    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  i_calc_entity_ctrl/s_pbstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  i_calc_entity_ctrl/s_pbstate_reg[1]/Q
                         net (fo=7, routed)           0.106     1.715    i_calc_entity_ctrl/s_pbstate_reg_n_0_[1]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.760 r  i_calc_entity_ctrl/FSM_sequential_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    i_calc_entity_ctrl/FSM_sequential_s_state[0]_i_1_n_0
    SLICE_X55Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.957    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.091     1.548    i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig2_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.590     1.473    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y16         FDPE                                         r  i_calc_entity_ctrl/s_dig2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  i_calc_entity_ctrl/s_dig2_reg[3]/Q
                         net (fo=1, routed)           0.137     1.751    i_io_entity_ctrl/s_dig2_reg[7][2]
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  i_io_entity_ctrl/s_ss[3]_i_1/O
                         net (fo=1, routed)           0.000     1.796    i_io_entity_ctrl/s_ss[3]_i_1_n_0
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.858     1.985    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.092     1.578    i_io_entity_ctrl/s_ss_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig1_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.471    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y18         FDPE                                         r  i_calc_entity_ctrl/s_dig1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  i_calc_entity_ctrl/s_dig1_reg[4]/Q
                         net (fo=1, routed)           0.137     1.749    i_io_entity_ctrl/s_dig1_reg[7][3]
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  i_io_entity_ctrl/s_ss[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    i_io_entity_ctrl/s_ss[4]_i_1_n_0
    SLICE_X63Y18         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.857     1.984    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.091     1.575    i_io_entity_ctrl/s_ss_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_pbstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.402%)  route 0.116ns (35.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.444    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  i_calc_entity_ctrl/s_pbstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  i_calc_entity_ctrl/s_pbstate_reg[0]/Q
                         net (fo=7, routed)           0.116     1.724    i_calc_entity_ctrl/s_pbstate_reg_n_0_[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.769 r  i_calc_entity_ctrl/__0/O
                         net (fo=1, routed)           0.000     1.769    i_calc_entity_ctrl/s_start_0
    SLICE_X55Y16         FDCE                                         r  i_calc_entity_ctrl/s_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.957    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  i_calc_entity_ctrl/s_start_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.092     1.549    i_calc_entity_ctrl/s_start_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   i_alu_entity/s_cntval_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   i_alu_entity/s_cntval_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   i_alu_entity/s_cntval_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   i_alu_entity/s_cntval_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   i_alu_entity/s_cntval_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   i_alu_entity/s_cntval_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   i_alu_entity/s_cntval_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   i_alu_entity/s_cntval_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   i_alu_entity/s_cntval_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   i_alu_entity/s_cntval_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   i_alu_entity/s_cntval_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   i_alu_entity/s_cntval_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   i_alu_entity/s_cntval_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_alu_entity/s_cntval_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_alu_entity/s_cntval_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_alu_entity/s_cntval_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_alu_entity/s_cntval_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu_entity/s_subtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu_entity/s_subtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   i_alu_entity/s_cntval_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   i_alu_entity/s_overflow_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   i_alu_entity/s_progress_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   i_alu_entity/s_progress_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_result_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_result_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_result_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_result_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_subdiff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_subdiff_reg[0]/C



