#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 31 23:23:41 2017
# Process ID: 5496
# Current directory: E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.runs/synth_1
# Command line: vivado.exe -log reg_sh_both_ends_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reg_sh_both_ends_tb.tcl
# Log file: E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.runs/synth_1/reg_sh_both_ends_tb.vds
# Journal file: E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source reg_sh_both_ends_tb.tcl -notrace
Command: synth_design -top reg_sh_both_ends_tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 347.258 ; gain = 78.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_sh_both_ends_tb' [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/sources_1/new/shift_reg_ld_en.vhd:77]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'reg_shift_both_ends' declared at 'E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/sources_1/new/shift_reg_ld_en.vhd:34' bound to instance 'DUT' of component 'reg_shift_both_ends' [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/sources_1/new/shift_reg_ld_en.vhd:91]
INFO: [Synth 8-638] synthesizing module 'reg_shift_both_ends' [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/sources_1/new/shift_reg_ld_en.vhd:43]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_shift_both_ends' (1#1) [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/sources_1/new/shift_reg_ld_en.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'reg_sh_both_ends_tb' (2#1) [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/sources_1/new/shift_reg_ld_en.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 386.586 ; gain = 118.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 386.586 ; gain = 118.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reg_sh_both_ends_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reg_sh_both_ends_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 646.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 646.336 ; gain = 377.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 646.336 ; gain = 377.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 646.336 ; gain = 377.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 646.336 ; gain = 377.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_sh_both_ends_tb 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module reg_shift_both_ends 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 646.336 ; gain = 377.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 646.336 ; gain = 377.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 646.336 ; gain = 377.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |    10|
|3     |LUT4 |     1|
|4     |FDRE |    13|
|5     |IBUF |    14|
|6     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |    51|
|2     |  DUT    |reg_shift_both_ends |    18|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 662.902 ; gain = 134.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 662.902 ; gain = 394.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 665.316 ; gain = 404.582
INFO: [Common 17-1381] The checkpoint 'E:/Digital Systems/Week 2/nbit_parallel_inserial_out/nbit_parallel_inserial_out.runs/synth_1/reg_sh_both_ends_tb.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 665.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 23:25:01 2017...
