// Seed: 331555186
module module_0 (
    output uwire id_0
    , id_4 = 1,
    input tri1 id_1,
    input supply1 id_2
);
  tri1 [-1 'd0 /  1 : -1] id_5, id_6, id_7;
  assign id_0 = id_5;
  assign id_5.id_5 = 1'b0;
  assign id_4 = !-1;
  logic id_8;
  ;
  assign id_0 = -1'b0;
  localparam id_9 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd17
) (
    output wor id_0,
    output logic id_1,
    output tri1 id_2,
    inout supply1 id_3
    , id_17,
    output tri1 id_4,
    output logic id_5,
    output uwire id_6,
    output tri1 void id_7,
    input supply1 id_8,
    input wor id_9,
    output logic id_10,
    input wor id_11,
    input supply0 _id_12[id_12 : -1 'b0],
    input tri id_13,
    output wor id_14
    , id_18,
    input wire id_15
);
  always_ff id_1 <= -1;
  final id_10 <= id_11;
  always id_5 = -1'h0;
  assign id_4 = id_12;
  logic id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_15
  );
  assign modCall_1.id_5 = 0;
endmodule
