// Seed: 1532406989
module module_0 (
    input  tri   id_0,
    output wand  id_1,
    input  uwire id_2
);
  wire id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1[1 'h0 : 1  &&  (  -1  )],
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    output logic id_6,
    output supply1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri id_10,
    output uwire id_11,
    output supply1 id_12,
    output supply1 id_13,
    output supply1 id_14
);
  always id_6 = id_4;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
  logic id_16, id_17 = -1'b0;
endmodule
