Optimizing Linkage Editor (V.10.02.00.000)        27-Nov-2019 16:47:25

*** Options ***

-library=C:\Work\EIGENE~1\FH\1735D~1.SEM\AUTONO~1\SAMPLE~1\KIT12_~1\KIT12_~1\Debug\kit12_rx62t.lib
-noprelink
-list=kit12_rx62t.map
-nooptimize
-start=B_1,R_1,B_2,R_2,B,R,SU,SI/01000,PResetPRG/0FFFF8000,C_1,C_2,C,C$*,D*,P,PIntPRG,W*/0FFFF8100,FIXEDVECT/0FFFFFFD0
-nologo
-nomessage
-rom=D=R,D_1=R_1,D_2=R_2
-output=C:\Work\Eigene Dateien\FH\1. Semester\Autonomes Fahren\Sample Code\kit12_rx62t\kit12_rx62t\Debug\kit12_rx62t.abs
-subcommand=C:/Work/Eigene Dateien/FH/1. Semester/Autonomes Fahren/Sample Code/kit12_rx62t/kit12_rx62t\Debug\LinkerSubCommand.tmp
-input="./dbsct.obj"
-input="./hwsetup.obj"
-input="./intprg.obj"
-input="./kit12_rx62t.obj"
-input="./resetprg.obj"
-input="./sbrk.obj"
-input="./vecttbl.obj"

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN

B_1
                                  00001000  00001000         0   1
R_1
                                  00001000  00001000         0   1
B_2
                                  00001000  00001000         0   2
R_2
                                  00001000  00001000         0   2
B
                                  00001000  00001413       414   4
R
                                  00001414  00001417         4   4
SU
                                  00001418  00001717       300   4
SI
                                  00001718  00001817       100   4
PResetPRG
                                  ffff8000  ffff8033        34   4
C_1
                                  ffff8100  ffff8100         0   1
C_2
                                  ffff8100  ffff8100         0   2
C
                                  ffff8100  ffff81cf        d0   4
C$DSEC
                                  ffff81d0  ffff81f3        24   4
C$BSEC
                                  ffff81f4  ffff820b        18   4
C$VECT
                                  ffff820c  ffff860b       400   4
D
                                  ffff860c  ffff860f         4   4
D_2
                                  ffff8610  ffff8610         0   2
D_1
                                  ffff8610  ffff8610         0   1
P
                                  ffff8610  ffff903c       a2d   4
PIntPRG
                                  ffff903d  ffff904b         f   1
W_1
                                  ffff904c  ffff904c         0   4
W_2
                                  ffff904c  ffff904c         0   2
W
                                  ffff904c  ffff904c         0   4
FIXEDVECT
                                  ffffffd0  ffffffff        30   4
