/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue May  3 15:23:05 2016
 *                 Full Compile MD5 Checksum  1da1c3226a9ac5d06cc27c06c1aefe52
 *                     (minus title and desc)
 *                 MD5 Checksum               a58ec1309d39852a0c8fb54050da5f77
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     930
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
********************************************************************************/

#ifndef BCHP_LEAP_L2_1_H__
#define BCHP_LEAP_L2_1_H__

/***************************************************************************
 *LEAP_L2_1 - L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_LEAP_L2_1_CPU_STATUS                0x00100600 /* [RO] CPU interrupt Status Register */
#define BCHP_LEAP_L2_1_CPU_SET                   0x00100604 /* [WO] CPU interrupt Set Register */
#define BCHP_LEAP_L2_1_CPU_CLEAR                 0x00100608 /* [WO] CPU interrupt Clear Register */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS           0x0010060c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_LEAP_L2_1_CPU_MASK_SET              0x00100610 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR            0x00100614 /* [WO] CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* LEAP_L2_1 :: CPU_STATUS :: reserved0 [31:06] */
#define BCHP_LEAP_L2_1_CPU_STATUS_reserved0_MASK                   0xffffffc0
#define BCHP_LEAP_L2_1_CPU_STATUS_reserved0_SHIFT                  6

/* LEAP_L2_1 :: CPU_STATUS :: MTSIF_MEM_TRANSFER_DONE [05:05] */
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_MEM_TRANSFER_DONE_MASK     0x00000020
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_MEM_TRANSFER_DONE_SHIFT    5
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_MEM_TRANSFER_DONE_DEFAULT  0x00000000

/* LEAP_L2_1 :: CPU_STATUS :: MTSIF_FIFO_OVERFLOW [04:04] */
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_FIFO_OVERFLOW_MASK         0x00000010
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_FIFO_OVERFLOW_SHIFT        4
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_FIFO_OVERFLOW_DEFAULT      0x00000000

/* LEAP_L2_1 :: CPU_STATUS :: MTSIF_TIMEOUT [03:03] */
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_TIMEOUT_MASK               0x00000008
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_TIMEOUT_SHIFT              3
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_TIMEOUT_DEFAULT            0x00000000

/* LEAP_L2_1 :: CPU_STATUS :: MTSIF_INCOMPLETE [02:02] */
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_INCOMPLETE_MASK            0x00000004
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_INCOMPLETE_SHIFT           2
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_INCOMPLETE_DEFAULT         0x00000000

/* LEAP_L2_1 :: CPU_STATUS :: MTSIF_DONE [01:01] */
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_DONE_MASK                  0x00000002
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_DONE_SHIFT                 1
#define BCHP_LEAP_L2_1_CPU_STATUS_MTSIF_DONE_DEFAULT               0x00000000

/* LEAP_L2_1 :: CPU_STATUS :: DIAG_CAPTURE_DONE [00:00] */
#define BCHP_LEAP_L2_1_CPU_STATUS_DIAG_CAPTURE_DONE_MASK           0x00000001
#define BCHP_LEAP_L2_1_CPU_STATUS_DIAG_CAPTURE_DONE_SHIFT          0
#define BCHP_LEAP_L2_1_CPU_STATUS_DIAG_CAPTURE_DONE_DEFAULT        0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* LEAP_L2_1 :: CPU_SET :: reserved0 [31:06] */
#define BCHP_LEAP_L2_1_CPU_SET_reserved0_MASK                      0xffffffc0
#define BCHP_LEAP_L2_1_CPU_SET_reserved0_SHIFT                     6

/* LEAP_L2_1 :: CPU_SET :: MTSIF_MEM_TRANSFER_DONE [05:05] */
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_MEM_TRANSFER_DONE_MASK        0x00000020
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_MEM_TRANSFER_DONE_SHIFT       5
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_MEM_TRANSFER_DONE_DEFAULT     0x00000000

/* LEAP_L2_1 :: CPU_SET :: MTSIF_FIFO_OVERFLOW [04:04] */
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_FIFO_OVERFLOW_MASK            0x00000010
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_FIFO_OVERFLOW_SHIFT           4
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_FIFO_OVERFLOW_DEFAULT         0x00000000

/* LEAP_L2_1 :: CPU_SET :: MTSIF_TIMEOUT [03:03] */
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_TIMEOUT_MASK                  0x00000008
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_TIMEOUT_SHIFT                 3
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_TIMEOUT_DEFAULT               0x00000000

/* LEAP_L2_1 :: CPU_SET :: MTSIF_INCOMPLETE [02:02] */
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_INCOMPLETE_MASK               0x00000004
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_INCOMPLETE_SHIFT              2
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_INCOMPLETE_DEFAULT            0x00000000

/* LEAP_L2_1 :: CPU_SET :: MTSIF_DONE [01:01] */
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_DONE_MASK                     0x00000002
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_DONE_SHIFT                    1
#define BCHP_LEAP_L2_1_CPU_SET_MTSIF_DONE_DEFAULT                  0x00000000

/* LEAP_L2_1 :: CPU_SET :: DIAG_CAPTURE_DONE [00:00] */
#define BCHP_LEAP_L2_1_CPU_SET_DIAG_CAPTURE_DONE_MASK              0x00000001
#define BCHP_LEAP_L2_1_CPU_SET_DIAG_CAPTURE_DONE_SHIFT             0
#define BCHP_LEAP_L2_1_CPU_SET_DIAG_CAPTURE_DONE_DEFAULT           0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* LEAP_L2_1 :: CPU_CLEAR :: reserved0 [31:06] */
#define BCHP_LEAP_L2_1_CPU_CLEAR_reserved0_MASK                    0xffffffc0
#define BCHP_LEAP_L2_1_CPU_CLEAR_reserved0_SHIFT                   6

/* LEAP_L2_1 :: CPU_CLEAR :: MTSIF_MEM_TRANSFER_DONE [05:05] */
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_MEM_TRANSFER_DONE_MASK      0x00000020
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_MEM_TRANSFER_DONE_SHIFT     5
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_MEM_TRANSFER_DONE_DEFAULT   0x00000000

/* LEAP_L2_1 :: CPU_CLEAR :: MTSIF_FIFO_OVERFLOW [04:04] */
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_FIFO_OVERFLOW_MASK          0x00000010
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_FIFO_OVERFLOW_SHIFT         4
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_FIFO_OVERFLOW_DEFAULT       0x00000000

/* LEAP_L2_1 :: CPU_CLEAR :: MTSIF_TIMEOUT [03:03] */
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_TIMEOUT_MASK                0x00000008
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_TIMEOUT_SHIFT               3
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_TIMEOUT_DEFAULT             0x00000000

/* LEAP_L2_1 :: CPU_CLEAR :: MTSIF_INCOMPLETE [02:02] */
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_INCOMPLETE_MASK             0x00000004
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_INCOMPLETE_SHIFT            2
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_INCOMPLETE_DEFAULT          0x00000000

/* LEAP_L2_1 :: CPU_CLEAR :: MTSIF_DONE [01:01] */
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_DONE_MASK                   0x00000002
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_DONE_SHIFT                  1
#define BCHP_LEAP_L2_1_CPU_CLEAR_MTSIF_DONE_DEFAULT                0x00000000

/* LEAP_L2_1 :: CPU_CLEAR :: DIAG_CAPTURE_DONE [00:00] */
#define BCHP_LEAP_L2_1_CPU_CLEAR_DIAG_CAPTURE_DONE_MASK            0x00000001
#define BCHP_LEAP_L2_1_CPU_CLEAR_DIAG_CAPTURE_DONE_SHIFT           0
#define BCHP_LEAP_L2_1_CPU_CLEAR_DIAG_CAPTURE_DONE_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* LEAP_L2_1 :: CPU_MASK_STATUS :: reserved0 [31:06] */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_reserved0_MASK              0xffffffc0
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_reserved0_SHIFT             6

/* LEAP_L2_1 :: CPU_MASK_STATUS :: MTSIF_MEM_TRANSFER_DONE [05:05] */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_MEM_TRANSFER_DONE_MASK 0x00000020
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_MEM_TRANSFER_DONE_SHIFT 5
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_MEM_TRANSFER_DONE_DEFAULT 0x00000000

/* LEAP_L2_1 :: CPU_MASK_STATUS :: MTSIF_FIFO_OVERFLOW [04:04] */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_FIFO_OVERFLOW_MASK    0x00000010
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_FIFO_OVERFLOW_SHIFT   4
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_FIFO_OVERFLOW_DEFAULT 0x00000000

/* LEAP_L2_1 :: CPU_MASK_STATUS :: MTSIF_TIMEOUT [03:03] */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_TIMEOUT_MASK          0x00000008
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_TIMEOUT_SHIFT         3
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_TIMEOUT_DEFAULT       0x00000000

/* LEAP_L2_1 :: CPU_MASK_STATUS :: MTSIF_INCOMPLETE [02:02] */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_INCOMPLETE_MASK       0x00000004
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_INCOMPLETE_SHIFT      2
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_INCOMPLETE_DEFAULT    0x00000000

/* LEAP_L2_1 :: CPU_MASK_STATUS :: MTSIF_DONE [01:01] */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_DONE_MASK             0x00000002
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_DONE_SHIFT            1
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_MTSIF_DONE_DEFAULT          0x00000000

/* LEAP_L2_1 :: CPU_MASK_STATUS :: DIAG_CAPTURE_DONE [00:00] */
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_DIAG_CAPTURE_DONE_MASK      0x00000001
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_DIAG_CAPTURE_DONE_SHIFT     0
#define BCHP_LEAP_L2_1_CPU_MASK_STATUS_DIAG_CAPTURE_DONE_DEFAULT   0x00000000

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* LEAP_L2_1 :: CPU_MASK_SET :: reserved0 [31:06] */
#define BCHP_LEAP_L2_1_CPU_MASK_SET_reserved0_MASK                 0xffffffc0
#define BCHP_LEAP_L2_1_CPU_MASK_SET_reserved0_SHIFT                6

/* LEAP_L2_1 :: CPU_MASK_SET :: MTSIF_MEM_TRANSFER_DONE [05:05] */
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_MEM_TRANSFER_DONE_MASK   0x00000020
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_MEM_TRANSFER_DONE_SHIFT  5
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_MEM_TRANSFER_DONE_DEFAULT 0x00000000

/* LEAP_L2_1 :: CPU_MASK_SET :: MTSIF_FIFO_OVERFLOW [04:04] */
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_FIFO_OVERFLOW_MASK       0x00000010
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_FIFO_OVERFLOW_SHIFT      4
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_FIFO_OVERFLOW_DEFAULT    0x00000000

/* LEAP_L2_1 :: CPU_MASK_SET :: MTSIF_TIMEOUT [03:03] */
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_TIMEOUT_MASK             0x00000008
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_TIMEOUT_SHIFT            3
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_TIMEOUT_DEFAULT          0x00000000

/* LEAP_L2_1 :: CPU_MASK_SET :: MTSIF_INCOMPLETE [02:02] */
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_INCOMPLETE_MASK          0x00000004
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_INCOMPLETE_SHIFT         2
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_INCOMPLETE_DEFAULT       0x00000000

/* LEAP_L2_1 :: CPU_MASK_SET :: MTSIF_DONE [01:01] */
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_DONE_MASK                0x00000002
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_DONE_SHIFT               1
#define BCHP_LEAP_L2_1_CPU_MASK_SET_MTSIF_DONE_DEFAULT             0x00000000

/* LEAP_L2_1 :: CPU_MASK_SET :: DIAG_CAPTURE_DONE [00:00] */
#define BCHP_LEAP_L2_1_CPU_MASK_SET_DIAG_CAPTURE_DONE_MASK         0x00000001
#define BCHP_LEAP_L2_1_CPU_MASK_SET_DIAG_CAPTURE_DONE_SHIFT        0
#define BCHP_LEAP_L2_1_CPU_MASK_SET_DIAG_CAPTURE_DONE_DEFAULT      0x00000000

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* LEAP_L2_1 :: CPU_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_reserved0_MASK               0xffffffc0
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_reserved0_SHIFT              6

/* LEAP_L2_1 :: CPU_MASK_CLEAR :: MTSIF_MEM_TRANSFER_DONE [05:05] */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_MEM_TRANSFER_DONE_MASK 0x00000020
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_MEM_TRANSFER_DONE_SHIFT 5
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_MEM_TRANSFER_DONE_DEFAULT 0x00000000

/* LEAP_L2_1 :: CPU_MASK_CLEAR :: MTSIF_FIFO_OVERFLOW [04:04] */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_FIFO_OVERFLOW_MASK     0x00000010
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_FIFO_OVERFLOW_SHIFT    4
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_FIFO_OVERFLOW_DEFAULT  0x00000000

/* LEAP_L2_1 :: CPU_MASK_CLEAR :: MTSIF_TIMEOUT [03:03] */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_TIMEOUT_MASK           0x00000008
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_TIMEOUT_SHIFT          3
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_TIMEOUT_DEFAULT        0x00000000

/* LEAP_L2_1 :: CPU_MASK_CLEAR :: MTSIF_INCOMPLETE [02:02] */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_INCOMPLETE_MASK        0x00000004
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_INCOMPLETE_SHIFT       2
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_INCOMPLETE_DEFAULT     0x00000000

/* LEAP_L2_1 :: CPU_MASK_CLEAR :: MTSIF_DONE [01:01] */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_DONE_MASK              0x00000002
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_DONE_SHIFT             1
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_MTSIF_DONE_DEFAULT           0x00000000

/* LEAP_L2_1 :: CPU_MASK_CLEAR :: DIAG_CAPTURE_DONE [00:00] */
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_DIAG_CAPTURE_DONE_MASK       0x00000001
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_DIAG_CAPTURE_DONE_SHIFT      0
#define BCHP_LEAP_L2_1_CPU_MASK_CLEAR_DIAG_CAPTURE_DONE_DEFAULT    0x00000000

#endif /* #ifndef BCHP_LEAP_L2_1_H__ */

/* End of File */
