/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[24] ? in_data[18] : in_data[48];
  assign celloutsig_0_30z = celloutsig_0_2z ? celloutsig_0_7z : celloutsig_0_3z;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_1z;
  assign celloutsig_0_37z = celloutsig_0_8z ? celloutsig_0_14z : celloutsig_0_30z;
  assign celloutsig_0_41z = in_data[77] ? celloutsig_0_25z : celloutsig_0_6z;
  assign celloutsig_1_2z = in_data[163] ? in_data[177] : in_data[127];
  assign celloutsig_1_4z = celloutsig_1_0z[0] ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_4z;
  assign celloutsig_1_12z = celloutsig_1_6z[15] ? celloutsig_1_3z : celloutsig_1_5z;
  assign celloutsig_1_19z = celloutsig_1_8z[6] ? celloutsig_1_12z : celloutsig_1_14z[6];
  assign celloutsig_0_6z = celloutsig_0_1z ? celloutsig_0_3z : _00_;
  assign celloutsig_0_7z = celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_0_9z = in_data[66] ? celloutsig_0_6z : celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_7z ? celloutsig_0_4z[2] : celloutsig_0_1z;
  assign celloutsig_0_22z = celloutsig_0_14z ? celloutsig_0_16z : celloutsig_0_4z[16];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_11z };
  reg [2:0] _19_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_4z[4], celloutsig_0_0z, celloutsig_0_1z };
  assign { _00_, _02_[1:0] } = _19_;
  assign celloutsig_0_40z = { celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_6z, _01_, celloutsig_0_37z } & { in_data[87:83], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[157:136] & in_data[125:104];
  assign celloutsig_0_4z = in_data[53:35] & { in_data[28:15], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[164:143], celloutsig_1_4z } & { in_data[186:167], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_0z[8:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z } & { in_data[125:116], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_14z = in_data[172:166] & celloutsig_1_6z[19:13];
  assign celloutsig_1_18z = { celloutsig_1_6z[2:1], celloutsig_1_1z, celloutsig_1_1z } & { in_data[163:161], celloutsig_1_12z };
  assign celloutsig_0_15z = { in_data[82:76], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z } & { in_data[29:18], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[176:165] > celloutsig_1_0z[17:6];
  assign celloutsig_1_3z = in_data[148:142] > celloutsig_1_0z[15:9];
  assign celloutsig_1_7z = in_data[172:160] > in_data[168:156];
  assign celloutsig_0_8z = celloutsig_0_4z > { in_data[31:16], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z, _00_, _02_[1:0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z } > in_data[87:77];
  assign celloutsig_0_11z = in_data[33:17] > { celloutsig_0_4z[11:9], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z, _00_, _02_[1:0], celloutsig_0_8z, _00_, _02_[1:0], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_13z = in_data[9:1] > { celloutsig_0_4z[7], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[4:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[4:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_10z, _00_, _02_[1:0], celloutsig_0_10z, celloutsig_0_10z } > { celloutsig_0_4z[2:1], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, _00_, _02_[1:0] };
  assign celloutsig_0_16z = { celloutsig_0_15z[8:3], celloutsig_0_11z, celloutsig_0_3z } > { celloutsig_0_15z[4:1], celloutsig_0_9z, _00_, _02_[1:0] };
  assign celloutsig_0_18z = { in_data[17:11], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } > { celloutsig_0_4z[16:2], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_19z = celloutsig_0_4z[16:2] > { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_17z[12:1], celloutsig_0_17z[2] };
  assign celloutsig_0_20z = { celloutsig_0_2z, _00_, _02_[1:0] } > { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_18z } > { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_4z[17:8], celloutsig_0_6z } > { celloutsig_0_17z[8:2], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[73:69] > { in_data[67:65], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_15z[14:5] > { celloutsig_0_15z[13:12], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_25z = { celloutsig_0_15z[12:10], celloutsig_0_22z, celloutsig_0_24z } > { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_27z = { in_data[91], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_21z, _00_, _02_[1:0], celloutsig_0_9z, celloutsig_0_10z } > { celloutsig_0_15z[3:2], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_14z };
  assign { celloutsig_0_17z[1], celloutsig_0_17z[12:2] } = { celloutsig_0_16z, celloutsig_0_15z[10:2], celloutsig_0_8z, celloutsig_0_7z } & { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z };
  assign _02_[2] = _00_;
  assign celloutsig_0_17z[0] = celloutsig_0_17z[2];
  assign { out_data[131:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
