Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Jun 24 20:53:25 2022
| Host             : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command          : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
| Design           : base_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.434        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.255        |
| Device Static (W)        | 0.179        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 56.9         |
| Junction Temperature (C) | 53.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.173 |       15 |       --- |             --- |
| Slice Logic              |     0.041 |    99611 |       --- |             --- |
|   LUT as Logic           |     0.032 |    37576 |     53200 |           70.63 |
|   CARRY4                 |     0.005 |     5379 |     13300 |           40.44 |
|   Register               |     0.002 |    37675 |    106400 |           35.41 |
|   LUT as Distributed RAM |     0.002 |      890 |     17400 |            5.11 |
|   LUT as Shift Register  |    <0.001 |      727 |     17400 |            4.18 |
|   F7/F8 Muxes            |    <0.001 |      136 |     53200 |            0.26 |
|   Others                 |     0.000 |     2042 |       --- |             --- |
| Signals                  |     0.042 |    64665 |       --- |             --- |
| Block RAM                |     0.043 |       91 |       140 |           65.00 |
| MMCM                     |     0.268 |        2 |         4 |           50.00 |
| DSPs                     |    <0.001 |       57 |       220 |           25.91 |
| I/O                      |     0.152 |       59 |       125 |           47.20 |
| PS7                      |     1.536 |        1 |       --- |             --- |
| Static Power             |     0.179 |          |           |                 |
| Total                    |     2.434 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.325 |       0.299 |      0.026 |
| Vccaux    |       1.800 |     0.167 |       0.148 |      0.018 |
| Vcco33    |       3.300 |     0.046 |       0.045 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.003 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.769 |       0.729 |      0.040 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| cam_pclk                      | cam_pclk                                                |            10.4 |
| cam_xclk_base_clk_wiz_0_0     | base_i/clk_wiz_0/inst/cam_xclk_base_clk_wiz_0_0         |            41.7 |
| camif_xclk_base_clk_wiz_0_0   | base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0       |            10.4 |
| clk_fpga_0                    | base_i/processing_system7_0/inst/FCLK_CLK0              |             8.3 |
| clk_fpga_0                    | base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.3 |
| clk_fpga_1                    | base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            20.0 |
| clkfbout_base_clk_wiz_0_0     | base_i/clk_wiz_0/inst/clkfbout_base_clk_wiz_0_0         |             8.3 |
| clkfbout_base_clk_wiz_1_0_1   | base_i/clk_wiz_1/inst/clkfbout_base_clk_wiz_1_0         |            33.3 |
| dvi_clk_base_clk_wiz_1_0_1    | base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0          |            13.5 |
| dvi_clk_x5_base_clk_wiz_1_0_1 | base_i/clk_wiz_1/inst/dvi_clk_x5_base_clk_wiz_1_0       |             2.7 |
| isp_pclk_base_clk_wiz_0_0     | base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0         |             8.3 |
| lcd_clk_base_clk_wiz_0_0      | base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0          |            30.0 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| base_wrapper             |     2.255 |
|   GPIO_EMIO_tri_iobuf_0  |     0.003 |
|   GPIO_EMIO_tri_iobuf_1  |     0.003 |
|   GPIO_EMIO_tri_iobuf_2  |     0.003 |
|   GPIO_EMIO_tri_iobuf_3  |     0.003 |
|   GPIO_EMIO_tri_iobuf_4  |     0.003 |
|   base_i                 |     2.234 |
|     DVI_Transmitter_0    |     0.136 |
|       inst               |     0.136 |
|     axi_iic              |     0.001 |
|       U0                 |     0.001 |
|     axi_smc              |     0.046 |
|       inst               |     0.046 |
|     axi_vdma_0           |     0.020 |
|       U0                 |     0.020 |
|     axi_vdma_1           |     0.026 |
|       U0                 |     0.026 |
|     axi_vdma_2           |     0.025 |
|       U0                 |     0.025 |
|     clk_wiz_0            |     0.138 |
|       inst               |     0.138 |
|     clk_wiz_1            |     0.131 |
|       inst               |     0.131 |
|     processing_system7_0 |     1.538 |
|       inst               |     1.538 |
|     ps7_0_axi_periph     |     0.003 |
|       s00_couplers       |     0.002 |
|     v_axi4s_vid_out_0    |     0.008 |
|       inst               |     0.008 |
|     v_axi4s_vid_out_1    |     0.002 |
|       inst               |     0.002 |
|     v_axi4s_vid_out_2    |     0.005 |
|       inst               |     0.005 |
|     v_vid_in_axi4s_0     |     0.005 |
|       inst               |     0.005 |
|     v_vid_in_axi4s_1     |     0.004 |
|       inst               |     0.004 |
|     v_vid_in_axi4s_2     |     0.004 |
|       inst               |     0.004 |
|     xil_camif_0          |     0.003 |
|       inst               |     0.003 |
|     xil_isp_lite_0       |     0.070 |
|       inst               |     0.069 |
|     xil_vip_0            |     0.033 |
|       inst               |     0.033 |
|     xil_vip_1            |     0.033 |
|       inst               |     0.033 |
+--------------------------+-----------+


