
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012012                       # Number of seconds simulated
sim_ticks                                 12012417120                       # Number of ticks simulated
final_tick                                12012417120                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 581128                       # Simulator instruction rate (inst/s)
host_op_rate                                   629335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              168100877                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651340                       # Number of bytes of host memory used
host_seconds                                    71.46                       # Real time elapsed on the host
sim_insts                                    41527124                       # Number of instructions simulated
sim_ops                                      44972006                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          156288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              192384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36096                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              564                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2442                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3006                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3004891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13010537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               16015428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3004891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3004891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3004891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13010537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              16015428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       564.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2442.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7041                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3006                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  192384                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   192384                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                174                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                222                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                353                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               130                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    12012327510                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3006                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2482                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      395                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      111                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1292                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     147.071207                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    111.135588                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    172.918246                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           566     43.81%     43.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          637     49.30%     93.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           21      1.63%     94.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      0.62%     95.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      0.62%     95.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      0.85%     96.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      0.31%     97.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      0.39%     97.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      2.48%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1292                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        36096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       156288                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3004890.659341339953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13010537.216509843245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          564                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2442                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17918070                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     94832390                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31769.63                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     38833.90                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      56387960                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                112750460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    15030000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18758.47                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37508.47                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         16.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      16.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.13                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.13                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1702                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  56.62                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     3996116.94                       # Average gap between requests
system.mem_ctrl.pageHitRate                     56.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   4019820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   2113815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  8867880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          296871120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              70908000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               6428640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1003109370                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        536020800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1979781480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3908120925                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             325.340095                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           11840207995                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3457050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      125580000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    8244487025                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1395777330                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       43120265                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   2199995450                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5290740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2789325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 12594960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          375545040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              91469610                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               8616960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1413729960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        553537920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1741079820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              4204654335                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             350.025669                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           11788934750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4898805                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      158860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    7247596690                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1441405610                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       59093205                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3100562810                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5529139                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3993539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            178734                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2897996                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2345862                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.947731                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  754865                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             118799                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           53595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              53324                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              271                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         27614753                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5723620                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       48391420                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5529139                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3154051                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      21658229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  357980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            54                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   5594599                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 51818                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           27560897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.920087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.310098                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7604482     27.59%     27.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2027979      7.36%     34.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2893980     10.50%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15034456     54.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             27560897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200224                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.752376                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3904355                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5297729                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14768006                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3412145                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 178662                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              2336164                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   338                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               52463845                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   751                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 178662                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4806674                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1873759                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2675                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17265333                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3433794                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               52160461                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2648233                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  27295                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            82980806                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             248706057                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         81640440                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              72260092                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10720713                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 84                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             85                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4621785                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2532036                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2646934                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            544471                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           858076                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   51404969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 128                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  47756756                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             27469                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         6433090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     21603436                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      27560897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.732772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.083304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3428662     12.44%     12.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10552604     38.29%     50.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3534741     12.83%     63.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10044890     36.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27560897                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              42360872     88.70%     88.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               160170      0.34%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2818536      5.90%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2417157      5.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               47756756                       # Type of FU issued
system.cpu.iq.rate                           1.729393                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          123101846                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          57838499                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     47084071                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               47756735                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           143076                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       367080                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       480169                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       550368                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 178662                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1844356                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 14225                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            51405097                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               211                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2532036                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2646934                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 80                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2553                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10354                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            344                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         171804                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        39063                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               210867                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              47695569                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2816334                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             61187                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5212287                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4723717                       # Number of branches executed
system.cpu.iew.exec_stores                    2395953                       # Number of stores executed
system.cpu.iew.exec_rate                     1.727177                       # Inst execution rate
system.cpu.iew.wb_sent                       47138406                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      47084087                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  37947295                       # num instructions producing a value
system.cpu.iew.wb_consumers                 101818774                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.705034                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.372694                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         6433093                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            178410                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25894863                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.736715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.067703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2675750     10.33%     10.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11039062     42.63%     52.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2607209     10.07%     63.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9572842     36.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25894863                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             41527124                       # Number of instructions committed
system.cpu.commit.committedOps               44972006                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4331721                       # Number of memory references committed
system.cpu.commit.loads                       2164956                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                    4408893                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  42129031                       # Number of committed integer instructions.
system.cpu.commit.function_calls               809512                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         40480492     90.01%     90.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          159793      0.36%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2164956      4.81%     95.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2166749      4.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          44972006                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9572842                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     67726834                       # The number of ROB reads
system.cpu.rob.rob_writes                   104482844                       # The number of ROB writes
system.cpu.timesIdled                             440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           53856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    41527124                       # Number of Instructions Simulated
system.cpu.committedOps                      44972006                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.664981                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.664981                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.503802                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.503802                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 68300946                       # number of integer regfile reads
system.cpu.int_regfile_writes                40578312                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 151849717                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 34030714                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4655887                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    193                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.097155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4325994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3970                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1089.671033                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.097155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17333322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17333322                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2160439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2160439                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2161489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2161489                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      4321928                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4321928                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4321928                       # number of overall hits
system.cpu.dcache.overall_hits::total         4321928                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5162                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         5151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5151                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data        10313                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10313                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10313                       # number of overall misses
system.cpu.dcache.overall_misses::total         10313                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    292473555                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    292473555                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    375435883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    375435883                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        11310                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        11310                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    667909438                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    667909438                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    667909438                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    667909438                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2165601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2165601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2166640                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2166640                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      4332241                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4332241                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4332241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4332241                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002384                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002384                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002377                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002381                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002381                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56658.960674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56658.960674                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72886.018831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72886.018831                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        11310                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11310                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64763.835741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64763.835741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64763.835741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64763.835741                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3213                       # number of writebacks
system.cpu.dcache.writebacks::total              3213                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1593                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4749                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4749                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6342                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6342                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3569                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          402                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3971                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    199142565                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    199142565                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32491890                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32491890                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    231634455                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    231634455                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    231634455                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    231634455                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000917                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55797.860745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55797.860745                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80825.597015                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80825.597015                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58331.517250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58331.517250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58331.517250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58331.517250                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3458                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.642489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5594443                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               589                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9498.205433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.642489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.567243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.567243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          545                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709635                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33568183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33568183                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      5593854                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5593854                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      5593854                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5593854                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5593854                       # number of overall hits
system.cpu.icache.overall_hits::total         5593854                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          745                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           745                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          745                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            745                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          745                       # number of overall misses
system.cpu.icache.overall_misses::total           745                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54723870                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54723870                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     54723870                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54723870                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54723870                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54723870                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5594599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5594599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      5594599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5594599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5594599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5594599                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73454.859060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73454.859060                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73454.859060                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73454.859060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73454.859060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73454.859060                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          155                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          590                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44919405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44919405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44919405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44919405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44919405                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44919405                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76134.584746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76134.584746                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76134.584746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76134.584746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76134.584746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76134.584746                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         2111.979489                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               7764                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             3006                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             2.582834                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   428.262045                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  1683.717444                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.052278                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.205532                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.257810                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         3006                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1384                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1344                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.366943                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           500542                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          500542                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks         3213                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         3213                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           24                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data         1516                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         1540                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           24                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data         1521                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            1545                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           24                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data         1521                       # number of overall hits
system.cpu.l2cache.overall_hits::total           1545                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          397                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          566                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data         2053                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         2619                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          566                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         2450                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          3016                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          566                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         2450                       # number of overall misses
system.cpu.l2cache.overall_misses::total         3016                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     31698015                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     31698015                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     43574820                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data    174420645                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    217995465                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     43574820                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    206118660                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    249693480                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     43574820                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    206118660                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    249693480                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks         3213                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         3213                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          402                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          402                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          590                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data         3569                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         4159                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          590                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         3971                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         4561                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          590                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         3971                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         4561                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.987562                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.987562                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.959322                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.575231                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.629719                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.959322                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.616973                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.661258                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.959322                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.616973                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.661258                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79843.866499                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79843.866499                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76987.314488                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84958.911349                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83236.145475                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 76987.314488                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 84130.065306                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 82789.615385                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 76987.314488                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 84130.065306                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 82789.615385                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          397                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          565                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2046                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         2611                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          565                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         2443                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         3008                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          565                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         2443                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         3008                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     28244115                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     28244115                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38599290                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    156193710                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    194793000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     38599290                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    184437825                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    223037115                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     38599290                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    184437825                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    223037115                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.987562                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.987562                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.957627                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.573270                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.627795                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.957627                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.615210                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.659504                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.957627                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.615210                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.659504                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 71143.866499                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71143.866499                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68317.327434                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76341.011730                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74604.749138                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 68317.327434                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 75496.449038                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 74147.977061                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 68317.327434                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 75496.449038                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 74147.977061                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests           8063                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4157                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3213                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               289                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                402                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               402                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4159                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1223                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        11399                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   12622                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        37696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       459712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   497408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4561                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012717                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.112060                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4503     98.73%     98.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                       58      1.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4561                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              9098025                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1281943                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             8637788                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          3006                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12012417120                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2609                       # Transaction distribution
system.membus.trans_dist::ReadExReq               397                       # Transaction distribution
system.membus.trans_dist::ReadExResp              397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2609                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         6012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       192384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  192384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3006                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1307610                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7015525                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
