11:26:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
11:26:39 INFO  : Registering command handlers for Vitis TCF services
11:26:41 INFO  : Platform repository initialization has completed.
11:26:41 INFO  : XSCT server has started successfully.
11:26:41 INFO  : Successfully done setting XSCT server connection channel  
11:26:41 INFO  : plnx-install-location is set to ''
11:26:41 INFO  : Successfully done setting workspace for the tool. 
11:26:41 INFO  : Successfully done query RDI_DATADIR 
11:28:39 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
11:28:39 INFO  : Result from executing command 'getPlatforms': 
11:28:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:28:39 INFO  : Platform 'zcu106_int_meas_plat_wrapper' is added to custom repositories.
11:28:48 INFO  : Platform 'zcu106_int_meas_plat_wrapper' is added to custom repositories.
11:29:49 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
11:29:49 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
11:29:53 INFO  : Checking for BSP changes to sync application flags for project 'interrupt_measurement'...
11:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:30:55 INFO  : 'jtag frequency' command is executed.
11:30:55 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:30:55 INFO  : Context for 'APU' is selected.
11:30:56 INFO  : System reset is completed.
11:30:59 INFO  : 'after 3000' command is executed.
11:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:31:10 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:31:10 INFO  : Context for 'APU' is selected.
11:31:11 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:11 INFO  : Context for 'APU' is selected.
11:31:11 INFO  : Boot mode is read from the target.
11:31:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:11 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:11 INFO  : 'set bp_31_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:31:12 INFO  : 'con -block -timeout 60' command is executed.
11:31:12 INFO  : 'bpremove $bp_31_11_fsbl_bp' command is executed.
11:31:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:13 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_31_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:13 INFO  : 'con' command is executed.
11:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:31:13 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
11:33:43 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
11:33:49 INFO  : Disconnected from the channel tcfchan#3.
11:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:33:50 INFO  : 'jtag frequency' command is executed.
11:33:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:33:50 INFO  : Context for 'APU' is selected.
11:33:50 INFO  : System reset is completed.
11:33:53 INFO  : 'after 3000' command is executed.
11:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:34:04 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:34:04 INFO  : Context for 'APU' is selected.
11:34:04 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:04 INFO  : Context for 'APU' is selected.
11:34:04 INFO  : Boot mode is read from the target.
11:34:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:34:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:34:05 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:34:05 INFO  : 'set bp_34_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:34:06 INFO  : 'con -block -timeout 60' command is executed.
11:34:06 INFO  : 'bpremove $bp_34_5_fsbl_bp' command is executed.
11:34:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:34:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:34:07 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
11:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_34_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:34:07 INFO  : 'con' command is executed.
11:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:34:07 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
11:35:30 INFO  : Checking for BSP changes to sync application flags for project 'interrupt_measurement'...
11:35:35 INFO  : Disconnected from the channel tcfchan#4.
11:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:36 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:35:36 INFO  : 'jtag frequency' command is executed.
11:35:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:35:36 INFO  : Context for 'APU' is selected.
11:35:37 INFO  : System reset is completed.
11:35:40 INFO  : 'after 3000' command is executed.
11:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:35:51 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:35:51 INFO  : Context for 'APU' is selected.
11:35:51 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:51 INFO  : Context for 'APU' is selected.
11:35:51 INFO  : Boot mode is read from the target.
11:35:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:51 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:51 INFO  : 'set bp_35_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:35:52 INFO  : 'con -block -timeout 60' command is executed.
11:35:52 INFO  : 'bpremove $bp_35_51_fsbl_bp' command is executed.
11:35:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:53 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_35_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:53 INFO  : 'con' command is executed.
11:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:35:53 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
15:07:44 INFO  : Disconnected from the channel tcfchan#5.
15:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:07:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:12:51 INFO  : 'jtag frequency' command is executed.
15:12:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:12:51 INFO  : Context for 'APU' is selected.
15:12:51 INFO  : System reset is completed.
15:12:54 INFO  : 'after 3000' command is executed.
15:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:13:05 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:13:05 INFO  : Context for 'APU' is selected.
15:13:05 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:13:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:05 INFO  : Context for 'APU' is selected.
15:13:05 INFO  : Boot mode is read from the target.
15:13:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:06 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:06 INFO  : 'set bp_13_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:13:07 INFO  : 'con -block -timeout 60' command is executed.
15:13:07 INFO  : 'bpremove $bp_13_6_fsbl_bp' command is executed.
15:13:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:07 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_13_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:07 INFO  : 'con' command is executed.
15:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:13:07 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
09:34:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
09:34:32 INFO  : XSCT server has started successfully.
09:34:32 INFO  : Successfully done setting XSCT server connection channel  
09:34:32 INFO  : plnx-install-location is set to ''
09:34:32 INFO  : Successfully done setting workspace for the tool. 
09:34:33 INFO  : Platform repository initialization has completed.
09:34:33 INFO  : Registering command handlers for Vitis TCF services
09:34:34 INFO  : Successfully done query RDI_DATADIR 
09:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
09:34:52 INFO  : 'jtag frequency' command is executed.
09:34:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:34:52 INFO  : Context for 'APU' is selected.
09:34:53 INFO  : System reset is completed.
09:34:56 INFO  : 'after 3000' command is executed.
09:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
09:35:07 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
09:35:07 INFO  : Context for 'APU' is selected.
09:35:07 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
09:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:07 INFO  : Context for 'APU' is selected.
09:35:07 INFO  : Boot mode is read from the target.
09:35:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:35:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:35:08 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:35:08 INFO  : 'set bp_35_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:35:09 INFO  : 'con -block -timeout 60' command is executed.
09:35:09 INFO  : 'bpremove $bp_35_8_fsbl_bp' command is executed.
09:35:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:35:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:35:09 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
09:35:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_35_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:35:10 INFO  : 'con' command is executed.
09:35:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:35:10 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
09:37:37 INFO  : Disconnected from the channel tcfchan#1.
09:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:38 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
09:37:38 INFO  : 'jtag frequency' command is executed.
09:37:38 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:37:38 INFO  : Context for 'APU' is selected.
09:37:39 INFO  : System reset is completed.
09:37:42 INFO  : 'after 3000' command is executed.
09:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
09:37:53 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
09:37:53 INFO  : Context for 'APU' is selected.
09:37:58 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
09:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:58 INFO  : Context for 'APU' is selected.
09:37:58 INFO  : Boot mode is read from the target.
09:37:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:37:59 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:37:59 INFO  : 'set bp_37_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:38:00 INFO  : 'con -block -timeout 60' command is executed.
09:38:00 INFO  : 'bpremove $bp_37_59_fsbl_bp' command is executed.
09:38:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:38:00 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
09:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_37_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:00 INFO  : 'con' command is executed.
09:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:38:00 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
09:42:56 INFO  : Disconnected from the channel tcfchan#2.
09:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
09:42:58 INFO  : 'jtag frequency' command is executed.
09:42:58 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:42:58 INFO  : Context for 'APU' is selected.
09:42:58 INFO  : System reset is completed.
09:43:01 INFO  : 'after 3000' command is executed.
09:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
09:43:12 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
09:43:12 INFO  : Context for 'APU' is selected.
09:43:18 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
09:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:18 INFO  : Context for 'APU' is selected.
09:43:18 INFO  : Boot mode is read from the target.
09:43:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:43:19 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:43:19 INFO  : 'set bp_43_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:43:20 INFO  : 'con -block -timeout 60' command is executed.
09:43:20 INFO  : 'bpremove $bp_43_19_fsbl_bp' command is executed.
09:43:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:43:20 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
09:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_43_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:20 INFO  : 'con' command is executed.
09:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:43:20 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
08:23:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
08:23:32 INFO  : XSCT server has started successfully.
08:23:32 INFO  : Successfully done setting XSCT server connection channel  
08:23:32 INFO  : plnx-install-location is set to ''
08:23:32 INFO  : Successfully done setting workspace for the tool. 
08:23:33 INFO  : Registering command handlers for Vitis TCF services
08:23:33 INFO  : Platform repository initialization has completed.
08:23:34 INFO  : Successfully done query RDI_DATADIR 
08:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:23:44 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
08:23:44 INFO  : 'jtag frequency' command is executed.
08:23:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:23:44 INFO  : Context for 'APU' is selected.
08:23:45 INFO  : System reset is completed.
08:23:48 INFO  : 'after 3000' command is executed.
08:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
08:23:59 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
08:23:59 INFO  : Context for 'APU' is selected.
08:24:00 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
08:24:00 INFO  : 'configparams force-mem-access 1' command is executed.
08:24:00 INFO  : Context for 'APU' is selected.
08:24:00 INFO  : Boot mode is read from the target.
08:24:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:24:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:24:00 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:24:00 INFO  : 'set bp_24_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:24:01 INFO  : 'con -block -timeout 60' command is executed.
08:24:01 INFO  : 'bpremove $bp_24_0_fsbl_bp' command is executed.
08:24:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:24:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:24:02 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
08:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
08:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_24_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

08:24:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:24:02 INFO  : 'con' command is executed.
08:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:24:02 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
08:24:44 INFO  : Disconnected from the channel tcfchan#1.
08:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
08:24:46 INFO  : 'jtag frequency' command is executed.
08:24:46 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:24:46 INFO  : Context for 'APU' is selected.
08:24:46 INFO  : System reset is completed.
08:24:49 INFO  : 'after 3000' command is executed.
08:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
08:25:00 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
08:25:00 INFO  : Context for 'APU' is selected.
08:25:06 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
08:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
08:25:06 INFO  : Context for 'APU' is selected.
08:25:06 INFO  : Boot mode is read from the target.
08:25:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:25:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:25:07 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:25:07 INFO  : 'set bp_25_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:25:08 INFO  : 'con -block -timeout 60' command is executed.
08:25:08 INFO  : 'bpremove $bp_25_7_fsbl_bp' command is executed.
08:25:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:25:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:25:08 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
08:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
08:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_25_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

08:25:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:25:08 INFO  : 'con' command is executed.
08:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:25:08 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
09:49:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
09:49:58 INFO  : XSCT server has started successfully.
09:49:58 INFO  : plnx-install-location is set to ''
09:49:58 INFO  : Successfully done setting XSCT server connection channel  
09:49:58 INFO  : Successfully done setting workspace for the tool. 
09:49:59 INFO  : Platform repository initialization has completed.
09:49:59 INFO  : Registering command handlers for Vitis TCF services
09:50:01 INFO  : Successfully done query RDI_DATADIR 
09:50:39 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
09:50:39 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
09:50:42 INFO  : Checking for BSP changes to sync application flags for project 'interrupt_measurement'...
09:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
09:50:50 INFO  : 'jtag frequency' command is executed.
09:50:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:50:50 INFO  : Context for 'APU' is selected.
09:50:51 INFO  : System reset is completed.
09:50:54 INFO  : 'after 3000' command is executed.
09:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
09:51:05 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
09:51:05 INFO  : Context for 'APU' is selected.
09:51:06 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
09:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:06 INFO  : Context for 'APU' is selected.
09:51:06 INFO  : Boot mode is read from the target.
09:51:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:51:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:51:06 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:51:06 INFO  : 'set bp_51_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:51:07 INFO  : 'con -block -timeout 60' command is executed.
09:51:07 INFO  : 'bpremove $bp_51_6_fsbl_bp' command is executed.
09:51:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:51:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:51:08 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
09:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_51_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:51:08 INFO  : 'con' command is executed.
09:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:51:08 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
09:55:38 INFO  : Checking for BSP changes to sync application flags for project 'interrupt_measurement'...
09:55:44 INFO  : Disconnected from the channel tcfchan#2.
09:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:45 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
09:55:45 INFO  : 'jtag frequency' command is executed.
09:55:45 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:55:45 INFO  : Context for 'APU' is selected.
09:55:46 INFO  : System reset is completed.
09:55:49 INFO  : 'after 3000' command is executed.
09:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
09:56:00 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
09:56:00 INFO  : Context for 'APU' is selected.
09:56:00 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
09:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:00 INFO  : Context for 'APU' is selected.
09:56:00 INFO  : Boot mode is read from the target.
09:56:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:56:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:56:01 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:56:01 INFO  : 'set bp_56_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:56:02 INFO  : 'con -block -timeout 60' command is executed.
09:56:02 INFO  : 'bpremove $bp_56_1_fsbl_bp' command is executed.
09:56:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:56:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:56:02 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
09:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_56_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:56:02 INFO  : 'con' command is executed.
09:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:56:02 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
10:49:22 ERROR : (XSDB Server)Already running

19:43:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
19:44:03 INFO  : XSCT server has started successfully.
19:44:03 INFO  : Successfully done setting XSCT server connection channel  
19:44:03 INFO  : plnx-install-location is set to ''
19:44:03 INFO  : Successfully done setting workspace for the tool. 
19:44:04 INFO  : Platform repository initialization has completed.
19:44:04 INFO  : Registering command handlers for Vitis TCF services
19:44:05 INFO  : Successfully done query RDI_DATADIR 
19:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:44:20 INFO  : 'jtag frequency' command is executed.
19:44:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:20 INFO  : Context for 'APU' is selected.
19:44:21 INFO  : System reset is completed.
19:44:24 INFO  : 'after 3000' command is executed.
19:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:44:35 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
19:44:35 INFO  : Context for 'APU' is selected.
19:44:35 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
19:44:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:35 INFO  : Context for 'APU' is selected.
19:44:35 INFO  : Boot mode is read from the target.
19:44:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:36 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:36 INFO  : 'set bp_44_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:44:37 INFO  : 'con -block -timeout 60' command is executed.
19:44:37 INFO  : 'bpremove $bp_44_36_fsbl_bp' command is executed.
19:44:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:37 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_44_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement/Debug/interrupt_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:37 INFO  : 'con' command is executed.
19:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:44:37 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/interrupt_measurement_system/_ide/scripts/debugger_interrupt_measurement-default.tcl'
10:56:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
10:56:42 INFO  : XSCT server has started successfully.
10:56:42 INFO  : Successfully done setting XSCT server connection channel  
10:56:42 INFO  : plnx-install-location is set to ''
10:56:42 INFO  : Successfully done setting workspace for the tool. 
10:56:43 INFO  : Platform repository initialization has completed.
10:56:43 INFO  : Registering command handlers for Vitis TCF services
10:56:44 INFO  : Successfully done query RDI_DATADIR 
15:22:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
15:22:34 INFO  : Platform repository initialization has completed.
15:22:34 INFO  : Registering command handlers for Vitis TCF services
15:22:35 INFO  : XSCT server has started successfully.
15:22:35 INFO  : Successfully done setting XSCT server connection channel  
15:22:35 INFO  : plnx-install-location is set to ''
15:22:35 INFO  : Successfully done setting workspace for the tool. 
15:22:35 INFO  : Successfully done query RDI_DATADIR 
15:23:47 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper;zcu106_int_meas_plat_wrapper_1
15:23:47 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
15:23:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:23:47 INFO  : Platform 'zcu106_int_meas_plat_wrapper_1' is added to custom repositories.
15:23:53 INFO  : Platform 'zcu106_int_meas_plat_wrapper_1' is added to custom repositories.
15:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:27:04 ERROR : Can't run initialization as FSBL file is not found in the platform. Please make sure that FSBL is generated in the platform.
15:28:14 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper;zcu106_int_meas_plat_wrapper_1
15:28:14 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper_1|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/zcu106_int_meas_plat_wrapper_1.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
15:28:17 INFO  : Checking for BSP changes to sync application flags for project 'int_meas_test'...
15:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:28:35 INFO  : 'jtag frequency' command is executed.
15:28:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:28:35 INFO  : Context for 'APU' is selected.
15:28:35 INFO  : System reset is completed.
15:28:38 INFO  : 'after 3000' command is executed.
15:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:28:49 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/int_meas_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:28:49 INFO  : Context for 'APU' is selected.
15:28:50 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:50 INFO  : Context for 'APU' is selected.
15:28:50 INFO  : Boot mode is read from the target.
15:28:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:50 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/sw/zcu106_int_meas_plat_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:51 INFO  : 'set bp_28_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:28:52 INFO  : 'con -block -timeout 60' command is executed.
15:28:52 INFO  : 'bpremove $bp_28_50_fsbl_bp' command is executed.
15:28:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:52 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/int_meas_test/Debug/int_meas_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/int_meas_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/sw/zcu106_int_meas_plat_wrapper_1/boot/fsbl.elf
set bp_28_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/int_meas_test/Debug/int_meas_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:52 INFO  : 'con' command is executed.
15:28:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:28:52 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/int_meas_test_system/_ide/scripts/debugger_int_meas_test-default.tcl'
17:11:32 INFO  : Checking for BSP changes to sync application flags for project 'int_meas_test'...
17:34:39 INFO  : Checking for BSP changes to sync application flags for project 'int_meas_test'...
17:34:44 INFO  : Disconnected from the channel tcfchan#1.
17:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:34:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:57 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:34:57 INFO  : 'jtag frequency' command is executed.
17:34:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:57 INFO  : Context for 'APU' is selected.
17:34:57 INFO  : System reset is completed.
17:35:00 INFO  : 'after 3000' command is executed.
17:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:35:11 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/int_meas_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:35:11 INFO  : Context for 'APU' is selected.
17:35:11 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:11 INFO  : Context for 'APU' is selected.
17:35:11 INFO  : Boot mode is read from the target.
17:35:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:12 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/sw/zcu106_int_meas_plat_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:12 INFO  : 'set bp_35_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:35:13 INFO  : 'con -block -timeout 60' command is executed.
17:35:13 INFO  : 'bpremove $bp_35_12_fsbl_bp' command is executed.
17:35:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:13 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/int_meas_test/Debug/int_meas_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/int_meas_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper_1/export/zcu106_int_meas_plat_wrapper_1/sw/zcu106_int_meas_plat_wrapper_1/boot/fsbl.elf
set bp_35_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/int_meas_test/Debug/int_meas_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:13 INFO  : 'con' command is executed.
17:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:35:13 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/int_meas_test_system/_ide/scripts/debugger_int_meas_test-default.tcl'
21:20:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
21:20:33 INFO  : Platform repository initialization has completed.
21:20:33 INFO  : Registering command handlers for Vitis TCF services
21:20:35 INFO  : XSCT server has started successfully.
21:20:35 INFO  : plnx-install-location is set to ''
21:20:35 INFO  : Successfully done setting XSCT server connection channel  
21:20:35 INFO  : Successfully done query RDI_DATADIR 
21:20:35 INFO  : Successfully done setting workspace for the tool. 
21:27:42 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:27:42 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:28:37 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
21:28:37 INFO  : Result from executing command 'getPlatforms': 
21:28:37 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:28:37 INFO  : Platform 'zcu106_int_meas_plat_wrapper' is added to custom repositories.
21:28:44 INFO  : Platform 'zcu106_int_meas_plat_wrapper' is added to custom repositories.
21:31:04 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
21:31:04 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
21:31:08 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval'...
21:31:13 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval'...
21:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:33 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
21:32:33 INFO  : 'jtag frequency' command is executed.
21:32:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:32:33 INFO  : Context for 'APU' is selected.
21:32:33 INFO  : System reset is completed.
21:32:36 INFO  : 'after 3000' command is executed.
21:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
21:32:47 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
21:32:47 INFO  : Context for 'APU' is selected.
21:32:48 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
21:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:48 INFO  : Context for 'APU' is selected.
21:32:48 INFO  : Boot mode is read from the target.
21:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:32:48 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:32:48 INFO  : 'set bp_32_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:32:49 INFO  : 'con -block -timeout 60' command is executed.
21:32:49 INFO  : 'bpremove $bp_32_48_fsbl_bp' command is executed.
21:32:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:32:50 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/Debug/test_interrupt_eval.elf' is downloaded to processor 'psu_cortexa53_0'.
21:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_32_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/Debug/test_interrupt_eval.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:50 INFO  : 'con' command is executed.
21:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:32:50 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_system/_ide/scripts/debugger_test_interrupt_eval-default.tcl'
21:49:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
21:49:55 INFO  : Platform repository initialization has completed.
21:49:56 INFO  : Registering command handlers for Vitis TCF services
21:49:58 INFO  : XSCT server has started successfully.
21:49:58 INFO  : Successfully done setting XSCT server connection channel  
21:49:58 INFO  : plnx-install-location is set to ''
21:49:58 INFO  : Successfully done setting workspace for the tool. 
21:49:58 INFO  : Successfully done query RDI_DATADIR 
21:58:52 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
21:58:52 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
21:58:55 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval'...
21:59:24 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval'...
10:57:40 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
10:57:41 INFO  : Platform repository initialization has completed.
10:57:41 INFO  : Registering command handlers for Vitis TCF services
10:57:43 INFO  : XSCT server has started successfully.
10:57:43 INFO  : plnx-install-location is set to ''
10:57:43 INFO  : Successfully done setting XSCT server connection channel  
10:57:43 INFO  : Successfully done setting workspace for the tool. 
10:57:43 INFO  : Successfully done query RDI_DATADIR 
11:01:10 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_wrapper
11:01:10 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
11:15:41 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_wrapper
11:15:41 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/zcu106_int_meas_plat_v2.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
11:15:44 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:05:16 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:05:43 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:06:17 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:06:53 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:08:07 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:12:16 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:12:51 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:13:23 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:13:54 INFO  : Result from executing command 'removePlatformRepo': 
12:14:04 INFO  : Result from executing command 'removePlatformRepo': 
12:14:37 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_wrapper
12:14:37 INFO  : Result from executing command 'getPlatforms': 
12:14:40 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:17:04 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:17:59 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:18:14 INFO  : Result from executing command 'removePlatformRepo': 
12:18:19 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
12:18:55 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_wrapper
12:18:55 INFO  : Result from executing command 'getPlatforms': 
12:18:58 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:21:25 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:21:43 INFO  : Result from executing command 'removePlatformRepo': 
12:21:48 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
12:22:49 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_wrapper
12:22:49 INFO  : Result from executing command 'getPlatforms': 
12:22:52 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:23:58 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:24:19 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:25:25 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
12:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:42 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
12:25:42 INFO  : 'jtag frequency' command is executed.
12:25:42 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:25:42 INFO  : Context for 'APU' is selected.
12:25:43 INFO  : System reset is completed.
12:25:46 INFO  : 'after 3000' command is executed.
12:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
12:25:57 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
12:25:57 INFO  : Context for 'APU' is selected.
12:25:57 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
12:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:57 INFO  : Context for 'APU' is selected.
12:25:57 INFO  : Boot mode is read from the target.
12:25:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:25:58 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:25:58 INFO  : 'set bp_25_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:25:59 INFO  : 'con -block -timeout 60' command is executed.
12:25:59 INFO  : 'bpremove $bp_25_58_fsbl_bp' command is executed.
12:25:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:25:59 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
12:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_25_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:26:00 INFO  : 'con' command is executed.
12:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:26:00 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
12:26:46 INFO  : Disconnected from the channel tcfchan#11.
12:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:26:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
12:27:07 INFO  : 'jtag frequency' command is executed.
12:27:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:27:07 INFO  : Context for 'APU' is selected.
12:27:07 INFO  : System reset is completed.
12:27:10 INFO  : 'after 3000' command is executed.
12:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
12:27:21 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
12:27:21 INFO  : Context for 'APU' is selected.
12:27:21 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
12:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:21 INFO  : Context for 'APU' is selected.
12:27:21 INFO  : Boot mode is read from the target.
12:27:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:27:22 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:27:22 INFO  : 'set bp_27_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:27:23 INFO  : 'con -block -timeout 60' command is executed.
12:27:23 INFO  : 'bpremove $bp_27_22_fsbl_bp' command is executed.
12:27:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:27:23 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
12:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_27_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:23 INFO  : 'con' command is executed.
12:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:27:23 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
12:28:24 INFO  : Disconnected from the channel tcfchan#12.
12:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:28:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:40 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
12:28:40 INFO  : 'jtag frequency' command is executed.
12:28:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:28:40 INFO  : Context for 'APU' is selected.
12:28:40 INFO  : System reset is completed.
12:28:43 INFO  : 'after 3000' command is executed.
12:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
12:28:54 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
12:28:54 INFO  : Context for 'APU' is selected.
12:28:54 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
12:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:54 INFO  : Context for 'APU' is selected.
12:28:54 INFO  : Boot mode is read from the target.
12:28:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:28:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:28:55 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:28:55 INFO  : 'set bp_28_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:28:56 INFO  : 'con -block -timeout 60' command is executed.
12:28:56 INFO  : 'bpremove $bp_28_55_fsbl_bp' command is executed.
12:28:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:28:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:28:56 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
12:28:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_28_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:28:56 INFO  : 'con' command is executed.
12:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:28:56 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
13:00:45 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
13:01:13 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
13:01:18 INFO  : Disconnected from the channel tcfchan#13.
13:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:01:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
13:01:34 INFO  : 'jtag frequency' command is executed.
13:01:34 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:01:34 INFO  : Context for 'APU' is selected.
13:01:34 INFO  : System reset is completed.
13:01:37 INFO  : 'after 3000' command is executed.
13:01:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
13:01:48 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
13:01:49 INFO  : Context for 'APU' is selected.
13:01:49 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
13:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:49 INFO  : Context for 'APU' is selected.
13:01:49 INFO  : Boot mode is read from the target.
13:01:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:01:49 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:01:49 INFO  : 'set bp_1_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:01:50 INFO  : 'con -block -timeout 60' command is executed.
13:01:50 INFO  : 'bpremove $bp_1_49_fsbl_bp' command is executed.
13:01:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:01:51 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_1_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:51 INFO  : 'con' command is executed.
13:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:01:51 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
13:06:37 INFO  : Disconnected from the channel tcfchan#14.
13:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:06:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
13:06:52 INFO  : 'jtag frequency' command is executed.
13:06:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:06:52 INFO  : Context for 'APU' is selected.
13:06:52 INFO  : System reset is completed.
13:06:55 INFO  : 'after 3000' command is executed.
13:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
13:07:07 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
13:07:07 INFO  : Context for 'APU' is selected.
13:07:07 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
13:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:07 INFO  : Context for 'APU' is selected.
13:07:07 INFO  : Boot mode is read from the target.
13:07:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:07:07 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:07:07 INFO  : 'set bp_7_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:07:08 INFO  : 'con -block -timeout 60' command is executed.
13:07:08 INFO  : 'bpremove $bp_7_7_fsbl_bp' command is executed.
13:07:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:07:09 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_7_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:09 INFO  : 'con' command is executed.
13:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:07:09 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
13:08:03 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
13:08:08 INFO  : Disconnected from the channel tcfchan#15.
13:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:08:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
13:08:25 INFO  : 'jtag frequency' command is executed.
13:08:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:08:25 INFO  : Context for 'APU' is selected.
13:08:25 INFO  : System reset is completed.
13:08:28 INFO  : 'after 3000' command is executed.
13:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
13:08:39 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
13:08:39 INFO  : Context for 'APU' is selected.
13:08:39 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
13:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:39 INFO  : Context for 'APU' is selected.
13:08:39 INFO  : Boot mode is read from the target.
13:08:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:08:40 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:08:40 INFO  : 'set bp_8_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:08:41 INFO  : 'con -block -timeout 60' command is executed.
13:08:41 INFO  : 'bpremove $bp_8_40_fsbl_bp' command is executed.
13:08:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:08:41 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:08:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_8_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:41 INFO  : 'con' command is executed.
13:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:08:41 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
13:13:22 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
13:13:28 INFO  : Disconnected from the channel tcfchan#16.
13:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:13:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:57 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
13:13:57 INFO  : 'jtag frequency' command is executed.
13:13:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:13:57 INFO  : Context for 'APU' is selected.
13:13:57 INFO  : System reset is completed.
13:14:00 INFO  : 'after 3000' command is executed.
13:14:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
13:14:11 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
13:14:11 INFO  : Context for 'APU' is selected.
13:14:11 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
13:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:11 INFO  : Context for 'APU' is selected.
13:14:11 INFO  : Boot mode is read from the target.
13:14:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:14:12 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:14:12 INFO  : 'set bp_14_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:14:13 INFO  : 'con -block -timeout 60' command is executed.
13:14:13 INFO  : 'bpremove $bp_14_12_fsbl_bp' command is executed.
13:14:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:14:13 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:14:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_14_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:13 INFO  : 'con' command is executed.
13:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:14:13 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
13:26:35 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
13:26:42 INFO  : Disconnected from the channel tcfchan#17.
13:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:26:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:59 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
13:26:59 INFO  : 'jtag frequency' command is executed.
13:26:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:26:59 INFO  : Context for 'APU' is selected.
13:26:59 INFO  : System reset is completed.
13:27:02 INFO  : 'after 3000' command is executed.
13:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
13:27:13 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
13:27:13 INFO  : Context for 'APU' is selected.
13:27:14 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
13:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:14 INFO  : Context for 'APU' is selected.
13:27:14 INFO  : Boot mode is read from the target.
13:27:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:27:14 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:27:14 INFO  : 'set bp_27_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:27:15 INFO  : 'con -block -timeout 60' command is executed.
13:27:15 INFO  : 'bpremove $bp_27_14_fsbl_bp' command is executed.
13:27:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:27:16 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_27_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:16 INFO  : 'con' command is executed.
13:27:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:27:16 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
14:03:14 INFO  : Disconnected from the channel tcfchan#18.
14:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:23 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:03:23 INFO  : 'jtag frequency' command is executed.
14:03:23 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:03:23 INFO  : Context for 'APU' is selected.
14:03:23 INFO  : System reset is completed.
14:03:26 INFO  : 'after 3000' command is executed.
14:03:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:03:30 ERROR : 'fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit' is cancelled.
14:03:30 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit' is cancelled.
14:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:03:30 ERROR : 'fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit' is cancelled.
14:03:38 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test_interrupt_eval-Default'. 
Make sure that the application 'test_interrupt_eval' is built properly for configuration 'Debug' before launching.
14:03:45 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test_interrupt_eval-Default'. 
Make sure that the application 'test_interrupt_eval' is built properly for configuration 'Debug' before launching.
14:04:14 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_wrapper
14:04:14 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/zcu106_int_meas_plat_v2.xpfm
14:04:17 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval'...
14:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:38 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:04:38 INFO  : 'jtag frequency' command is executed.
14:04:38 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:04:38 INFO  : Context for 'APU' is selected.
14:04:38 INFO  : System reset is completed.
14:04:41 INFO  : 'after 3000' command is executed.
14:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:04:52 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
14:04:52 INFO  : Context for 'APU' is selected.
14:04:53 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
14:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:53 INFO  : Context for 'APU' is selected.
14:04:53 INFO  : Boot mode is read from the target.
14:04:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:53 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:53 INFO  : 'set bp_4_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:04:54 INFO  : 'con -block -timeout 60' command is executed.
14:04:54 INFO  : 'bpremove $bp_4_53_fsbl_bp' command is executed.
14:04:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:55 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/Debug/test_interrupt_eval.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_4_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval/Debug/test_interrupt_eval.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:55 INFO  : 'con' command is executed.
14:04:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:04:55 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_system/_ide/scripts/debugger_test_interrupt_eval-default.tcl'
14:05:41 INFO  : Disconnected from the channel tcfchan#19.
14:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:36 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:06:36 INFO  : 'jtag frequency' command is executed.
14:06:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:06:36 INFO  : Context for 'APU' is selected.
14:06:36 INFO  : System reset is completed.
14:06:39 INFO  : 'after 3000' command is executed.
14:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:06:50 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
14:06:50 INFO  : Context for 'APU' is selected.
14:06:50 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
14:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:50 INFO  : Context for 'APU' is selected.
14:06:50 INFO  : Boot mode is read from the target.
14:06:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:51 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:51 INFO  : 'set bp_6_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:06:52 INFO  : 'con -block -timeout 60' command is executed.
14:06:52 INFO  : 'bpremove $bp_6_51_fsbl_bp' command is executed.
14:06:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:52 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_6_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:53 INFO  : 'con' command is executed.
14:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:06:53 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
14:36:24 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:37:07 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:38:03 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:39:14 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:39:59 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:40:09 INFO  : Result from executing command 'removePlatformRepo': 
14:41:27 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_wrapper
14:41:27 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
14:41:30 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:53:02 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:53:58 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
14:54:08 INFO  : Disconnected from the channel tcfchan#21.
14:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:10 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:54:10 INFO  : 'jtag frequency' command is executed.
14:54:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:54:10 INFO  : Context for 'APU' is selected.
14:54:10 INFO  : System reset is completed.
14:54:13 INFO  : 'after 3000' command is executed.
14:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:54:24 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
14:54:24 INFO  : Context for 'APU' is selected.
14:54:24 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
14:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:24 INFO  : Context for 'APU' is selected.
14:54:24 INFO  : Boot mode is read from the target.
14:54:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:25 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:25 INFO  : 'set bp_54_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:54:26 INFO  : 'con -block -timeout 60' command is executed.
14:54:26 INFO  : 'bpremove $bp_54_25_fsbl_bp' command is executed.
14:54:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:26 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_54_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:26 INFO  : 'con' command is executed.
14:54:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:54:26 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
15:04:28 INFO  : Disconnected from the channel tcfchan#24.
15:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:43 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:04:43 INFO  : 'jtag frequency' command is executed.
15:04:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:04:43 INFO  : Context for 'APU' is selected.
15:04:43 INFO  : System reset is completed.
15:04:46 INFO  : 'after 3000' command is executed.
15:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:04:57 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:04:57 INFO  : Context for 'APU' is selected.
15:04:57 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:57 INFO  : Context for 'APU' is selected.
15:04:57 INFO  : Boot mode is read from the target.
15:04:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:58 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:58 INFO  : 'set bp_4_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:04:59 INFO  : 'con -block -timeout 60' command is executed.
15:04:59 INFO  : 'bpremove $bp_4_58_fsbl_bp' command is executed.
15:04:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:59 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/sw/zcu106_int_meas_plat_v2/boot/fsbl.elf
set bp_4_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2/Debug/test_interrupt_eval_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:59 INFO  : 'con' command is executed.
15:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:04:59 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_system/_ide/scripts/debugger_test_interrupt_eval_v2-default.tcl'
15:07:20 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
15:19:14 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2;zcu106_int_meas_plat_v2_1;zcu106_int_meas_plat_wrapper
15:19:14 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2/export/zcu106_int_meas_plat_v2/zcu106_int_meas_plat_v2.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
15:20:27 INFO  : Result from executing command 'removePlatformRepo': 
15:20:51 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
15:20:51 ERROR : Failed to get platform details for the project 'test_interrupt_eval_v2'. Cannot sync application flags.
15:21:46 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
15:21:46 ERROR : Failed to get platform details for the project 'test_interrupt_eval_v2'. Cannot sync application flags.
15:22:06 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2_1;zcu106_int_meas_plat_wrapper
15:22:06 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2_1|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/zcu106_int_meas_plat_v2_1.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
15:24:32 INFO  : Hardware specification for platform project 'zcu106_int_meas_plat_v2_1' is updated.
15:24:56 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2_1;zcu106_int_meas_plat_wrapper
15:24:56 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2_1|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/zcu106_int_meas_plat_v2_1.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
15:24:59 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
15:24:59 ERROR : Failed to get platform details for the project 'test_interrupt_eval_v2'. Cannot sync application flags.
15:27:48 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2'...
15:27:48 ERROR : Failed to get platform details for the project 'test_interrupt_eval_v2'. Cannot sync application flags.
15:29:18 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_eval_v2_1'...
15:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:37 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:29:37 INFO  : 'jtag frequency' command is executed.
15:29:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:29:37 INFO  : Context for 'APU' is selected.
15:29:38 INFO  : System reset is completed.
15:29:41 INFO  : 'after 3000' command is executed.
15:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:29:52 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:29:52 INFO  : Context for 'APU' is selected.
15:29:52 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:52 INFO  : Context for 'APU' is selected.
15:29:52 INFO  : Boot mode is read from the target.
15:29:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:53 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:53 INFO  : 'set bp_29_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:29:53 INFO  : 'con -block -timeout 60' command is executed.
15:29:53 INFO  : 'bpremove $bp_29_53_fsbl_bp' command is executed.
15:29:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:53 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf
set bp_29_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/Debug/test_interrupt_eval_v2_1.elf
----------------End of Script----------------

15:29:53 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:30:07 INFO  : 'jtag frequency' command is executed.
15:30:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:30:07 INFO  : Context for 'APU' is selected.
15:30:08 INFO  : System reset is completed.
15:30:11 INFO  : 'after 3000' command is executed.
15:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:30:22 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:30:22 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:22 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : Boot mode is read from the target.
15:30:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:23 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:23 INFO  : 'set bp_30_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:30:24 INFO  : 'con -block -timeout 60' command is executed.
15:30:24 INFO  : 'bpremove $bp_30_23_fsbl_bp' command is executed.
15:30:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:24 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf
set bp_30_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/Debug/test_interrupt_eval_v2_1.elf
----------------End of Script----------------

15:30:24 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:30:41 INFO  : Disconnected from the channel tcfchan#25.
15:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:30:50 INFO  : 'jtag frequency' command is executed.
15:30:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:30:50 INFO  : Context for 'APU' is selected.
15:30:50 INFO  : System reset is completed.
15:30:53 INFO  : 'after 3000' command is executed.
15:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:31:04 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:31:04 INFO  : Context for 'APU' is selected.
15:31:04 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:04 INFO  : Context for 'APU' is selected.
15:31:04 INFO  : Boot mode is read from the target.
15:31:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:05 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:05 INFO  : 'set bp_31_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:06 INFO  : 'con -block -timeout 60' command is executed.
15:31:06 INFO  : 'bpremove $bp_31_5_fsbl_bp' command is executed.
15:31:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:06 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/Debug/test_interrupt_eval_v2_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf
set bp_31_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/Debug/test_interrupt_eval_v2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:06 INFO  : 'con' command is executed.
15:31:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:06 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1_system/_ide/scripts/debugger_test_interrupt_eval_v2_1-default.tcl'
15:32:13 INFO  : Disconnected from the channel tcfchan#29.
15:32:29 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
15:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:32:34 INFO  : 'jtag frequency' command is executed.
15:32:34 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:32:34 INFO  : Context for 'APU' is selected.
15:32:34 INFO  : System reset is completed.
15:32:37 INFO  : 'after 3000' command is executed.
15:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:32:48 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:32:48 INFO  : Context for 'APU' is selected.
15:32:48 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:48 INFO  : Context for 'APU' is selected.
15:32:48 INFO  : Boot mode is read from the target.
15:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:49 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:49 INFO  : 'set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:32:50 INFO  : 'con -block -timeout 60' command is executed.
15:32:50 INFO  : 'bpremove $bp_32_49_fsbl_bp' command is executed.
15:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:50 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/Debug/test_interrupt_eval_v2_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/sw/zcu106_int_meas_plat_v2_1/boot/fsbl.elf
set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1/Debug/test_interrupt_eval_v2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:50 INFO  : 'con' command is executed.
15:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:32:50 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_eval_v2_1_system/_ide/scripts/debugger_test_interrupt_eval_v2_1-default.tcl'
15:48:22 INFO  : Disconnected from the channel tcfchan#30.
21:08:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Documenti/PhD/vitis_ws/temp_xsdb_launch_script.tcl
21:08:05 INFO  : Platform repository initialization has completed.
21:08:05 INFO  : Registering command handlers for Vitis TCF services
21:08:06 INFO  : XSCT server has started successfully.
21:08:06 INFO  : Successfully done setting XSCT server connection channel  
21:08:06 INFO  : plnx-install-location is set to ''
21:08:07 INFO  : Successfully done setting workspace for the tool. 
21:08:07 INFO  : Successfully done query RDI_DATADIR 
21:09:21 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2_1;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
21:09:21 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2_1|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/zcu106_int_meas_plat_v2_1.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
22:54:49 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2_1;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
22:54:49 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2_1|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/zcu106_int_meas_plat_v2_1.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
23:44:58 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v2_1;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
23:44:58 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v2_1|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v2_1/export/zcu106_int_meas_plat_v2_1/zcu106_int_meas_plat_v2_1.xpfm;zcu106_int_meas_plat_v3|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/zcu106_int_meas_plat_v3.xpfm;zcu106_int_meas_plat_wrapper|/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
23:45:02 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_v3'...
23:46:28 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_v3'...
23:47:10 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_v3'...
23:47:57 INFO  : Checking for BSP changes to sync application flags for project 'test_interrupt_v3'...
23:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
23:48:07 INFO  : 'jtag frequency' command is executed.
23:48:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:48:07 INFO  : Context for 'APU' is selected.
23:48:08 INFO  : System reset is completed.
23:48:11 INFO  : 'after 3000' command is executed.
23:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
23:48:22 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
23:48:22 INFO  : Context for 'APU' is selected.
23:48:22 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
23:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:22 INFO  : Context for 'APU' is selected.
23:48:22 INFO  : Boot mode is read from the target.
23:48:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:48:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:48:23 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:48:23 INFO  : 'set bp_48_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:48:24 INFO  : 'con -block -timeout 60' command is executed.
23:48:24 INFO  : 'bpremove $bp_48_23_fsbl_bp' command is executed.
23:48:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:48:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:48:24 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/Debug/test_interrupt_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
23:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_48_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/Debug/test_interrupt_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:48:24 INFO  : 'con' command is executed.
23:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:48:24 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3_system/_ide/scripts/debugger_test_interrupt_v3-default.tcl'
23:49:31 INFO  : Disconnected from the channel tcfchan#2.
23:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
23:49:35 INFO  : 'jtag frequency' command is executed.
23:49:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:49:35 INFO  : Context for 'APU' is selected.
23:49:36 INFO  : System reset is completed.
23:49:39 INFO  : 'after 3000' command is executed.
23:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
23:49:50 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
23:49:50 INFO  : Context for 'APU' is selected.
23:49:50 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
23:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:50 INFO  : Context for 'APU' is selected.
23:49:50 INFO  : Boot mode is read from the target.
23:49:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:49:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:49:50 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:49:50 INFO  : 'set bp_49_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:49:51 INFO  : 'con -block -timeout 60' command is executed.
23:49:51 INFO  : 'bpremove $bp_49_50_fsbl_bp' command is executed.
23:49:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:49:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:49:52 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/Debug/test_interrupt_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
23:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_49_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/Debug/test_interrupt_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:49:52 INFO  : 'con' command is executed.
23:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:49:52 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3_system/_ide/scripts/debugger_test_interrupt_v3-default.tcl'
00:10:49 INFO  : Disconnected from the channel tcfchan#3.
00:10:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
00:10:51 INFO  : 'jtag frequency' command is executed.
00:10:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:10:51 INFO  : Context for 'APU' is selected.
00:10:51 INFO  : System reset is completed.
00:10:54 INFO  : 'after 3000' command is executed.
00:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
00:11:05 INFO  : Device configured successfully with "/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
00:11:05 INFO  : Context for 'APU' is selected.
00:11:05 INFO  : Hardware design and registers information is loaded from '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
00:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:05 INFO  : Context for 'APU' is selected.
00:11:05 INFO  : Boot mode is read from the target.
00:11:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:11:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:11:06 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:11:06 INFO  : 'set bp_11_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:11:07 INFO  : 'con -block -timeout 60' command is executed.
00:11:07 INFO  : 'bpremove $bp_11_6_fsbl_bp' command is executed.
00:11:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:11:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:11:07 INFO  : The application '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/Debug/test_interrupt_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
00:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_11_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3/Debug/test_interrupt_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:11:07 INFO  : 'con' command is executed.
00:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:11:07 INFO  : Launch script is exported to file '/home/oppy/Documenti/PhD/vitis_ws/test_interrupt_v3_system/_ide/scripts/debugger_test_interrupt_v3-default.tcl'
00:15:34 INFO  : Disconnected from the channel tcfchan#4.
13:12:26 INFO  : Platform repository initialization has completed.
13:12:26 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/PycharmProjects/interruptEvaluation/Project/vitis/temp_xsdb_launch_script.tcl
13:12:26 INFO  : Registering command handlers for Vitis TCF services
13:12:31 INFO  : XSCT server has started successfully.
13:12:35 INFO  : Successfully done setting XSCT server connection channel  
13:12:35 INFO  : plnx-install-location is set to ''
13:12:35 INFO  : Successfully done query RDI_DATADIR 
13:12:35 INFO  : Successfully done setting workspace for the tool. 
13:13:28 INFO  : Platform repository initialization has completed.
13:13:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/PycharmProjects/interruptEvaluation/Project/vitis/temp_xsdb_launch_script.tcl
13:13:29 INFO  : Registering command handlers for Vitis TCF services
13:13:31 INFO  : XSCT server has started successfully.
13:13:31 INFO  : Successfully done setting XSCT server connection channel  
13:13:31 INFO  : plnx-install-location is set to ''
13:13:31 INFO  : Successfully done setting workspace for the tool. 
13:13:31 INFO  : Successfully done query RDI_DATADIR 
