Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[32] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[34] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[35] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[36] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[38] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[40] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[42] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[78] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[46] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[44] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[42] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[40] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[38] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[36] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[35] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[34] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[32] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[2] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[6] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[1] reduced to a combinational gate by constant propagation
@N: BN115 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":50:21:50:31|Removing instance un1_position_2 of view:VhdlGenLib.ADD__const_cin_w2(fbk) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[8] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[9] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[10] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[11] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[12] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[13] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[14] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[15] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[0] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[1] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[2] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[3] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[4] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[5] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[6] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[7] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[15] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[14] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[13] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[12] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[11] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[10] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[9] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[8] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[7] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[6] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[5] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[4] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[3] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[2] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[1] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[0] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 131MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[0] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[1] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[2] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[3] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[4] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[5] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[6] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[7] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[8] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[9] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[10] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[11] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[12] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[13] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[14] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[15] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 131MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 131MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 131MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 125MB peak: 131MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 124MB peak: 131MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 124MB peak: 131MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 125MB peak: 131MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                         Fanout, notes                   
-----------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                            560 : 559 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q         43                              
sram_test_sim_0.mag_data[29] / Q                   56                              
sram_interface_0.weVAL / Q                         32                              
memory_controller_0.write_count_0_sqmuxa_1 / Y     84                              
geig_data_handling_0.m8 / Y                        41                              
memory_controller_0.m4_0 / Y                       46                              
memory_controller_0.m100_1 / Y                     80                              
memory_controller_0.m103_0 / Y                     103                             
memory_controller_0.un1_MAG_DATA_NE / Y            112                             
memory_controller_0.schedule_m11_i_o5_0 / Y        126                             
===================================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_READ on CLKINT  memory_controller_0.next_read_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 125MB peak: 131MB)

Replicating Combinational Instance memory_controller_0.schedule_m11_i_o5_0, fanout 126 segments 6
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 112 segments 5
Replicating Combinational Instance memory_controller_0.m103_0, fanout 103 segments 5
Replicating Combinational Instance memory_controller_0.m100_1, fanout 80 segments 4
Replicating Combinational Instance memory_controller_0.m4_0, fanout 46 segments 2
Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.write_count_0_sqmuxa_1, fanout 84 segments 4
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance sram_test_sim_0.mag_data[29], fanout 56 segments 3
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 564 segments 24
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE_2_0, fanout 27 segments 2
Buffering RESET_IN_L8_c, fanout 25 segments 2
Buffering CLK_48MHZ_c, fanout 25 segments 2

Added 2 Buffers
Added 49 Cells via replication
	Added 4 Sequential Cells via replication
	Added 45 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 125MB peak: 131MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 563 clock pin(s) of sequential element(s)
0 instances converted, 563 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 104        timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       CLK_1MHZ_0.Core                     PLL                    36         clock_div_1MHZ_100KHZ_0.counter[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       memory_controller_0.next_read       DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       memory_controller_0.next_write      DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       clock_div_1MHZ_100KHZ_0.clk_out     DFN1P0                 17         geig_data_handling_0.geig_counts[15]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       reset_pulse_0.CLK_OUT_48MHZ         NOR2B                  368        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 123MB peak: 131MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\sram_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 124MB peak: 131MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 125MB peak: 131MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 124MB peak: 131MB)

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 11 14:36:15 2016
#


Top view:               sram_test
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -9.694

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     83.2 MHz      10.000        12.013        -2.013     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     89.8 MHz      10.000        11.130        -1.130     inferred     Inferred_clkgroup_3
memory_controller|next_read_inferred_clock       100.0 MHz     94.5 MHz      10.000        10.580        -0.580     inferred     Inferred_clkgroup_2
memory_controller|next_write_inferred_clock      100.0 MHz     107.6 MHz     10.000        9.293         0.708      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     50.8 MHz      10.000        19.694        -9.694     inferred     Inferred_clkgroup_4
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      0.708   |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.013  |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.580  |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -1.130  |  No paths    -      |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -9.694  |  10.000      0.892  |  5.000       -3.784  |  5.000       -4.469
CLK_1MHZ|GLA_inferred_clock                   CLK_1MHZ|GLA_inferred_clock                   |  10.000      2.237   |  No paths    -      |  No paths    -       |  No paths    -     
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                          Arrival          
Instance                               Reference                       Type       Pin     Net            Time        Slack
                                       Clock                                                                              
--------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                             Required          
Instance                                Reference                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -2.013
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.877
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.755
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.797       -0.955
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -0.937
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -0.816
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       -0.729
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[13]     0.797       -0.709
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -0.636
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -0.514
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -2.013
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -1.645
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -1.124
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.701
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        -0.404
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.181
timestamp_0.TIMESTAMP[17]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n17     9.417        0.117 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.655 
timestamp_0.TIMESTAMP[16]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n16     9.417        0.859 
timestamp_0.TIMESTAMP[23]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n23     9.417        0.887 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.431
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.013

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.725       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.584       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.277       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.862       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.418       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.276       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.955       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.540       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     9.195       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.780       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.436      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.669      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     11.197      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.431      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.013 is 6.461(53.8%) logic and 5.553(46.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.294
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.877

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.447       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.141       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.726       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.282       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.140       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.819       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.403       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     9.059       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.644       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.300      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.533      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     11.061      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.294      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.877 is 6.498(54.7%) logic and 5.379(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.755

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      A        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.502     2.226       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.811       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.467       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.325       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.019       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.603       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.160       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.018       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.696       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.281       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     8.937       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.521       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.178      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.411      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     10.939      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.172      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.755 is 6.306(53.7%) logic and 5.448(46.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.062
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.645

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.725       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.584       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.277       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.862       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.418       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.276       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.955       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.540       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     9.195       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       B        In      -         9.780       -         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       Y        Out     1.049     10.829      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         11.062      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.645 is 6.325(54.3%) logic and 5.320(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.926
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.509

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.447       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.141       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.726       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.282       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.140       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.819       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.403       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     9.059       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       B        In      -         9.644       -         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       Y        Out     1.049     10.693      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         10.926      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.509 is 6.363(55.3%) logic and 5.146(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -1.130
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -0.906
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -0.825
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       0.138 
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       0.289 
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       0.334 
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       0.416 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       1.125 
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       1.267 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       2.206 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -1.130
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.455        -0.927
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.455        -0.743
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.455        0.047 
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.455        1.188 
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.455        2.024 
geig_data_handling_0.geig_counts[7]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n7      9.455        2.192 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.455        2.192 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.455        2.192 
geig_data_handling_0.geig_counts[6]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n6      9.455        2.982 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.547
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.385       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.063       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.343       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.899       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.179       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.735       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.320       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     9.014       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.293       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.314      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.547      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.130 is 6.754(60.7%) logic and 4.376(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.927

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.385       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.063       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.343       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.899       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.179       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.735       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.320       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     9.014       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.293       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.149      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.382      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.927 is 6.551(60.0%) logic and 4.376(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.324
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.906

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.742       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.398       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.677       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.234       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.161       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.840       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.119       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.676       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.955       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.512       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.097       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     8.790       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.070       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.091      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.324      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.906 is 6.600(60.5%) logic and 4.307(39.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.242
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.825

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.660       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.316       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.595       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.152       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.079       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.758       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.038       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.594       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.874       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.430       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.015       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     8.708       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         8.988       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.009      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.242      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.825 is 6.791(62.7%) logic and 4.033(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.743

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.385       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.063       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.343       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.899       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.179       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.735       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        A        In      -         8.320       -         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        Y        Out     0.556     8.876       -         
geig_counts_c12                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         A        In      -         9.109       -         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         Y        Out     0.855     9.965       -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.198      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.743 is 6.414(59.7%) logic and 4.329(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.580
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.481
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.797       -0.112
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.797       -0.060
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.797       -0.042
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.797       -0.005
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.047 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.797       0.095 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.797       0.217 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.797       0.692 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.580
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.380        -0.266
read_address_traversal_0.address[17]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n17         9.417        -0.169
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.352 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.331 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.530        2.027 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.310 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n14         9.417        2.340 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.530        2.863 
read_address_traversal_0.address[13]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_32                9.342        2.999 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.580

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.114       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.698       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.397       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.982       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.794       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.074       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.773       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.053       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.752       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.032       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.731       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.011       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.710       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.990       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.689       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.922       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.580 is 6.852(64.8%) logic and 3.728(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.823
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.481

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.858     -           4         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.486       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.014       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.599       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.298       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.883       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.695       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         4.974       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.674       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         5.953       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.653       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         6.932       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.632       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.911       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.611       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.890       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.590       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.823       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.481 is 6.822(65.1%) logic and 3.659(34.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.513
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.133

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0     Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net        -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B       B        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B       Y        Out     0.558     2.114       -         
N_21                                           Net        -        -       0.585     -           3         
read_address_traversal_0.address_m6_0_a2_6     NOR3B      C        In      -         2.698       -         
read_address_traversal_0.address_m6_0_a2_6     NOR3B      Y        Out     0.528     3.226       -         
address_m6_0_a2_6                              Net        -        -       0.233     -           1         
read_address_traversal_0.address_m6_0_a2       NOR2B      B        In      -         3.459       -         
read_address_traversal_0.address_m6_0_a2       NOR2B      Y        Out     0.558     4.018       -         
address_N_13_mux                               Net        -        -       0.585     -           3         
read_address_traversal_0.address_m1_0_a2       NOR2B      B        In      -         4.602       -         
read_address_traversal_0.address_m1_0_a2       NOR2B      Y        Out     0.558     5.161       -         
address_N_3_mux                                Net        -        -       0.280     -           2         
read_address_traversal_0.address_n15_0_o2      OR2B       A        In      -         5.440       -         
read_address_traversal_0.address_n15_0_o2      OR2B       Y        Out     0.528     5.968       -         
N_34                                           Net        -        -       0.280     -           2         
read_address_traversal_0.address_n16_0_o2      OR2A       B        In      -         6.248       -         
read_address_traversal_0.address_n16_0_o2      OR2A       Y        Out     0.699     6.947       -         
N_35                                           Net        -        -       0.280     -           2         
read_address_traversal_0.address_n17_0_o2      OR2A       B        In      -         7.227       -         
read_address_traversal_0.address_n17_0_o2      OR2A       Y        Out     0.699     7.926       -         
N_36                                           Net        -        -       0.280     -           2         
read_address_traversal_0.chip_select_RNO       AX1        A        In      -         8.206       -         
read_address_traversal_0.chip_select_RNO       AX1        Y        Out     1.073     9.280       -         
chip_select_RNO                                Net        -        -       0.233     -           1         
read_address_traversal_0.chip_select           DFN1C0     D        In      -         9.513       -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.133 is 6.451(63.7%) logic and 3.682(36.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.112

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[9] / Q
    Ending point:                            read_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[9]            DFN1E0C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_R_ADDRESS_OUT[9]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_m6_0_a2_4     NOR3C        C        In      -         1.724       -         
read_address_traversal_0.address_m6_0_a2_4     NOR3C        Y        Out     0.694     2.418       -         
address_m6_0_a2_4                              Net          -        -       0.233     -           1         
read_address_traversal_0.address_m6_0_a2_7     NOR3C        C        In      -         2.651       -         
read_address_traversal_0.address_m6_0_a2_7     NOR3C        Y        Out     0.694     3.345       -         
address_m6_0_a2_7                              Net          -        -       0.233     -           1         
read_address_traversal_0.address_m6_0_a2       NOR2B        A        In      -         3.578       -         
read_address_traversal_0.address_m6_0_a2       NOR2B        Y        Out     0.556     4.134       -         
address_N_13_mux                               Net          -        -       0.585     -           3         
read_address_traversal_0.address_m1_0_a2       NOR2B        B        In      -         4.719       -         
read_address_traversal_0.address_m1_0_a2       NOR2B        Y        Out     0.679     5.397       -         
address_N_3_mux                                Net          -        -       0.280     -           2         
read_address_traversal_0.address_n15_0_o2      OR2B         A        In      -         5.677       -         
read_address_traversal_0.address_n15_0_o2      OR2B         Y        Out     0.556     6.234       -         
N_34                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n16_0_o2      OR2A         B        In      -         6.513       -         
read_address_traversal_0.address_n16_0_o2      OR2A         Y        Out     0.556     7.070       -         
N_35                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n17_0_o2      OR2A         B        In      -         7.349       -         
read_address_traversal_0.address_n17_0_o2      OR2A         Y        Out     0.556     7.906       -         
N_36                                           Net          -        -       0.280     -           2         
read_address_traversal_0.chip_select_RNO       AX1          A        In      -         8.185       -         
read_address_traversal_0.chip_select_RNO       AX1          Y        Out     1.073     9.259       -         
chip_select_RNO                                Net          -        -       0.233     -           1         
read_address_traversal_0.chip_select           DFN1C0       D        In      -         9.492       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.112 is 6.782(67.1%) logic and 3.330(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.060

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[4] / Q
    Ending point:                            read_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[4]            DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_R_ADDRESS_OUT[4]      Net        -        -       0.927     -           5         
read_address_traversal_0.address_m6_0_a2_1     NOR2B      B        In      -         1.724       -         
read_address_traversal_0.address_m6_0_a2_1     NOR2B      Y        Out     0.679     2.403       -         
address_m6_0_a2_1                              Net        -        -       0.233     -           1         
read_address_traversal_0.address_m6_0_a2_7     NOR3C      B        In      -         2.636       -         
read_address_traversal_0.address_m6_0_a2_7     NOR3C      Y        Out     0.656     3.292       -         
address_m6_0_a2_7                              Net        -        -       0.233     -           1         
read_address_traversal_0.address_m6_0_a2       NOR2B      A        In      -         3.525       -         
read_address_traversal_0.address_m6_0_a2       NOR2B      Y        Out     0.556     4.082       -         
address_N_13_mux                               Net        -        -       0.585     -           3         
read_address_traversal_0.address_m1_0_a2       NOR2B      B        In      -         4.666       -         
read_address_traversal_0.address_m1_0_a2       NOR2B      Y        Out     0.679     5.345       -         
address_N_3_mux                                Net        -        -       0.280     -           2         
read_address_traversal_0.address_n15_0_o2      OR2B       A        In      -         5.625       -         
read_address_traversal_0.address_n15_0_o2      OR2B       Y        Out     0.556     6.181       -         
N_34                                           Net        -        -       0.280     -           2         
read_address_traversal_0.address_n16_0_o2      OR2A       B        In      -         6.461       -         
read_address_traversal_0.address_n16_0_o2      OR2A       Y        Out     0.556     7.017       -         
N_35                                           Net        -        -       0.280     -           2         
read_address_traversal_0.address_n17_0_o2      OR2A       B        In      -         7.297       -         
read_address_traversal_0.address_n17_0_o2      OR2A       Y        Out     0.556     7.853       -         
N_36                                           Net        -        -       0.280     -           2         
read_address_traversal_0.chip_select_RNO       AX1        A        In      -         8.133       -         
read_address_traversal_0.chip_select_RNO       AX1        Y        Out     1.073     9.206       -         
chip_select_RNO                                Net        -        -       0.233     -           1         
read_address_traversal_0.chip_select           DFN1C0     D        In      -         9.439       -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.060 is 6.729(66.9%) logic and 3.330(33.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival          
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack
                                          Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       0.708
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       0.807
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[7]      0.628       1.404
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       1.629
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.628       1.631
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[5]      0.628       1.641
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[8]      0.628       1.686
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       2.138
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       2.366
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[9]      0.628       2.477
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required          
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack
                                          Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.708
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_27                  9.342        0.831
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        1.311
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        1.408
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.640
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_26                  9.342        1.763
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        2.241
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n12           9.417        2.248
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_32                  9.342        2.619
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        2.742
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.707

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[15] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]           DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]     Net          -        -       0.927     -           5         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]       OR2B         B        In      -         1.555       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]       OR2B         Y        Out     0.558     2.114       -         
N_8                                            Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A         B        In      -         2.972       -         
write_address_traversal_0.address_n3_0_o2      OR2A         Y        Out     0.699     3.671       -         
N_22                                           Net          -        -       0.858     -           4         
write_address_traversal_0.address_m6_0_a2      NOR3B        C        In      -         4.529       -         
write_address_traversal_0.address_m6_0_a2      NOR3B        Y        Out     0.528     5.057       -         
address_N_13_mux                               Net          -        -       0.858     -           4         
write_address_traversal_0.address_n13_0_o2     OR2B         A        In      -         5.915       -         
write_address_traversal_0.address_n13_0_o2     OR2B         Y        Out     0.528     6.444       -         
N_32                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n14_0_o2     OR2A         B        In      -         6.723       -         
write_address_traversal_0.address_n14_0_o2     OR2A         Y        Out     0.699     7.423       -         
N_33                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n15_0_o2     OR2A         B        In      -         7.702       -         
write_address_traversal_0.address_n15_0_o2     OR2A         Y        Out     0.699     8.402       -         
N_34                                           Net          -        -       0.233     -           1         
write_address_traversal_0.address[15]          DFN1E0C0     E        In      -         8.635       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.293 is 4.998(53.8%) logic and 4.294(46.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                                    Type       Pin     Net               Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[19]     0.797       -9.694
memory_controller_0.geig_prev[23]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[23]     0.797       -9.543
memory_controller_0.geig_prev[20]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[20]     0.797       -9.380
memory_controller_0.geig_prev[24]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[24]     0.797       -9.229
memory_controller_0.geig_prev[22]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[22]     0.797       -8.891
memory_controller_0.geig_prev[34]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[34]     0.797       -8.888
memory_controller_0.geig_prev[39]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[39]     0.797       -8.848
memory_controller_0.geig_prev[26]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[26]     0.797       -8.741
memory_controller_0.geig_prev[21]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[21]     0.797       -8.647
memory_controller_0.geig_prev[17]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[17]     0.797       -8.609
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                Required           
Instance                               Reference                                    Type         Pin     Net                   Time         Slack 
                                       Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.write_count[2]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       write_count_6[2]      9.417        -9.694
memory_controller_0.write_count[1]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       I_12_2                9.417        -8.241
memory_controller_0.schedule[5]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[5]        9.417        -8.027
memory_controller_0.schedule_1[3]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[3]        9.417        -8.009
memory_controller_0.write_count[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       write_count_6[0]      9.417        -7.946
memory_controller_0.schedule_2[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[4]        9.417        -7.944
memory_controller_0.schedule_0[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]        9.417        -7.858
memory_controller_0.schedule_0[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]        9.417        -7.858
memory_controller_0.schedule_1[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[2]        9.417        -7.247
memory_controller_0.busy_hold          reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     E       un1_next_write8_3     9.342        -7.130
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      19.111
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.694

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[19] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[19]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRS1[19]        XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRS1[19]        XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_19                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[20]        XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIG8R3[20]        XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       A        In      -         6.446       -         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       Y        Out     0.549     6.995       -         
m103_a0_0                                        Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      A        In      -         7.275       -         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      Y        Out     0.718     7.993       -         
m103_a0_2                                        Net        -        -       1.032     -           6         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       A        In      -         9.025       -         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       Y        Out     0.688     9.713       -         
N_1020_i                                         Net        -        -       1.673     -           19        
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      A        In      -         11.386      -         
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      Y        Out     0.556     11.942      -         
write_count_0_sqmuxa                             Net        -        -       1.106     -           7         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      B        In      -         13.049      -         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      Y        Out     0.679     13.727      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         15.453      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     16.132      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         16.412      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.968      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         17.201      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     18.214      -         
I_14_2                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           AOI1B      C        In      -         18.448      -         
memory_controller_0.write_count_RNO[2]           AOI1B      Y        Out     0.430     18.878      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         19.111      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.694 is 10.544(53.5%) logic and 9.150(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.543

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[23] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[23]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[23]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6JU1[23]        XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI6JU1[23]        XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_23                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE8T3[24]        XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIE8T3[24]        XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_7                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4PQ7[24]        OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNI4PQ7[24]        OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_11                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM2OF[28]        OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIM2OF[28]        OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_13                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        A        In      -         4.559       -         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        Y        Out     0.549     5.107       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       A        In      -         6.296       -         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       Y        Out     0.549     6.845       -         
m103_a0_0                                        Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      A        In      -         7.124       -         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      Y        Out     0.718     7.842       -         
m103_a0_2                                        Net        -        -       1.032     -           6         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       A        In      -         8.874       -         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       Y        Out     0.688     9.562       -         
N_1020_i                                         Net        -        -       1.673     -           19        
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      A        In      -         11.236      -         
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      Y        Out     0.556     11.792      -         
write_count_0_sqmuxa                             Net        -        -       1.106     -           7         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      B        In      -         12.898      -         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      Y        Out     0.679     13.577      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         15.303      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.982      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         16.261      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.818      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         17.051      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     18.064      -         
I_14_2                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           AOI1B      C        In      -         18.297      -         
memory_controller_0.write_count_RNO[2]           AOI1B      Y        Out     0.430     18.728      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.961      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.543 is 10.393(53.2%) logic and 9.150(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.797
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.380

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[20] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[20]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[20]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[20]        XO1        B        In      -         1.030       -         
memory_controller_0.geig_prev_RNIG8R3[20]        XO1        Y        Out     0.891     1.921       -         
un1_GEIG_DATA_NE_37_1                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        C        In      -         2.154       -         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        Y        Out     0.812     2.966       -         
un1_GEIG_DATA_NE_37_8                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        C        In      -         3.199       -         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        Y        Out     0.812     4.011       -         
un1_GEIG_DATA_NE_37_12                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        B        In      -         4.245       -         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        Y        Out     0.699     4.944       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       A        In      -         6.132       -         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       Y        Out     0.549     6.681       -         
m103_a0_0                                        Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      A        In      -         6.961       -         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      Y        Out     0.718     7.679       -         
m103_a0_2                                        Net        -        -       1.032     -           6         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       A        In      -         8.711       -         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       Y        Out     0.688     9.399       -         
N_1020_i                                         Net        -        -       1.673     -           19        
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      A        In      -         11.072      -         
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      Y        Out     0.556     11.628      -         
write_count_0_sqmuxa                             Net        -        -       1.106     -           7         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      B        In      -         12.735      -         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      Y        Out     0.679     13.413      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         15.140      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.818      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         16.098      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.654      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         16.887      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     17.901      -         
I_14_2                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           AOI1B      C        In      -         18.134      -         
memory_controller_0.write_count_RNO[2]           AOI1B      Y        Out     0.430     18.564      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.797      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.380 is 10.463(54.0%) logic and 8.917(46.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.647
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.229

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[24] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[24]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[24]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE8T3[24]        XO1        B        In      -         1.030       -         
memory_controller_0.geig_prev_RNIE8T3[24]        XO1        Y        Out     0.891     1.921       -         
un1_GEIG_DATA_NE_37_7                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4PQ7[24]        OR3        C        In      -         2.154       -         
memory_controller_0.geig_prev_RNI4PQ7[24]        OR3        Y        Out     0.812     2.966       -         
un1_GEIG_DATA_NE_37_11                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM2OF[28]        OR3        C        In      -         3.199       -         
memory_controller_0.geig_prev_RNIM2OF[28]        OR3        Y        Out     0.812     4.011       -         
un1_GEIG_DATA_NE_37_13                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        A        In      -         4.245       -         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        Y        Out     0.549     4.793       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       A        In      -         5.982       -         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       Y        Out     0.549     6.531       -         
m103_a0_0                                        Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      A        In      -         6.810       -         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      Y        Out     0.718     7.528       -         
m103_a0_2                                        Net        -        -       1.032     -           6         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       A        In      -         8.560       -         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       Y        Out     0.688     9.248       -         
N_1020_i                                         Net        -        -       1.673     -           19        
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      A        In      -         10.922      -         
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      Y        Out     0.556     11.478      -         
write_count_0_sqmuxa                             Net        -        -       1.106     -           7         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      B        In      -         12.584      -         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      Y        Out     0.679     13.263      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         14.989      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.668      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         15.947      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.504      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         16.737      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     17.750      -         
I_14_2                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           AOI1B      C        In      -         17.983      -         
memory_controller_0.write_count_RNO[2]           AOI1B      Y        Out     0.430     18.414      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.647      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.230 is 10.313(53.6%) logic and 8.917(46.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.308
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.891

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[22] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[22]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[22]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4HU1[22]        XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI4HU1[22]        XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_22                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        B        In      -         1.705       -         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        Y        Out     0.773     2.478       -         
un1_GEIG_DATA_NE_37_8                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        C        In      -         2.711       -         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        Y        Out     0.812     3.523       -         
un1_GEIG_DATA_NE_37_12                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        B        In      -         3.756       -         
memory_controller_0.geig_prev_RNIO43V[16]        OR2        Y        Out     0.699     4.455       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       A        In      -         5.643       -         
memory_controller_0.schedule_1_RNIN0BE1[2]       NOR2       Y        Out     0.549     6.192       -         
m103_a0_0                                        Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      A        In      -         6.472       -         
memory_controller_0.schedule_1_RNIRQNO3[3]       NOR3A      Y        Out     0.718     7.190       -         
m103_a0_2                                        Net        -        -       1.032     -           6         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       A        In      -         8.222       -         
memory_controller_0.schedule_1_RNI8ANGP_0[3]     OA1C       Y        Out     0.688     8.910       -         
N_1020_i                                         Net        -        -       1.673     -           19        
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      A        In      -         10.583      -         
memory_controller_0.schedule_1_RNIJCLIS[3]       NOR2B      Y        Out     0.556     11.140      -         
write_count_0_sqmuxa                             Net        -        -       1.106     -           7         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      B        In      -         12.246      -         
memory_controller_0.busy_hold_RNIOV81T_3         NOR2B      Y        Out     0.679     12.925      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         14.651      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.329      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         15.609      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.165      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         16.398      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     17.412      -         
I_14_2                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           AOI1B      C        In      -         17.645      -         
memory_controller_0.write_count_RNO[2]           AOI1B      Y        Out     0.430     18.075      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.308      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.891 is 9.974(52.8%) logic and 8.917(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 124MB peak: 131MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 124MB peak: 131MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell sram_test.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    15      1.0       15.0
             AND2A     1      1.0        1.0
              AND3    44      1.0       44.0
               AO1    14      1.0       14.0
              AO1A    15      1.0       15.0
              AO1B     1      1.0        1.0
              AO1D     2      1.0        2.0
             AOI1A     1      1.0        1.0
             AOI1B    13      1.0       13.0
               AX1     4      1.0        4.0
              AX1C    17      1.0       17.0
              AXO6     1      1.0        1.0
             AXOI3     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    13      0.0        0.0
               INV    27      1.0       27.0
               MX2   301      1.0      301.0
              MX2A     8      1.0        8.0
              MX2B     7      1.0        7.0
              MX2C     6      1.0        6.0
              NOR2    33      1.0       33.0
             NOR2A    84      1.0       84.0
             NOR2B    68      1.0       68.0
              NOR3     5      1.0        5.0
             NOR3A    12      1.0       12.0
             NOR3B    16      1.0       16.0
             NOR3C    40      1.0       40.0
               OA1     5      1.0        5.0
              OA1A     6      1.0        6.0
              OA1B     1      1.0        1.0
              OA1C     9      1.0        9.0
               OR2    42      1.0       42.0
              OR2A    25      1.0       25.0
              OR2B     9      1.0        9.0
               OR3    31      1.0       31.0
              OR3A     2      1.0        2.0
              OR3B     2      1.0        2.0
              OR3C     1      1.0        1.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    13      0.0        0.0
              XA1B    11      1.0       11.0
             XAI1A     6      1.0        6.0
             XNOR2    16      1.0       16.0
               XO1    27      1.0       27.0
              XOR2   110      1.0      110.0


            DFN0C0     5      1.0        5.0
          DFN0E0C0    19      1.0       19.0
          DFN0E0P0     4      1.0        4.0
          DFN0E1C0    18      1.0       18.0
            DFN1C0   204      1.0      204.0
          DFN1E0C0    20      1.0       20.0
          DFN1E1C0   284      1.0      284.0
          DFN1E1P0     2      1.0        2.0
            DFN1P0     7      1.0        7.0
                   -----          ----------
             TOTAL  1637              1604.0


  IO Cell usage:
              cell count
             INBUF     2
            OUTBUF    33
           TRIBUFF    32
                   -----
             TOTAL    67


Core Cells         : 1604 of 24576 (7%)
IO Cells           : 67

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 54MB peak: 131MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime
# Fri Mar 11 14:36:15 2016

###########################################################]
