Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/Deheader_tb_isim_beh.exe" -prj "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/Deheader_tb_beh.prj" "work.Deheader_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader.v" into library work
Analyzing Verilog file "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" into library work
Analyzing Verilog file "C:/Users/HAMAHANG/Desktop/sut/app/verilog/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 41: Target <Counter> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 42: Target <current> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 43: Target <next> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 45: Target <valid> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 47: Target <out> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 48: Target <w> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 42: Size mismatch in connection of port <current>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/../../Deheader_tb.v" Line 43: Size mismatch in connection of port <next>. Formal port size is 3-bit while actual signal size is 2-bit.
Completed static elaboration
Compiling module Deheader
Compiling module Deheader_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/Deheader_tb_isim_beh.exe
Fuse Memory Usage: 28180 KB
Fuse CPU Usage: 343 ms
