// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2022 Analog Devices, Inc.
 * Author: Cosmin Tanislav <cosmin.tanislav@analog.com>
 */

#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/crc8.h>
#include <linux/device.h>
#include <linux/gpio/driver.h>
#include <linux/module.h>
#include <linux/regmap.h>
#include <linux/regulator/consumer.h>
#include <linux/spi/spi.h>

#include <linux/iio/iio.h>

#define ADA4255_READ_FLAG_MASK			BIT(7)

#define ADA4255_GAIN_MUX_REG			0x00
#define ADA4255_GAIN_G4_MASK			BIT(7)
#define ADA4255_GAIN_G3_0_MASK			GENMASK(6, 3)

#define ADA4255_RESET_REG			0x01
#define ADA4255_RESET_MASK			BIT(0)

#define ADA4255_SYNC_CFG_REG			0x02
#define ADA4255_SYNC_CLK_CP_SEL_MASK		BIT(7)
#define ADA4255_SYNC_CLK_OUT_SEL_MASK		BIT(6)
#define ADA4255_SYNC_MASK			GENMASK(2, 0)

#define ADA4255_GPIO_DATA_REG			0x05

#define ADA4255_INPUT_MUX_REG			0x06
#define ADA4255_INPUT_MUX_SW_MASK		GENMASK(6, 1)

#define ADA4255_GPIO_DIR_REG			0x08

#define ADA4255_SF_CFG_REG			0x0c
#define ADA4255_INT_CLK_OUT_MASK		BIT(5)
#define ADA4255_EXT_CLK_IN_MASK			BIT(4)

#define ADA4255_TEST_MUX_REG			0x0e
#define ADA4255_GAIN_G5_MASK			BIT(7)

#define AD4255_EX_CURRENT_CFG_REG		0x0f
#define AD4255_EX_CURRENT_SEL_MASK		BIT(6)
#define AD4255_EX_CURRENT_MASK			GENMASK(3, 0)

#define ADA4255_IN_GAINS_NUM			12
#define ADA4255_OUT_GAINS_NUM			3
#define ADA4255_GAINS_NUM			(ADA4255_IN_GAINS_NUM * \
						 ADA4255_OUT_GAINS_NUM)

#define ADA4255_GPIO_NUM			7
#define ADA4255_GPIO_MASK(x)			BIT(x)
#define ADA4255_GPIO4_OFFSET			4

#define ADA4255_CLK_FREQ_HZ_MIN			800000
#define ADA4255_CLK_FREQ_HZ_MAX			1200000
#define ADA4255_CLK_DIVIDER_MAX			5

#define ADA4255_NAME				"ada4255"

#define ada4255_from_clk_hw(hw) \
	container_of(hw, struct ada4255_state, int_clk_hw)

struct ada4255_state {
	struct spi_device		*spi;
	struct regmap			*regmap;
	struct clk			*mclk;

	/*
	 * Synchronize consecutive regmap operations.
	 */
	struct mutex			lock;
	struct regulator_bulk_data	regulators[4];
	struct gpio_chip		gc;
	struct notifier_block		ext_clk_nb;
	struct clk_hw			int_clk_hw;

	bool				gpio4_clk_en;
	bool				int_clk_out_en;
};

/*
 * The following table is generated by iterating through all the available
 * output gains (1 / 1, 5 / 4, 11 / 8), and available input gains (1 / 16
 * through 128, in powers of 2), and multiplying them together.
 */
static const unsigned int ada4255_gain_tbl[ADA4255_GAINS_NUM][2] = {
	{   0,  62500000 },
	{   0,  78125000 },
	{   0,  85937500 },
	{   0, 125000000 },
	{   0, 156250000 },
	{   0, 171875000 },
	{   0, 250000000 },
	{   0, 312500000 },
	{   0, 343750000 },
	{   0, 500000000 },
	{   0, 625000000 },
	{   0, 687500000 },
	{   1 },
	{   1, 250000000 },
	{   1, 375000000 },
	{   2 },
	{   2, 500000000 },
	{   2, 750000000 },
	{   4 },
	{   5 },
	{   5, 500000000 },
	{   8 },
	{  10 },
	{  11 },
	{  16 },
	{  20 },
	{  22 },
	{  32 },
	{  40 },
	{  44 },
	{  64 },
	{  80 },
	{  88 },
	{ 128 },
	{ 160 },
	{ 176 },
};

/*
 * G5 bit is stored in a separate register compared to the rest of the gain
 * bits. G4 is functionally grouped together with G5, while being stored in
 * the same register as the G3 to G0 bits.
 * Keep a table containing all the gain bit values for the corresponding
 * gains for simplicity.
 */
static const unsigned int ada4255_gain_reg_tbl[ADA4255_GAINS_NUM][3] = {
	{ 0, 0, 0 },
	{ 1, 0, 0 },
	{ 0, 1, 0 },
	{ 0, 0, 1 },
	{ 1, 0, 1 },
	{ 0, 1, 1 },
	{ 0, 0, 2 },
	{ 1, 0, 2 },
	{ 0, 1, 2 },
	{ 0, 0, 3 },
	{ 1, 0, 3 },
	{ 0, 1, 3 },
	{ 0, 0, 4 },
	{ 1, 0, 4 },
	{ 0, 1, 4 },
	{ 0, 0, 5 },
	{ 1, 0, 5 },
	{ 0, 1, 5 },
	{ 0, 0, 6 },
	{ 1, 0, 6 },
	{ 0, 1, 6 },
	{ 0, 0, 7 },
	{ 1, 0, 7 },
	{ 0, 1, 7 },
	{ 0, 0, 8 },
	{ 1, 0, 8 },
	{ 0, 1, 8 },
	{ 0, 0, 9 },
	{ 1, 0, 9 },
	{ 0, 1, 9 },
	{ 0, 0, 10 },
	{ 1, 0, 10 },
	{ 0, 1, 10 },
	{ 0, 0, 11 },
	{ 1, 0, 11 },
	{ 0, 1, 11 },
};

static const unsigned int ada4255_ch_input_mux_tbl[] = {
	0b110000, 0b001100
};

static const unsigned int ada4255_excitation_current_ua_tbl[] = {
	0, 100, 200, 300, 400, 500, 600, 700, 800,
	900, 1000, 1100, 1200, 1300, 1400, 1500
};

static const unsigned int ada4255_clk_cp_sel_hz_tbl[] = {
	16000000, 8000000
};

static const unsigned int ada4255_int_clk_rate_hz_tbl[] = {
	1000000, 125000,
};

static int _ada4255_find_tbl_index(const unsigned int *tbl, unsigned int tbl_len,
				   unsigned int val, unsigned int *index)
{
	unsigned int i;

	for (i = 0; i < tbl_len; i++)
		if (val == tbl[i]) {
			*index = i;
			return 0;
		}

	return -EINVAL;
}

#define ada4255_find_tbl_index(tbl, val, index)	\
	_ada4255_find_tbl_index(tbl, ARRAY_SIZE(tbl), val, index)

static int ada4255_gpio_set_output(struct ada4255_state *st, unsigned int offset,
				   bool output)
{
	return regmap_update_bits(st->regmap, ADA4255_GPIO_DIR_REG,
				  ADA4255_GPIO_MASK(offset),
				  output ? ADA4255_GPIO_MASK(offset) : 0);
}

static int ada4255_gpio_init_valid_mask(struct gpio_chip *gc,
					unsigned long *valid_mask,
					unsigned int ngpios)
{
	struct ada4255_state *st = gpiochip_get_data(gc);

	assign_bit(ADA4255_GPIO4_OFFSET, valid_mask, !st->gpio4_clk_en);

	return 0;
}

static int ada4255_gpio_get_direction(struct gpio_chip *gc, unsigned int offset)
{
	struct ada4255_state *st = gpiochip_get_data(gc);
	unsigned int val;
	int ret;

	ret = regmap_read(st->regmap, ADA4255_GPIO_DIR_REG, &val);
	if (ret)
		return ret;

	return val & ADA4255_GPIO_MASK(offset) ? GPIO_LINE_DIRECTION_OUT
					       : GPIO_LINE_DIRECTION_IN;
}

static int ada4255_gpio_direction_input(struct gpio_chip *gc, unsigned int offset)
{
	struct ada4255_state *st = gpiochip_get_data(gc);

	return ada4255_gpio_set_output(st, offset, false);
}

static int ada4255_gpio_direction_output(struct gpio_chip *gc, unsigned int offset,
					 int value)
{
	struct ada4255_state *st = gpiochip_get_data(gc);

	return ada4255_gpio_set_output(st, offset, true);
}

static int ada4255_gpio_get(struct gpio_chip *gc, unsigned int offset)
{
	struct ada4255_state *st = gpiochip_get_data(gc);
	unsigned int val;
	int ret;

	ret = regmap_read(st->regmap, ADA4255_GPIO_DATA_REG, &val);
	if (ret)
		return ret;

	return val & ADA4255_GPIO_MASK(offset);
}

static void ada4255_gpio_set(struct gpio_chip *gc, unsigned int offset, int value)
{
	struct ada4255_state *st = gpiochip_get_data(gc);
	struct device *dev = &st->spi->dev;
	int ret;

	ret = regmap_update_bits(st->regmap, ADA4255_GPIO_DATA_REG,
				 ADA4255_GPIO_MASK(offset),
				 value ? ADA4255_GPIO_MASK(offset) : 0);
	if (ret)
		dev_err(dev, "Failed to set GPIO %u output value, err: %d\n",
			offset, ret);
}

static int ada4255_set_gain(struct ada4255_state *st, int val, int val2)
{
	ssize_t tbl_len = ARRAY_SIZE(ada4255_gain_tbl);
	unsigned int i, g5, g4, g3_0;
	int ret;

	for (i = 0; i < ARRAY_SIZE(ada4255_gain_tbl); i++)
		if (val == ada4255_gain_tbl[i][0] &&
		    val2 == ada4255_gain_tbl[i][1])
			break;

	if (i == tbl_len)
		return -EINVAL;

	g5 = ada4255_gain_reg_tbl[i][0];
	g4 = ada4255_gain_reg_tbl[i][1];
	g3_0 = ada4255_gain_reg_tbl[i][2];

	mutex_lock(&st->lock);

	ret = regmap_update_bits(st->regmap, ADA4255_TEST_MUX_REG,
				 ADA4255_GAIN_G5_MASK,
				 FIELD_PREP(ADA4255_GAIN_G5_MASK, g5));
	if (ret)
		goto out;

	ret = regmap_update_bits(st->regmap, ADA4255_GAIN_MUX_REG,
				 ADA4255_GAIN_G4_MASK | ADA4255_GAIN_G3_0_MASK,
				 FIELD_PREP(ADA4255_GAIN_G4_MASK, g4) |
				 FIELD_PREP(ADA4255_GAIN_G3_0_MASK, g3_0));

out:
	mutex_unlock(&st->lock);

	return ret;
}

static int ada4255_get_gain(struct ada4255_state *st, int *val, int *val2)
{
	ssize_t tbl_len = ARRAY_SIZE(ada4255_gain_reg_tbl);
	unsigned int i, gain, test_gain, g5, g4, g3_0;
	int ret;

	mutex_lock(&st->lock);

	ret = regmap_read(st->regmap, ADA4255_GAIN_MUX_REG, &gain);
	if (ret)
		goto out;

	ret = regmap_read(st->regmap, ADA4255_TEST_MUX_REG, &test_gain);

out:
	mutex_unlock(&st->lock);

	if (ret)
		return ret;

	g5 = FIELD_GET(ADA4255_GAIN_G5_MASK, test_gain);
	g4 = FIELD_GET(ADA4255_GAIN_G4_MASK, gain);
	g3_0 = FIELD_GET(ADA4255_GAIN_G3_0_MASK, gain);

	for (i = 0; i < ARRAY_SIZE(ada4255_gain_reg_tbl); i++)
		if (g5 == ada4255_gain_reg_tbl[i][0] &&
		    g4 == ada4255_gain_reg_tbl[i][1] &&
		    g3_0 == ada4255_gain_reg_tbl[i][2])
			break;

	if (i == tbl_len)
		return -EINVAL;

	*val = ada4255_gain_tbl[i][0];
	*val2 = ada4255_gain_tbl[i][1];

	return IIO_VAL_INT_PLUS_NANO;
}

static int ada4255_set_ch_en(struct ada4255_state *st, unsigned int ch, int val)
{
	unsigned int ch_val = val ? ada4255_ch_input_mux_tbl[ch] : 0;

	return regmap_update_bits(st->regmap, ADA4255_INPUT_MUX_REG,
				  ADA4255_INPUT_MUX_SW_MASK,
				  FIELD_PREP(ADA4255_INPUT_MUX_SW_MASK, ch_val));
}

static int ada4255_get_ch_en(struct ada4255_state *st, unsigned int ch, int *val)
{
	unsigned int reg_val, ch_val;
	int ret;

	ret = regmap_read(st->regmap, ADA4255_INPUT_MUX_REG, &reg_val);
	if (ret)
		return ret;

	ch_val = FIELD_GET(ADA4255_INPUT_MUX_SW_MASK, reg_val);
	*val = ch_val == ada4255_ch_input_mux_tbl[ch];

	return IIO_VAL_INT;
}

static const struct regmap_config ada4255_regmap_config = {
	.reg_bits = 8,
	.val_bits = 8,
};

static int ada4255_read_raw(struct iio_dev *indio_dev,
			    struct iio_chan_spec const *chan,
			    int *val, int *val2, long info)
{
	struct ada4255_state *st = iio_priv(indio_dev);

	switch (info) {
	case IIO_CHAN_INFO_HARDWAREGAIN:
		return ada4255_get_gain(st, val, val2);
	case IIO_CHAN_INFO_ENABLE:
		return ada4255_get_ch_en(st, chan->channel, val);
	default:
		return -EINVAL;
	}
}

static int ada4255_write_raw(struct iio_dev *indio_dev,
			     struct iio_chan_spec const *chan,
			     int val, int val2, long info)
{
	struct ada4255_state *st = iio_priv(indio_dev);

	switch (info) {
	case IIO_CHAN_INFO_HARDWAREGAIN:
		return ada4255_set_gain(st, val, val2);
	case IIO_CHAN_INFO_ENABLE:
		return ada4255_set_ch_en(st, chan->channel, val);
	default:
		return -EINVAL;
	}
}

static int ada4255_read_avail(struct iio_dev *indio_dev,
			      struct iio_chan_spec const *chan,
			      const int **vals, int *type, int *length,
			      long mask)
{
	switch (mask) {
	case IIO_CHAN_INFO_HARDWAREGAIN:
		*vals = (const int *)ada4255_gain_tbl;
		*length = ARRAY_SIZE(ada4255_gain_tbl) * 2;
		*type = IIO_VAL_INT_PLUS_NANO;

		return IIO_AVAIL_LIST;
	default:
		return -EINVAL;
	}
}

static int ada4255_write_raw_get_fmt(struct iio_dev *indio_dev,
				     struct iio_chan_spec const *chan,
				     long info)
{
	switch (info) {
	case IIO_CHAN_INFO_HARDWAREGAIN:
		return IIO_VAL_INT_PLUS_NANO;
	default:
		return -EINVAL;
	}
}

static int ada4255_reg_access(struct iio_dev *indio_dev, unsigned int reg,
			      unsigned int write_val, unsigned int *read_val)
{
	struct ada4255_state *st = iio_priv(indio_dev);

	if (read_val)
		return regmap_read(st->regmap, reg, read_val);

	return regmap_write(st->regmap, reg, write_val);
}

static const struct iio_info ada4255_info = {
	.read_raw = ada4255_read_raw,
	.write_raw = ada4255_write_raw,
	.read_avail = ada4255_read_avail,
	.write_raw_get_fmt = ada4255_write_raw_get_fmt,
	.debugfs_reg_access = &ada4255_reg_access,
};

#define ADA4255_CHAN(_channel) {						\
	.type = IIO_VOLTAGE,							\
	.output = 1,								\
	.indexed = 1,								\
	.channel = _channel,							\
	.info_mask_shared_by_type = BIT(IIO_CHAN_INFO_HARDWAREGAIN),		\
	.info_mask_shared_by_type_available = BIT(IIO_CHAN_INFO_HARDWAREGAIN),	\
	.info_mask_separate = BIT(IIO_CHAN_INFO_ENABLE),			\
}

static const struct iio_chan_spec ada4255_channels[] = {
	ADA4255_CHAN(0),
	ADA4255_CHAN(1),
};

static int ada4255_get_ext_clk_div(unsigned long rate, unsigned int *divider)
{
	unsigned int i;

	for (i = 0; i <= ADA4255_CLK_DIVIDER_MAX; i++) {
		unsigned long scaled_rate = DIV_ROUND_CLOSEST(rate, 1 << i);

		if (scaled_rate >= ADA4255_CLK_FREQ_HZ_MIN &&
		    scaled_rate <= ADA4255_CLK_FREQ_HZ_MAX)
			break;
	}

	if (i > ADA4255_CLK_DIVIDER_MAX)
		return -EINVAL;

	*divider = i;

	return 0;
}

static int ada4255_set_ext_clk_sync(struct ada4255_state *st,
				    unsigned int divider)
{
	return regmap_update_bits(st->regmap, ADA4255_SYNC_CFG_REG,
				  ADA4255_SYNC_MASK,
				  FIELD_PREP(ADA4255_SYNC_MASK, divider));
}

static int ada4255_ext_clk_rate_change(struct notifier_block *nb,
				       unsigned long action, void *data)
{
	struct ada4255_state *st = container_of(nb, struct ada4255_state,
						ext_clk_nb);
	struct clk_notifier_data *cnd = data;
	unsigned long rate = cnd->new_rate;
	unsigned int divider;
	int ret;

	if (action != PRE_RATE_CHANGE && action != POST_RATE_CHANGE)
		return NOTIFY_OK;

	ret = ada4255_get_ext_clk_div(rate, &divider);
	if (ret)
		return notifier_from_errno(ret);

	if (action == POST_RATE_CHANGE) {
		ret = ada4255_set_ext_clk_sync(st, divider);
		if (ret)
			return notifier_from_errno(ret);
	}

	return NOTIFY_OK;
}

#define ada4255_clk_abs_diff(a, b) abs((long)(a) - (long)(b))

static long ada4255_int_clk_round_rate(struct clk_hw *hw, unsigned long rate,
				       unsigned long *parent_rate)
{
	long closest_rate = ada4255_int_clk_rate_hz_tbl[0];
	unsigned int i;

	for (i = 0; i < ARRAY_SIZE(ada4255_int_clk_rate_hz_tbl); i++) {
		unsigned int new_rate = ada4255_int_clk_rate_hz_tbl[i];

		if (ada4255_clk_abs_diff(rate, new_rate) <
		    ada4255_clk_abs_diff(rate, closest_rate))
			closest_rate = new_rate;
	}

	return closest_rate;
}

static int ada4255_int_clk_set_rate(struct clk_hw *hw, unsigned long rate,
				    unsigned long parent_rate)
{
	struct ada4255_state *st = ada4255_from_clk_hw(hw);
	unsigned int i;
	int ret;

	ret = ada4255_find_tbl_index(ada4255_int_clk_rate_hz_tbl, rate, &i);
	if (ret)
		return rate;

	return regmap_update_bits(st->regmap, ADA4255_SYNC_CFG_REG,
				 ADA4255_SYNC_CLK_OUT_SEL_MASK,
				 FIELD_PREP(ADA4255_SYNC_CLK_OUT_SEL_MASK, i));
}

static unsigned long ada4255_int_clk_recalc_rate(struct clk_hw *hw,
						 unsigned long parent_rate)
{
	struct ada4255_state *st = ada4255_from_clk_hw(hw);
	struct device *dev = &st->spi->dev;
	unsigned int i = 0;
	int ret;

	ret = regmap_read(st->regmap, ADA4255_SYNC_CFG_REG, &i);
	if (ret)
		dev_err(dev, "Failed to read internal clock rate: %d\n", ret);

	i = FIELD_GET(ADA4255_INT_CLK_OUT_MASK, i);

	return ada4255_int_clk_rate_hz_tbl[i];
}

static int ada4255_int_clk_is_enabled(struct clk_hw *hw)
{
	return ada4255_from_clk_hw(hw)->int_clk_out_en;
}

static int ada4255_set_int_clk_out_en(struct ada4255_state *st, bool en)
{
	int ret;

	ret = regmap_update_bits(st->regmap, ADA4255_SF_CFG_REG,
				 ADA4255_INT_CLK_OUT_MASK,
				 FIELD_PREP(ADA4255_INT_CLK_OUT_MASK, en));
	if (ret)
		return ret;

	st->int_clk_out_en = en;

	return 0;
}

static int ada4255_int_clk_prepare(struct clk_hw *hw)
{
	struct ada4255_state *st = ada4255_from_clk_hw(hw);

	return ada4255_set_int_clk_out_en(st, true);
}

static void ada4255_int_clk_unprepare(struct clk_hw *hw)
{
	struct ada4255_state *st = ada4255_from_clk_hw(hw);
	struct device *dev = &st->spi->dev;
	int ret;

	ret = ada4255_set_int_clk_out_en(st, false);
	if (ret)
		dev_err(dev, "Failed to disable internal clock: %d\n", ret);
}

static const struct clk_ops ada4255_int_clk_ops = {
	.round_rate = ada4255_int_clk_round_rate,
	.set_rate = ada4255_int_clk_set_rate,
	.recalc_rate = ada4255_int_clk_recalc_rate,
	.is_enabled = ada4255_int_clk_is_enabled,
	.prepare = ada4255_int_clk_prepare,
	.unprepare = ada4255_int_clk_unprepare,
};

static void ada4255_clk_disable_unprepare(void *clk)
{
	clk_disable_unprepare(clk);
}

static int ada4255_setup_ext_clk(struct ada4255_state *st)
{
	struct device *dev = &st->spi->dev;
	unsigned int divider;
	unsigned long rate;
	int ret;

	ret = clk_prepare_enable(st->mclk);
	if (ret)
		return ret;

	ret = devm_add_action_or_reset(dev, ada4255_clk_disable_unprepare,
				       st->mclk);
	if (ret)
		return ret;

	rate = clk_get_rate(st->mclk);
	if (!rate)
		return -EINVAL;

	ret = ada4255_get_ext_clk_div(rate, &divider);
	if (ret)
		return ret;

	ret = ada4255_set_ext_clk_sync(st, divider);
	if (ret)
		return ret;

	st->ext_clk_nb.notifier_call = ada4255_ext_clk_rate_change;
	ret = clk_notifier_register(st->mclk, &st->ext_clk_nb);
	if (ret)
		return ret;

	ret = ada4255_gpio_set_output(st, ADA4255_GPIO4_OFFSET, true);
	if (ret)
		return ret;

	ret = regmap_update_bits(st->regmap, ADA4255_SF_CFG_REG,
				 ADA4255_EXT_CLK_IN_MASK,
				 FIELD_PREP(ADA4255_EXT_CLK_IN_MASK, 1));
	if (ret)
		return ret;

	st->gpio4_clk_en = true;

	return 0;
}

static int ada4255_setup_int_clk(struct ada4255_state *st)
{
	struct device *dev = &st->spi->dev;
	struct device_node *of_node = dev_of_node(dev);
	struct clk_init_data init;
	const char *clk_name;
	struct clk *clk;
	int ret;

	if (!of_node)
		return 0;

	ret = ada4255_gpio_set_output(st, ADA4255_GPIO4_OFFSET, false);
	if (ret)
		return ret;

	clk_name = of_node->name;
	of_property_read_string(of_node, "clock-output-names", &clk_name);

	init.name = clk_name;
	init.ops = &ada4255_int_clk_ops;

	st->int_clk_hw.init = &init;
	clk = devm_clk_register(dev, &st->int_clk_hw);
	if (IS_ERR(clk))
		return PTR_ERR(clk);

	st->gpio4_clk_en = true;

	return of_clk_add_provider(of_node, of_clk_src_simple_get, clk);
}

static int ada4255_setup(struct ada4255_state *st)
{
	struct device *dev = &st->spi->dev;
	unsigned int i;
	int ret = 0;
	u32 val;

	st->mclk = devm_clk_get_optional(dev, "mclk");
	if (IS_ERR(st->mclk))
		return dev_err_probe(dev, PTR_ERR(st->mclk),
				     "Failed to get mclk\n");

	if (st->mclk)
		ret = ada4255_setup_ext_clk(st);
	else if (device_property_read_bool(dev, "adi,int-clk-out"))
		ret = ada4255_setup_int_clk(st);

	if (ret)
		return ret;

	ret = device_property_read_u32(dev, "adi,excitation-current-microamp", &val);
	if (!ret) {
		ret = ada4255_find_tbl_index(ada4255_excitation_current_ua_tbl,
					     val, &i);
		if (ret)
			return ret;

		ret = regmap_update_bits(st->regmap, AD4255_EX_CURRENT_CFG_REG,
					 AD4255_EX_CURRENT_MASK,
					 FIELD_PREP(AD4255_EX_CURRENT_MASK, i));
		if (ret)
			return ret;

		ret = regmap_update_bits(st->regmap, AD4255_EX_CURRENT_CFG_REG,
					 AD4255_EX_CURRENT_SEL_MASK,
					 FIELD_PREP(AD4255_EX_CURRENT_SEL_MASK, 1));
		if (ret)
			return ret;
	}

	ret = device_property_read_u32(dev, "adi,charge-pump-freq-hz", &val);
	if (!ret) {
		ret = ada4255_find_tbl_index(ada4255_clk_cp_sel_hz_tbl,
					     val, &i);
		if (ret)
			return ret;

		ret = regmap_update_bits(st->regmap, ADA4255_SYNC_CFG_REG,
					 ADA4255_SYNC_CLK_CP_SEL_MASK,
					 FIELD_PREP(ADA4255_SYNC_CLK_CP_SEL_MASK, i));
		if (ret)
			return ret;
	}

	return 0;
}

static int ada4255_setup_gpio_chip(struct ada4255_state *st)
{
	struct device *dev = &st->spi->dev;

	st->gc = (struct gpio_chip) {
		.owner = THIS_MODULE,
		.label = ADA4255_NAME,
		.base = -1,
		.ngpio = ADA4255_GPIO_NUM,
		.parent = dev,
		.can_sleep = true,
		.init_valid_mask = ada4255_gpio_init_valid_mask,
		.get_direction = ada4255_gpio_get_direction,
		.direction_input = ada4255_gpio_direction_input,
		.direction_output = ada4255_gpio_direction_output,
		.get = ada4255_gpio_get,
		.set = ada4255_gpio_set,
	};

	return devm_gpiochip_add_data(dev, &st->gc, st);
}

static int ada4255_reset(struct ada4255_state *st)
{
	int ret;

	ret = regmap_write(st->regmap, ADA4255_RESET_REG,
			   FIELD_PREP(ADA4255_RESET_REG, 1));
	if (ret)
		return ret;

	/*
	 * A full calibration occurs after a soft reset and it takes
	 * approximately 85ms.
	 * See datasheet page 29, Section OUTPUT RIPPLE CALIBRATION
	 * CONFIGURATION.
	 */
	fsleep(85000);

	return 0;
}

static void ada4255_regulators_disable(void *data)
{
	struct ada4255_state *st = data;

	regulator_bulk_disable(ARRAY_SIZE(st->regulators), st->regulators);
}

static int ada4255_probe(struct spi_device *spi)
{
	struct device *dev = &spi->dev;
	struct iio_dev *indio_dev;
	struct ada4255_state *st;
	int ret;

	indio_dev = devm_iio_device_alloc(dev, sizeof(*st));
	if (!indio_dev)
		return -ENOMEM;

	st = iio_priv(indio_dev);
	st->spi = spi;

	indio_dev->info = &ada4255_info;
	indio_dev->name = ADA4255_NAME;
	indio_dev->channels = ada4255_channels;
	indio_dev->num_channels = ARRAY_SIZE(ada4255_channels);

	st->regulators[0].supply = "avdd";
	st->regulators[1].supply = "dvdd";
	st->regulators[2].supply = "vddcp";
	st->regulators[3].supply = "vocm";

	/* devm_regulator_bulk_get_enable is not available before 6.1 */
	ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(st->regulators),
				      st->regulators);
	if (ret)
		return dev_err_probe(dev, ret, "Failed to get regulators\n");

	ret = regulator_bulk_enable(ARRAY_SIZE(st->regulators), st->regulators);
	if (ret)
		return dev_err_probe(dev, ret, "Failed to enable regulators\n");

	ret = devm_add_action_or_reset(dev, ada4255_regulators_disable, st);
	if (ret)
		return ret;

	st->regmap = devm_regmap_init_spi(spi, &ada4255_regmap_config);
	if (IS_ERR(st->regmap))
		return PTR_ERR(st->regmap);

	ret = ada4255_reset(st);
	if (ret)
		return ret;

	ret = ada4255_setup(st);
	if (ret)
		return ret;

	ret = ada4255_setup_gpio_chip(st);
	if (ret)
		return ret;

	return devm_iio_device_register(dev, indio_dev);
}

static const struct spi_device_id ada4255_id[] = {
	{ "ada4254", 0 },
	{ "ada4255", 0 },
	{}
};
MODULE_DEVICE_TABLE(spi, ada4255_id);

static const struct of_device_id ada4255_of_match[] = {
	{ .compatible = "adi,ada4255" },
	{},
};
MODULE_DEVICE_TABLE(of, ada4255_of_match);

static struct spi_driver ada4255_driver = {
	.driver = {
			.name = ADA4255_NAME,
			.of_match_table = ada4255_of_match,
		},
	.probe = ada4255_probe,
	.id_table = ada4255_id,
};

module_spi_driver(ada4255_driver);

MODULE_AUTHOR("Cosmin Tanislav <cosmin.tanislav@analog.com");
MODULE_DESCRIPTION("Analog Devices ADA4255");
MODULE_LICENSE("GPL");
