<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>WebAssemblyRegNumbering.cpp source code [llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>WebAssembly</a>/<a href='WebAssemblyRegNumbering.cpp.html'>WebAssemblyRegNumbering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- WebAssemblyRegNumbering.cpp - Register Numbering ------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements a pass which assigns WebAssembly register</i></td></tr>
<tr><th id="11">11</th><td><i>/// numbers for CodeGen virtual registers.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/WebAssemblyMCTargetDesc.h.html">"MCTargetDesc/WebAssemblyMCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="WebAssembly.h.html">"WebAssembly.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="WebAssemblyMachineFunctionInfo.h.html">"WebAssemblyMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="WebAssemblySubtarget.h.html">"WebAssemblySubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="WebAssemblyUtilities.h.html">"WebAssemblyUtilities.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SCCIterator.h.html">"llvm/ADT/SCCIterator.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"wasm-reg-numbering"</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> {</td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::WebAssemblyRegNumbering" title='(anonymous namespace)::WebAssemblyRegNumbering' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering">WebAssemblyRegNumbering</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_123WebAssemblyRegNumbering11getPassNameEv" title='(anonymous namespace)::WebAssemblyRegNumbering::getPassName' data-type='llvm::StringRef (anonymous namespace)::WebAssemblyRegNumbering::getPassName() const' data-ref="_ZNK12_GLOBAL__N_123WebAssemblyRegNumbering11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="36">36</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"WebAssembly Register Numbering"</q>;</td></tr>
<tr><th id="37">37</th><td>  }</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_123WebAssemblyRegNumbering16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::WebAssemblyRegNumbering::getAnalysisUsage' data-type='void (anonymous namespace)::WebAssemblyRegNumbering::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_123WebAssemblyRegNumbering16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="40">40</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="41">41</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="42">42</th><td>  }</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_123WebAssemblyRegNumbering20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::WebAssemblyRegNumbering::runOnMachineFunction' data-type='bool (anonymous namespace)::WebAssemblyRegNumbering::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_123WebAssemblyRegNumbering20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>public</b>:</td></tr>
<tr><th id="47">47</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::WebAssemblyRegNumbering::ID" title='(anonymous namespace)::WebAssemblyRegNumbering::ID' data-type='char' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::WebAssemblyRegNumbering::ID">// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="48">48</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_123WebAssemblyRegNumberingC1Ev" title='(anonymous namespace)::WebAssemblyRegNumbering::WebAssemblyRegNumbering' data-type='void (anonymous namespace)::WebAssemblyRegNumbering::WebAssemblyRegNumbering()' data-ref="_ZN12_GLOBAL__N_123WebAssemblyRegNumberingC1Ev">WebAssemblyRegNumbering</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::WebAssemblyRegNumbering::ID" title='(anonymous namespace)::WebAssemblyRegNumbering::ID' data-use='a' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering::ID">ID</a>) {}</td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegNumbering" title='(anonymous namespace)::WebAssemblyRegNumbering' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering">WebAssemblyRegNumbering</a>::<dfn class="tu decl def" id="(anonymousnamespace)::WebAssemblyRegNumbering::ID" title='(anonymous namespace)::WebAssemblyRegNumbering::ID' data-type='char' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="53">53</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeWebAssemblyRegNumberingPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Assigns WebAssembly register numbers for virtual registers&quot;, &quot;wasm-reg-numbering&quot;, &amp;WebAssemblyRegNumbering::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;WebAssemblyRegNumbering&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeWebAssemblyRegNumberingPassFlag; void llvm::initializeWebAssemblyRegNumberingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeWebAssemblyRegNumberingPassFlag, initializeWebAssemblyRegNumberingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegNumbering" title='(anonymous namespace)::WebAssemblyRegNumbering' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering">WebAssemblyRegNumbering</a>, <a class="macro" href="#31" title="&quot;wasm-reg-numbering&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="54">54</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Assigns WebAssembly register numbers for virtual registers"</q>,</td></tr>
<tr><th id="55">55</th><td>                <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createWebAssemblyRegNumberingEv" title='llvm::createWebAssemblyRegNumbering' data-ref="_ZN4llvm29createWebAssemblyRegNumberingEv">createWebAssemblyRegNumbering</dfn>() {</td></tr>
<tr><th id="58">58</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegNumbering" title='(anonymous namespace)::WebAssemblyRegNumbering' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering">WebAssemblyRegNumbering</a><a class="tu ref" href="#_ZN12_GLOBAL__N_123WebAssemblyRegNumberingC1Ev" title='(anonymous namespace)::WebAssemblyRegNumbering::WebAssemblyRegNumbering' data-use='c' data-ref="_ZN12_GLOBAL__N_123WebAssemblyRegNumberingC1Ev">(</a>);</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegNumbering" title='(anonymous namespace)::WebAssemblyRegNumbering' data-ref="(anonymousnamespace)::WebAssemblyRegNumbering">WebAssemblyRegNumbering</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_123WebAssemblyRegNumbering20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::WebAssemblyRegNumbering::runOnMachineFunction' data-type='bool (anonymous namespace)::WebAssemblyRegNumbering::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_123WebAssemblyRegNumbering20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) {</td></tr>
<tr><th id="62">62</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-numbering&quot;)) { dbgs() &lt;&lt; &quot;********** Register Numbering **********\n&quot; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Register Numbering **********\n"</q></td></tr>
<tr><th id="63">63</th><td>                       <q>"********** Function: "</q></td></tr>
<tr><th id="64">64</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a> &amp;<dfn class="local col4 decl" id="4MFI" title='MFI' data-type='llvm::WebAssemblyFunctionInfo &amp;' data-ref="4MFI">MFI</dfn> = *<a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a>&gt;();</td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="5MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="5MRI">MRI</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <a class="local col4 ref" href="#4MFI" title='MFI' data-ref="4MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo10initWARegsEv" title='llvm::WebAssemblyFunctionInfo::initWARegs' data-ref="_ZN4llvm23WebAssemblyFunctionInfo10initWARegsEv">initWARegs</a>();</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// WebAssembly argument registers are in the same index space as local</i></td></tr>
<tr><th id="72">72</th><td><i>  // variables. Assign the numbers for them first.</i></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6EntryMBB" title='EntryMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6EntryMBB">EntryMBB</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="74">74</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn> : <a class="local col6 ref" href="#6EntryMBB" title='EntryMBB' data-ref="6EntryMBB">EntryMBB</a>) {</td></tr>
<tr><th id="75">75</th><td>    <b>if</b> (!<span class="namespace">WebAssembly::</span><a class="ref" href="WebAssemblyUtilities.h.html#_ZN4llvm11WebAssembly10isArgumentERKNS_12MachineInstrE" title='llvm::WebAssembly::isArgument' data-ref="_ZN4llvm11WebAssembly10isArgumentERKNS_12MachineInstrE">isArgument</a>(<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI">MI</a>))</td></tr>
<tr><th id="76">76</th><td>      <b>break</b>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="8Imm" title='Imm' data-type='int64_t' data-ref="8Imm">Imm</dfn> = <a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="79">79</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-numbering&quot;)) { dbgs() &lt;&lt; &quot;Arg VReg &quot; &lt;&lt; MI.getOperand(0).getReg() &lt;&lt; &quot; -&gt; WAReg &quot; &lt;&lt; Imm &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Arg VReg "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()</td></tr>
<tr><th id="80">80</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; WAReg "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col8 ref" href="#8Imm" title='Imm' data-ref="8Imm">Imm</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="81">81</th><td>    <a class="local col4 ref" href="#4MFI" title='MFI' data-ref="4MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo8setWARegEjj" title='llvm::WebAssemblyFunctionInfo::setWAReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo8setWARegEjj">setWAReg</a>(<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#8Imm" title='Imm' data-ref="8Imm">Imm</a>);</td></tr>
<tr><th id="82">82</th><td>  }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i>// Then assign regular WebAssembly registers for all remaining used</i></td></tr>
<tr><th id="85">85</th><td><i>  // virtual registers. TODO: Consider sorting the registers by frequency of</i></td></tr>
<tr><th id="86">86</th><td><i>  // use, to maximize usage of small immediate fields.</i></td></tr>
<tr><th id="87">87</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="9NumVRegs" title='NumVRegs' data-type='unsigned int' data-ref="9NumVRegs">NumVRegs</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10NumStackRegs" title='NumStackRegs' data-type='unsigned int' data-ref="10NumStackRegs">NumStackRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="89">89</th><td>  <i>// Start the numbering for locals after the arg regs</i></td></tr>
<tr><th id="90">90</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="11CurReg" title='CurReg' data-type='unsigned int' data-ref="11CurReg">CurReg</dfn> = <a class="local col4 ref" href="#4MFI" title='MFI' data-ref="4MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZNK4llvm23WebAssemblyFunctionInfo9getParamsEv" title='llvm::WebAssemblyFunctionInfo::getParams' data-ref="_ZNK4llvm23WebAssemblyFunctionInfo9getParamsEv">getParams</a>().<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="91">91</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="12VRegIdx" title='VRegIdx' data-type='unsigned int' data-ref="12VRegIdx">VRegIdx</dfn> = <var>0</var>; <a class="local col2 ref" href="#12VRegIdx" title='VRegIdx' data-ref="12VRegIdx">VRegIdx</a> &lt; <a class="local col9 ref" href="#9NumVRegs" title='NumVRegs' data-ref="9NumVRegs">NumVRegs</a>; ++<a class="local col2 ref" href="#12VRegIdx" title='VRegIdx' data-ref="12VRegIdx">VRegIdx</a>) {</td></tr>
<tr><th id="92">92</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="13VReg" title='VReg' data-type='unsigned int' data-ref="13VReg">VReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col2 ref" href="#12VRegIdx" title='VRegIdx' data-ref="12VRegIdx">VRegIdx</a>);</td></tr>
<tr><th id="93">93</th><td>    <i>// Skip unused registers.</i></td></tr>
<tr><th id="94">94</th><td>    <b>if</b> (<a class="local col5 ref" href="#5MRI" title='MRI' data-ref="5MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col3 ref" href="#13VReg" title='VReg' data-ref="13VReg">VReg</a>))</td></tr>
<tr><th id="95">95</th><td>      <b>continue</b>;</td></tr>
<tr><th id="96">96</th><td>    <i>// Handle stackified registers.</i></td></tr>
<tr><th id="97">97</th><td>    <b>if</b> (<a class="local col4 ref" href="#4MFI" title='MFI' data-ref="4MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZNK4llvm23WebAssemblyFunctionInfo16isVRegStackifiedEj" title='llvm::WebAssemblyFunctionInfo::isVRegStackified' data-ref="_ZNK4llvm23WebAssemblyFunctionInfo16isVRegStackifiedEj">isVRegStackified</a>(<a class="local col3 ref" href="#13VReg" title='VReg' data-ref="13VReg">VReg</a>)) {</td></tr>
<tr><th id="98">98</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-numbering&quot;)) { dbgs() &lt;&lt; &quot;VReg &quot; &lt;&lt; VReg &lt;&lt; &quot; -&gt; WAReg &quot; &lt;&lt; ((-2147483647-1) | NumStackRegs) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"VReg "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#13VReg" title='VReg' data-ref="13VReg">VReg</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; WAReg "</q></td></tr>
<tr><th id="99">99</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="macro" href="../../../../../include/stdint.h.html#128" title="(-2147483647-1)" data-ref="_M/INT32_MIN">INT32_MIN</a> | <a class="local col0 ref" href="#10NumStackRegs" title='NumStackRegs' data-ref="10NumStackRegs">NumStackRegs</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="100">100</th><td>      <a class="local col4 ref" href="#4MFI" title='MFI' data-ref="4MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo8setWARegEjj" title='llvm::WebAssemblyFunctionInfo::setWAReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo8setWARegEjj">setWAReg</a>(<a class="local col3 ref" href="#13VReg" title='VReg' data-ref="13VReg">VReg</a>, <a class="macro" href="../../../../../include/stdint.h.html#128" title="(-2147483647-1)" data-ref="_M/INT32_MIN">INT32_MIN</a> | <a class="local col0 ref" href="#10NumStackRegs" title='NumStackRegs' data-ref="10NumStackRegs">NumStackRegs</a>++);</td></tr>
<tr><th id="101">101</th><td>      <b>continue</b>;</td></tr>
<tr><th id="102">102</th><td>    }</td></tr>
<tr><th id="103">103</th><td>    <b>if</b> (<a class="local col4 ref" href="#4MFI" title='MFI' data-ref="4MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZNK4llvm23WebAssemblyFunctionInfo8getWARegEj" title='llvm::WebAssemblyFunctionInfo::getWAReg' data-ref="_ZNK4llvm23WebAssemblyFunctionInfo8getWARegEj">getWAReg</a>(<a class="local col3 ref" href="#13VReg" title='VReg' data-ref="13VReg">VReg</a>) == <a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a>::<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo::UnusedReg" title='llvm::WebAssemblyFunctionInfo::UnusedReg' data-ref="llvm::WebAssemblyFunctionInfo::UnusedReg">UnusedReg</a>) {</td></tr>
<tr><th id="104">104</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-numbering&quot;)) { dbgs() &lt;&lt; &quot;VReg &quot; &lt;&lt; VReg &lt;&lt; &quot; -&gt; WAReg &quot; &lt;&lt; CurReg &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"VReg "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#13VReg" title='VReg' data-ref="13VReg">VReg</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; WAReg "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#11CurReg" title='CurReg' data-ref="11CurReg">CurReg</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="105">105</th><td>      <a class="local col4 ref" href="#4MFI" title='MFI' data-ref="4MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo8setWARegEjj" title='llvm::WebAssemblyFunctionInfo::setWAReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo8setWARegEjj">setWAReg</a>(<a class="local col3 ref" href="#13VReg" title='VReg' data-ref="13VReg">VReg</a>, <a class="local col1 ref" href="#11CurReg" title='CurReg' data-ref="11CurReg">CurReg</a>++);</td></tr>
<tr><th id="106">106</th><td>    }</td></tr>
<tr><th id="107">107</th><td>  }</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="110">110</th><td>}</td></tr>
<tr><th id="111">111</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
