/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.1-29.10" *)
module finitesm(x, y, cl);
  wire _0_;
  wire _1_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.34-1.36" *)
  output cl;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:9.6-9.9" *)
  wire clk;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:3.5-3.7" *)
  wire d1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire d1_dff_Q_CLK;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4" *)
  wire d1_dff_Q_D;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:3.8-3.10" *)
  wire d2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire d2_dff_Q_CLK;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4" *)
  wire d2_dff_Q_D;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(0) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(1) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(10) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(11) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(12) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(13) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(14) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(15) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(16) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(17) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(18) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(19) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(2) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(20) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(21) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(22) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(23) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(24) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(25) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(26) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(27) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(28) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(3) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(4) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(5) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(6) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(7) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(8) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(9) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:10.5-10.9" *)
  wire mclk;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire mclk_dffe_Q_D;
  wire mclk_dffe_Q_EN;
  wire mclk_dffe_Q_EN_LUT3_O_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2;
  (* init = 1'h0 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:2.5-2.7" *)
  wire q1;
  (* init = 1'h0 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:2.8-2.10" *)
  wire q2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.23-1.24" *)
  input x;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.32-1.33" *)
  output y;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire y_dff_Q_CLK;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4" *)
  wire y_dff_Q_D;
  logic_0 _2_ (
    .a(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _3_ (
    .A(mclk),
    .P(cl)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .P(x),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .A(_1_),
    .P(y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff d1_dff_Q (
    .CLK(d1_dff_Q_CLK),
    .D(d1_dff_Q_D),
    .Q(d1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv d1_dff_Q_CLK_inv_Q (
    .A(mclk),
    .Q(d1_dff_Q_CLK)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff d2_dff_Q (
    .CLK(d2_dff_Q_CLK),
    .D(d2_dff_Q_D),
    .Q(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv d2_dff_Q_CLK_inv_Q (
    .A(mclk),
    .Q(d2_dff_Q_CLK)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26) ),
    .Q(\delay(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26) ),
    .Q(\delay(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_27 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_28 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mclk_dffe_Q (
    .CLK(clk),
    .D(mclk_dffe_Q_D),
    .EN(mclk_dffe_Q_EN),
    .Q(mclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) mclk_dffe_Q_D_LUT1_O (
    .I0(mclk),
    .O(mclk_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) mclk_dffe_Q_EN_LUT3_O (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I1),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2),
    .O(mclk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O (
    .I0(\delay(28) ),
    .I1(\delay(27) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(25) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(0) ),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O (
    .I0(\delay(22) ),
    .I1(\delay(21) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O (
    .I0(\delay(16) ),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h222a)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0),
    .I1(\delay(17) ),
    .I2(\delay(16) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(\delay(18) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0),
    .I1(\delay(25) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O (
    .I0(\delay(28) ),
    .I1(\delay(27) ),
    .I2(\delay(26) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O (
    .I0(\delay(16) ),
    .I1(\delay(13) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h20a8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(10) ),
    .I2(\delay(9) ),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O (
    .I0(\delay(13) ),
    .I1(\delay(10) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1 (
    .I0(\delay(10) ),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(23) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(21) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(\delay(18) ),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(19) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O (
    .I0(\delay(18) ),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(10) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(8) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O (
    .I0(\delay(7) ),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(7) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(5) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O (
    .I0(\delay(4) ),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(4) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(3) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9 (
    .I0(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2 (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O (
    .I0(\delay(18) ),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O (
    .I0(\delay(22) ),
    .I1(\delay(21) ),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O (
    .I0(\delay(13) ),
    .I1(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2),
    .I2(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O),
    .O(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:24.1-27.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff q1_dff_Q (
    .CLK(mclk),
    .D(d1),
    .Q(q1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:24.1-27.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff q2_dff_Q (
    .CLK(mclk),
    .D(d2),
    .Q(q2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) x_LUT2_I1 (
    .I0(q2),
    .I1(_0_),
    .O(y_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) x_LUT3_I0 (
    .I0(_0_),
    .I1(q2),
    .I2(q1),
    .O(d2_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) x_LUT3_I0_1 (
    .I0(_0_),
    .I1(q2),
    .I2(q1),
    .O(d1_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff y_dff_Q (
    .CLK(y_dff_Q_CLK),
    .D(y_dff_Q_D),
    .Q(_1_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv y_dff_Q_CLK_inv_Q (
    .A(mclk),
    .Q(y_dff_Q_CLK)
  );
endmodule
