{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644465111581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644465111593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 21:51:51 2022 " "Processing started: Wed Feb 09 21:51:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644465111593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465111593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3-ECE385 -c lab3-ECE385 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3-ECE385 -c lab3-ECE385" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465111593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644465113262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644465113262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "385_lab4_adders_provided_fa20/router.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "385_lab4_adders_provided_fa20/reg_17.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookahead_adder " "Found entity 1: lookahead_adder" {  } { { "385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127829 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1644465127832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "385_lab4_adders_provided_fa20/control.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab4_adders_provided_fa20/adder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_lab4_adders_provided_fa20/adder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/adder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitrippleadder.sv 2 2 " "Found 2 design units, including 2 entities, in source file 4bitrippleadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "4bitRippleAdder.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/4bitRippleAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127866 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourbitRippleAdder " "Found entity 2: fourbitRippleAdder" {  } { { "4bitRippleAdder.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/4bitRippleAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench-ra.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench-ra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_RA " "Found entity 1: testbench_RA" {  } { { "testbench-RA.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/testbench-RA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644465127876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465127876 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_in ripple_adder.sv(17) " "Verilog HDL Implicit Net warning at ripple_adder.sv(17): created implicit net for \"c_in\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/ripple_adder.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644465127877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_adder " "Elaborating entity \"ripple_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644465127929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitRippleAdder fourbitRippleAdder:RA0 " "Elaborating entity \"fourbitRippleAdder\" for hierarchy \"fourbitRippleAdder:RA0\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "RA0" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/ripple_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644465127929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder fourbitRippleAdder:RA0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"fourbitRippleAdder:RA0\|full_adder:FA0\"" {  } { { "4bitRippleAdder.sv" "FA0" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/4bitRippleAdder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644465127945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644465128528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/output_files/lab3-ECE385.map.smsg " "Generated suppressed messages file C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/output_files/lab3-ECE385.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465128983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644465129239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644465129239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/Users/kclim/OneDrive/Documents/ece385git/lab3-ECE385/385_lab4_adders_provided_fa20/ripple_adder.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644465129348 "|ripple_adder|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644465129348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644465129348 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644465129348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644465129348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644465129348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644465129384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 21:52:09 2022 " "Processing ended: Wed Feb 09 21:52:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644465129384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644465129384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644465129384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644465129384 ""}
