***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : OFF
TDPR scenario            : Primary


Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 122 fixed I/O macros, 0 unfixed I/O macros
Info:  I/O Bank and Globals Assigner identified bank 'Bank9' as being fixed at VCCI:3.30V VCCR:n/a
Info:   I/O Bank and Globals Assigner detected (1) out of (10) I/O Bank(s) with locked I/O technologies.

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 1 seconds

Placer V4.0 - 11.8.0 
Design: m2s010_som                      Started: Fri Jul 28 14:13:56 2017

Initializing Timing-Driven Placement ...
While analyzing gated clock network, ambiguities have been found on gates CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Placing design...
End of placement.
Pre-Placement Runtime        : 2 seconds
Placement Runtime            : 10 seconds

Placer completed successfully.

Design: m2s010_som                      
Finished: Fri Jul 28 14:14:32 2017
Total CPU Time:     00:00:34            Total Elapsed Time: 00:00:36
Total Memory Usage: 438.5 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\gcallsen\Documents\Projects\FPGA\PPI.IRail.SoC.FPGA\designer\m2s010_som\m2s010_somStarted: Fri Jul 28 14:14:38 2017

Final stats: search run time 2.521567

Router completed successfully.

Design: C:\Users\gcallsen\Documents\Projects\FPGA\PPI.IRail.SoC.FPGA\designer\m2s010_som\m2s010_som
Finished: Fri Jul 28 14:15:00 2017
Total CPU Time:     00:00:21            Total Elapsed Time: 00:00:22
Total Memory Usage: 1852.5 Mbytes
                        o - o - o - o - o - o

While analyzing gated clock network, ambiguities have been found on gates CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Iteration 1:
  Total violating paths eligible for improvement: 23
  Worst minimum delay slack: -1.506 ns

Router 
Design: C:\Users\gcallsen\Documents\Projects\FPGA\PPI.IRail.SoC.FPGA\designer\m2s010_som\m2s010_somStarted: Fri Jul 28 14:15:22 2017

Loading routing information for ECO mode...
After loading previous routing information: Shorts = 0. Open nets = 60.
Final stats: search run time 0.304665

Router completed successfully.

Design: C:\Users\gcallsen\Documents\Projects\FPGA\PPI.IRail.SoC.FPGA\designer\m2s010_som\m2s010_som
Finished: Fri Jul 28 14:15:42 2017
Total CPU Time:     00:00:19            Total Elapsed Time: 00:00:20
Total Memory Usage: 1852.5 Mbytes
                        o - o - o - o - o - o

While analyzing gated clock network, ambiguities have been found on gates CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Iteration 2:
  Total violating paths eligible for improvement: 6
  Worst minimum delay slack: -1.506 ns

Router 
Design: C:\Users\gcallsen\Documents\Projects\FPGA\PPI.IRail.SoC.FPGA\designer\m2s010_som\m2s010_somStarted: Fri Jul 28 14:16:04 2017

Loading routing information for ECO mode...
After loading previous routing information: Shorts = 0. Open nets = 10.
Final stats: search run time 0.124172

Router completed successfully.

Design: C:\Users\gcallsen\Documents\Projects\FPGA\PPI.IRail.SoC.FPGA\designer\m2s010_som\m2s010_som
Finished: Fri Jul 28 14:16:24 2017
Total CPU Time:     00:00:19            Total Elapsed Time: 00:00:20
Total Memory Usage: 1852.5 Mbytes
                        o - o - o - o - o - o

While analyzing gated clock network, ambiguities have been found on gates CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Iteration 3:
  Total violating paths eligible for improvement: 2
  Worst minimum delay slack: -1.506 ns
Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 1445 | 56520 | 2.56       |
| DFF           | 1228 | 56520 | 2.17       |
| I/O Register  | 0    | 594   | 0.00       |
| Logic Element | 1638 | 56520 | 2.90       |
+---------------+------+-------+------------+

