// Seed: 2768339551
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri id_4
);
  assign id_3 = 1;
  assign module_1.id_0 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output uwire id_4
);
  supply0 ['h0 : "" ==  -1] id_6, id_7, id_8;
  wire id_9;
  assign id_8 = {-1{id_9}};
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_4,
      id_3
  );
endmodule
