# Directory-based-cache
This repository contains a synthesizable Verilog code for L1 cache and Directory +L2 cache. The project is done as part of the course work VLSI Design Laboratory at University of Minnesota - Twin cities 
