Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Oct  7 11:11:25 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupContador_timing_summary_routed.rpt -pb SupContador_timing_summary_routed.pb -rpx SupContador_timing_summary_routed.rpx -warn_on_violation
| Design       : SupContador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: uo/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.709        0.000                      0                   27        0.338        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.709        0.000                      0                   27        0.338        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.828ns (19.420%)  route 3.436ns (80.580%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.420     9.290    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.124     9.414 r  uo/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     9.414    uo/cuenta_0[4]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.031    15.123    uo/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.828ns (19.470%)  route 3.425ns (80.530%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.409     9.279    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.124     9.403 r  uo/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     9.403    uo/cuenta_0[2]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.029    15.121    uo/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.856ns (19.946%)  route 3.436ns (80.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.420     9.290    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.152     9.442 r  uo/cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     9.442    uo/cuenta_0[5]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.075    15.167    uo/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.856ns (19.997%)  route 3.425ns (80.003%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.409     9.279    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.152     9.431 r  uo/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     9.431    uo/cuenta_0[3]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.075    15.167    uo/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.220ns (54.750%)  route 1.835ns (45.250%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.151    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  uo/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.865     6.472    uo/cuenta[1]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.109 r  uo/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.109    uo/plusOp_carry_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  uo/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.226    uo/plusOp_carry__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  uo/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.343    uo/plusOp_carry__1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  uo/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.460    uo/plusOp_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  uo/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.577    uo/plusOp_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  uo/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.694    uo/plusOp_carry__4_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.913 r  uo/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.970     8.883    uo/data0[25]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.323     9.206 r  uo/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.206    uo/cuenta_0[25]
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    14.848    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.075    15.162    uo/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.043%)  route 3.107ns (78.957%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.091     8.961    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I0_O)        0.124     9.085 r  uo/cuenta[10]_i_1/O
                         net (fo=1, routed)           0.000     9.085    uo/cuenta_0[10]
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.029    15.118    uo/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.064%)  route 3.103ns (78.936%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.088     8.957    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.081 r  uo/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.081    uo/cuenta_0[22]
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    14.848    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.029    15.116    uo/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.856ns (21.601%)  route 3.107ns (78.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.091     8.961    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I0_O)        0.152     9.113 r  uo/cuenta[13]_i_1/O
                         net (fo=1, routed)           0.000     9.113    uo/cuenta_0[13]
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.075    15.164    uo/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.103ns (53.406%)  route 1.835ns (46.594%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.151    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  uo/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.865     6.472    uo/cuenta[1]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.109 r  uo/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.109    uo/plusOp_carry_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  uo/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.226    uo/plusOp_carry__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  uo/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.343    uo/plusOp_carry__1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  uo/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.460    uo/plusOp_carry__2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  uo/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.577    uo/plusOp_carry__3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.796 r  uo/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.970     8.766    uo/data0[21]
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.323     9.089 r  uo/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.089    uo/cuenta_0[21]
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    uo/aux_reg_0
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.075    15.163    uo/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.337%)  route 3.053ns (78.663%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.857     6.463    uo/cuenta[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  uo/cuenta[25]_i_5/O
                         net (fo=1, routed)           1.158     7.746    uo/cuenta[25]_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.037     8.907    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.031 r  uo/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     9.031    uo/cuenta_0[6]
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.029    15.144    uo/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  6.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  uo/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.244     1.857    uo/cuenta[0]
    SLICE_X3Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.902 r  uo/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    uo/cuenta_0[0]
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.563    uo/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 uo/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.587     1.470    uo/aux_reg_0
    SLICE_X1Y19          FDRE                                         r  uo/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uo/aux_reg/Q
                         net (fo=5, routed)           0.356     1.967    uo/CLK
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.045     2.012 r  uo/aux_i_1/O
                         net (fo=1, routed)           0.000     2.012    uo/aux_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  uo/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     1.983    uo/aux_reg_0
    SLICE_X1Y19          FDRE                                         r  uo/aux_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    uo/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uo/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.065     1.677    uo/cuenta[11]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.787 r  uo/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.948    uo/data0[11]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.108     2.056 r  uo/cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     2.056    uo/cuenta_0[11]
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.563    uo/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.587     1.470    uo/aux_reg_0
    SLICE_X3Y19          FDCE                                         r  uo/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uo/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.065     1.676    uo/cuenta[15]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.786 r  uo/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.947    uo/data0[15]
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.108     2.055 r  uo/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     2.055    uo/cuenta_0[15]
    SLICE_X3Y19          FDCE                                         r  uo/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     1.983    uo/aux_reg_0
    SLICE_X3Y19          FDCE                                         r  uo/cuenta_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.092     1.562    uo/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  uo/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.065     1.674    uo/cuenta[23]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.784 r  uo/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.945    uo/data0[23]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.108     2.053 r  uo/cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     2.053    uo/cuenta_0[23]
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.092     1.560    uo/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uo/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.065     1.678    uo/cuenta[7]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.788 r  uo/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.949    uo/data0[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  uo/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     2.057    uo/cuenta_0[7]
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.092     1.564    uo/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    uo/aux_reg_0
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.065     1.675    uo/cuenta[19]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.785 r  uo/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.946    uo/data0[19]
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.108     2.054 r  uo/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     2.054    uo/cuenta_0[19]
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    uo/aux_reg_0
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092     1.561    uo/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uo/cuenta_reg[10]/Q
                         net (fo=2, routed)           0.126     1.738    uo/cuenta[10]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.849 r  uo/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.142     1.991    uo/data0[10]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.108     2.099 r  uo/cuenta[10]_i_1/O
                         net (fo=1, routed)           0.000     2.099    uo/cuenta_0[10]
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    uo/aux_reg_0
    SLICE_X3Y18          FDCE                                         r  uo/cuenta_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.091     1.562    uo/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  uo/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.126     1.735    uo/cuenta[22]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.846 r  uo/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.142     1.988    uo/data0[22]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.108     2.096 r  uo/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     2.096    uo/cuenta_0[22]
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[22]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.091     1.559    uo/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.126     1.739    uo/cuenta[6]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.850 r  uo/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.142     1.992    uo/data0[6]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.108     2.100 r  uo/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     2.100    uo/cuenta_0[6]
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091     1.563    uo/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    uo/aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    uo/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    uo/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    uo/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    uo/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    uo/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    uo/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    uo/cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    uo/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    uo/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    uo/aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    uo/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    uo/aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    uo/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 4.124ns (62.149%)  route 2.511ns (37.851%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[1]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/contador_reg[1]/Q
                         net (fo=4, routed)           2.511     2.930    FoutCuenta_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     6.635 r  FoutCuenta_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.635    FoutCuenta[1]
    E19                                                               r  FoutCuenta[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.263ns  (logic 3.961ns (63.242%)  route 2.302ns (36.758%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/contador_reg[0]/Q
                         net (fo=5, routed)           2.302     2.758    FoutCuenta_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.263 r  FoutCuenta_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.263    FoutCuenta[0]
    U16                                                               r  FoutCuenta[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 4.100ns (70.771%)  route 1.693ns (29.229%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/contador_reg[3]/Q
                         net (fo=2, routed)           1.693     2.112    FoutCuenta_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     5.793 r  FoutCuenta_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.793    FoutCuenta[3]
    V19                                                               r  FoutCuenta[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.645ns  (logic 3.957ns (70.098%)  route 1.688ns (29.902%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[2]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/contador_reg[2]/Q
                         net (fo=3, routed)           1.688     2.144    FoutCuenta_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.645 r  FoutCuenta_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.645    FoutCuenta[2]
    U19                                                               r  FoutCuenta[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.801ns  (logic 1.441ns (51.465%)  route 1.359ns (48.535%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.359     2.801    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.801ns  (logic 1.441ns (51.465%)  route 1.359ns (48.535%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.359     2.801    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.801ns  (logic 1.441ns (51.465%)  route 1.359ns (48.535%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.359     2.801    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.801ns  (logic 1.441ns (51.465%)  route 1.359ns (48.535%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.359     2.801    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_dow
                            (input port)
  Destination:            u1/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.768ns  (logic 1.577ns (56.962%)  route 1.191ns (43.038%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  up_dow (IN)
                         net (fo=0)                   0.000     0.000    up_dow
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  up_dow_IBUF_inst/O
                         net (fo=3, routed)           1.191     2.644    u1/up_dow_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     2.768 r  u1/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     2.768    u1/contador[2]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  u1/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_dow
                            (input port)
  Destination:            u1/contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.763ns  (logic 1.572ns (56.884%)  route 1.191ns (43.116%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  up_dow (IN)
                         net (fo=0)                   0.000     0.000    up_dow
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  up_dow_IBUF_inst/O
                         net (fo=3, routed)           1.191     2.644    u1/up_dow_IBUF
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.119     2.763 r  u1/contador[3]_i_1/O
                         net (fo=1, routed)           0.000     2.763    u1/contador[3]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  u1/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.184ns (49.576%)  route 0.187ns (50.424%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/contador_reg[0]/Q
                         net (fo=5, routed)           0.187     0.328    u1/Q[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.043     0.371 r  u1/contador[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    u1/contador[3]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  u1/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.846%)  route 0.187ns (50.154%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/contador_reg[0]/Q
                         net (fo=5, routed)           0.187     0.328    u1/Q[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.373 r  u1/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u1/contador[2]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  u1/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.183ns (48.023%)  route 0.198ns (51.977%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/contador_reg[0]/Q
                         net (fo=5, routed)           0.198     0.339    u1/Q[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.042     0.381 r  u1/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    u1/contador[1]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  u1/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.429%)  route 0.198ns (51.571%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/contador_reg[0]/Q
                         net (fo=5, routed)           0.198     0.339    u1/Q[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  u1/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    u1/contador[0]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  u1/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.210ns (27.907%)  route 0.541ns (72.093%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.541     0.751    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.210ns (27.907%)  route 0.541ns (72.093%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.541     0.751    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.210ns (27.907%)  route 0.541ns (72.093%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.541     0.751    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/contador_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.210ns (27.907%)  route 0.541ns (72.093%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.541     0.751    u1/AR[0]
    SLICE_X0Y19          FDCE                                         f  u1/contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.343ns (79.849%)  route 0.339ns (20.151%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[2]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/contador_reg[2]/Q
                         net (fo=3, routed)           0.339     0.480    FoutCuenta_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.682 r  FoutCuenta_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.682    FoutCuenta[2]
    U19                                                               r  FoutCuenta[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/contador_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.391ns (79.381%)  route 0.361ns (20.619%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  u1/contador_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/contador_reg[3]/Q
                         net (fo=2, routed)           0.361     0.489    FoutCuenta_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.263     1.752 r  FoutCuenta_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.752    FoutCuenta[3]
    V19                                                               r  FoutCuenta[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.441ns (43.424%)  route 1.878ns (56.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.878     3.319    uo/AR[0]
    SLICE_X3Y21          FDCE                                         f  uo/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     4.848    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.441ns (43.424%)  route 1.878ns (56.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.878     3.319    uo/AR[0]
    SLICE_X3Y21          FDCE                                         f  uo/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     4.848    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.441ns (43.424%)  route 1.878ns (56.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.878     3.319    uo/AR[0]
    SLICE_X3Y21          FDCE                                         f  uo/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     4.848    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.441ns (43.424%)  route 1.878ns (56.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.878     3.319    uo/AR[0]
    SLICE_X3Y21          FDCE                                         f  uo/cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     4.848    uo/aux_reg_0
    SLICE_X3Y21          FDCE                                         r  uo/cuenta_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.177ns  (logic 1.441ns (45.363%)  route 1.736ns (54.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.736     3.177    uo/AR[0]
    SLICE_X3Y20          FDCE                                         f  uo/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    uo/aux_reg_0
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.177ns  (logic 1.441ns (45.363%)  route 1.736ns (54.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.736     3.177    uo/AR[0]
    SLICE_X3Y20          FDCE                                         f  uo/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    uo/aux_reg_0
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.177ns  (logic 1.441ns (45.363%)  route 1.736ns (54.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.736     3.177    uo/AR[0]
    SLICE_X3Y20          FDCE                                         f  uo/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    uo/aux_reg_0
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.177ns  (logic 1.441ns (45.363%)  route 1.736ns (54.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.736     3.177    uo/AR[0]
    SLICE_X3Y20          FDCE                                         f  uo/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    uo/aux_reg_0
    SLICE_X3Y20          FDCE                                         r  uo/cuenta_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 1.441ns (47.912%)  route 1.567ns (52.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.567     3.008    uo/AR[0]
    SLICE_X3Y19          FDCE                                         f  uo/cuenta_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    uo/aux_reg_0
    SLICE_X3Y19          FDCE                                         r  uo/cuenta_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 1.441ns (47.912%)  route 1.567ns (52.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=31, routed)          1.567     3.008    uo/AR[0]
    SLICE_X3Y19          FDCE                                         f  uo/cuenta_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    uo/aux_reg_0
    SLICE_X3Y19          FDCE                                         r  uo/cuenta_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.210ns (31.943%)  route 0.446ns (68.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.446     0.656    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.210ns (31.943%)  route 0.446ns (68.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.446     0.656    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.210ns (31.943%)  route 0.446ns (68.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.446     0.656    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.210ns (31.943%)  route 0.446ns (68.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.446     0.656    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.210ns (31.943%)  route 0.446ns (68.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.446     0.656    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.680%)  route 0.521ns (71.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.521     0.731    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.680%)  route 0.521ns (71.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.521     0.731    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.680%)  route 0.521ns (71.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.521     0.731    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.680%)  route 0.521ns (71.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.521     0.731    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.255ns (33.631%)  route 0.502ns (66.369%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=31, routed)          0.502     0.712    uo/AR[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.757 r  uo/aux_i_1/O
                         net (fo=1, routed)           0.000     0.757    uo/aux_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  uo/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     1.983    uo/aux_reg_0
    SLICE_X1Y19          FDRE                                         r  uo/aux_reg/C





