vsim -c -do "run -all; quit" tb
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" tb 
# Start time: 09:21:07 on Apr 19,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.stimulus_gen
# Loading work.RefModule
# Loading work.TopModule
# run -all
# ** Note: $finish    : testbench.v(45)
#    Time: 1135 ps  Iteration: 1  Instance: /tb/stim1
# Hint: Output 'pedge' has 187 mismatches. First mismatch occurred at time 10.
# Hint: Total mismatched samples is 187 out of 226 samples
# 
# Simulation finished at 1135 ps
# Mismatches: 187 in 226 samples
# End time: 09:21:07 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
