// Seed: 2536985333
module module_0 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15
);
endmodule
module module_1 (
    input wand id_0,
    input wand id_1#(
        .id_12(1),
        .id_13(1)
    ),
    input tri id_2,
    input supply0 id_3,
    input wor id_4,
    output tri id_5,
    input tri id_6,
    output wor id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wand id_10
);
  assign id_8 = id_13;
  wire id_14;
  assign id_13 = 1'd0;
  wire id_15;
  module_0(
      id_8,
      id_8,
      id_4,
      id_4,
      id_9,
      id_5,
      id_7,
      id_5,
      id_1,
      id_13,
      id_13,
      id_10,
      id_10,
      id_13,
      id_4,
      id_1
  );
endmodule
