module PSL.Interpreter.Circuits where

import UVMHS
import AddToUVMHS

import PSL.Syntax
import PSL.Interpreter.Types
import PSL.Interpreter.Pretty ()
import PSL.Interpreter.Lens
import PSL.Interpreter.Primitives

nextWire âˆ· IM Wire
nextWire = do
  gm â† askL iCxtGlobalModeL
  nextL $ iStateNextWireL gm

inputType âˆ· Input â†’ BaseType
inputType i = case i of
  AvailableI bv   â†’ typeOfBaseVal bv
  UnavailableI bÏ„ â†’ bÏ„

wireType âˆ· (STACK) â‡’ Ckt â†’ Wire â†’ BaseType
wireType ckt w = case g of
  BaseG bv      â†’ typeOfBaseVal bv
  InputG _Ïv i  â†’ inputType i
  PrimG op ws   â†’ primType op $ mapOn ws $ wireType ckt
  where g = impFromSome $ (access gatesCL ckt) â‹•? w

cktType âˆ· (STACK) â‡’ Ckt â†’ BaseType
cktType ckt = wireType ckt $ access outCL ckt

mkCkt âˆ· (STACK) â‡’ Gate â†’ IM Ckt
mkCkt g = do
  output â† nextWire
  let c = Ckt { gatesC = (output â†¦ g), outC = output }
  return c

inputCkt âˆ· (STACK) â‡’ PrinVal â†’ Input â†’ IM Ckt
inputCkt Ïv i = mkCkt (InputG Ïv i)

shareBaseValCkt âˆ· (STACK) â‡’ PrinVal â†’ BaseVal â†’ IM Ckt
shareBaseValCkt Ïv bv = inputCkt Ïv (AvailableI bv)

shareUnkCkt âˆ· (STACK) â‡’ PrinVal â†’ BaseType â†’ IM Ckt
shareUnkCkt Ïv bÏ„ = inputCkt Ïv (UnavailableI bÏ„)

embedBaseValCkt âˆ· (STACK) â‡’ BaseVal â†’ IM Ckt
embedBaseValCkt bv = mkCkt (BaseG bv)

exePrimCkt âˆ· (STACK) â‡’ Op â†’ ğ¿ Ckt â†’ IM Ckt
exePrimCkt op cs = do
  m â† askL iCxtGlobalModeL
  output â† nextL $ iStateNextWireL m
  let gates' = foldOnFrom (mapOn cs gatesC) dÃ¸ (â©Œ)
  let args   = mapOn cs outC
  return $ Ckt { gatesC = gates' â©Œ (output â†¦ PrimG op args), outC = output }
