{
	"finish__design__instance__count__class:tie_cell": 4,
	"finish__design__instance__area__class:tie_cell": 45.1584,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 318.931,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 1109.2,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 186.278,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 9,
	"finish__design__instance__area__class:sequential_cell": 762.048,
	"finish__design__instance__count__class:multi_input_combinational_cell": 99,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3666.3,
	"finish__design__instance__count": 164,
	"finish__design__instance__area": 6217.75,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.49354,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.765748,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.930733,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00170179,
	"finish__power__switching__total": 0.000740679,
	"finish__power__leakage__total": 7.12052e-08,
	"finish__power__total": 0.00244254,
	"finish__design__io": 35,
	"finish__design__die__area": 35103.8,
	"finish__design__core__area": 32598.7,
	"finish__design__instance__count": 252,
	"finish__design__instance__area": 6714.49,
	"finish__design__instance__count__stdcell": 252,
	"finish__design__instance__area__stdcell": 6714.49,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.205974,
	"finish__design__instance__utilization__stdcell": 0.205974,
	"finish__design__rows": 35,
	"finish__design__rows:GF018hv5v_green_sc9": 35,
	"finish__design__sites": 11550,
	"finish__design__sites:GF018hv5v_green_sc9": 11550,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}