$date
	Tue Aug 30 03:40:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_control_tb $end
$var wire 3 ! alu_ctrl [2:0] $end
$var reg 2 " alu_op [1:0] $end
$var reg 4 # opcode [3:0] $end
$scope module dut $end
$var wire 2 $ alu_op [1:0] $end
$var wire 4 % opcode [3:0] $end
$var wire 6 & ALU_OpControl [5:0] $end
$var reg 3 ' alu_ctrl [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b10101 &
b101 %
b1 $
b101 #
b1 "
b1 !
$end
#10000
b11011 &
b1011 #
b1011 %
#20000
b0 !
b0 '
b101011 &
b10 "
b10 $
#30000
b111011 &
b11 "
b11 $
#40000
b1011 &
b0 "
b0 $
#50000
b1 !
b1 '
b11 &
b11 #
b11 %
#60000
b101 !
b101 '
b111 &
b111 #
b111 %
#70000
