#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9750400a50 .scope module, "alu_test" "alu_test" 2 3;
 .timescale -9 -10;
v0x7f9750411150_0 .var "A", 7 0;
v0x7f9750411200_0 .var "B", 7 0;
v0x7f97504112b0_0 .var "OP", 2 0;
v0x7f9750411380_0 .net "out", 7 0, v0x7f9750410f80_0;  1 drivers
S_0x7f9750400bb0 .scope module, "test" "alu" 2 10, 2 36 0, S_0x7f9750400a50;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Data_A"
    .port_info 1 /INPUT 8 "Data_B"
    .port_info 2 /INPUT 3 "OP_Code"
    .port_info 3 /OUTPUT 8 "Data_Out"
v0x7f9750400e10_0 .net "Data_A", 7 0, v0x7f9750411150_0;  1 drivers
v0x7f9750410ed0_0 .net "Data_B", 7 0, v0x7f9750411200_0;  1 drivers
v0x7f9750410f80_0 .var "Data_Out", 7 0;
v0x7f9750411040_0 .net "OP_Code", 2 0, v0x7f97504112b0_0;  1 drivers
E_0x7f9750400dc0 .event edge, v0x7f9750411040_0, v0x7f9750410ed0_0, v0x7f9750400e10_0;
    .scope S_0x7f9750400bb0;
T_0 ;
    %wait E_0x7f9750400dc0;
    %load/vec4 v0x7f9750411040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7f9750400e10_0;
    %load/vec4 v0x7f9750410ed0_0;
    %and;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7f9750400e10_0;
    %load/vec4 v0x7f9750410ed0_0;
    %or;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7f9750400e10_0;
    %load/vec4 v0x7f9750410ed0_0;
    %xor;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7f9750400e10_0;
    %inv;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7f9750400e10_0;
    %load/vec4 v0x7f9750410ed0_0;
    %sub;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7f9750400e10_0;
    %load/vec4 v0x7f9750410ed0_0;
    %add;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9750410f80_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9750400a50;
T_1 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %delay 6000, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x7f9750411150_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9750411200_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f97504112b0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x7f9750400a50;
T_2 ;
    %delay 90000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f9750400a50;
T_3 ;
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f9750400a50;
T_4 ;
    %vpi_call 2 29 "$display", "====== show simulation ==========" {0 0 0};
    %vpi_call 2 30 "$monitor", "time: %4d %b(A) %b %b(B) out = %b \012", $time, v0x7f9750411150_0, v0x7f97504112b0_0, v0x7f9750411200_0, v0x7f9750411380_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU.v";
