Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Nov 25 03:46:25 2016
| Host         : Philip running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   255 |
| Unused register locations in slices containing registers |   517 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1507 |          421 |
| No           | No                    | Yes                    |             135 |           45 |
| No           | Yes                   | No                     |             658 |          229 |
| Yes          | No                    | No                     |            1608 |          441 |
| Yes          | No                    | Yes                    |             131 |           23 |
| Yes          | Yes                   | No                     |             700 |          192 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                     Enable Signal                                                                                                    |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                    | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                      |                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0][0]                                                                                     |                                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                             |                1 |              4 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                             |                                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                             |                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                |                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                   | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                   |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                1 |              6 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                          | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_spi/busy                                                                                                                                                              | design_1_i/adau1761_controller_0/inst/adau1761_spi/clk_count[6]_i_1_n_0                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                        |                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                            |                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                  | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                  | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                  | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                  | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                  | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                            | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                           | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                           | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                           | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/p_1_in[25]                                                                                                                               | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                     | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                     | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                      | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                     | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                     | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                     | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                      | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/p_1_in[19]                                                                                                                               | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                               | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                          |                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_spi/shift_reg                                                                                                                                                         | design_1_i/adau1761_controller_0/inst/adau1761_spi/shift_reg[88]_i_1_n_0                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                  | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                         |                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                 | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                  | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                     | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                1 |              8 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                   |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                4 |             11 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                   |                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                           |                                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[13]                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                    |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[13]                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[13]                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                   |               10 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                   |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                   |               10 |             14 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                      |                                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                              |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                              |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                              |                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                              |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                             |                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                             |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                               |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                         |                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                              |                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                              |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]_0                                                                                                                                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                              |                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                              |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                     |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                            |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                              |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                              |                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                              |                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                              |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                              |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                          |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                              |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                              |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                              |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                               |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                             |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                              |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                              |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                              |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                              |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                           |                                                                                                                                                                                                                      |                6 |             16 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                             |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                5 |             17 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                       |                                                                                                                                                                                                                      |                5 |             20 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                      |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                6 |             28 |
|  dbg_hub/inst/itck_i                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                4 |             28 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               16 |             32 |
|  dbg_hub/inst/itck_i                                         |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                      | design_1_i/adau1761_data_0/inst/adau1761_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                  |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                             | design_1_i/adau1761_controller_0/inst/adau1761_controller_v1_0_S00_AXI_inst/slv_reg0[25]_i_1_n_0                                                                                                                     |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_spi/shift_count                                                                                                                                                       | design_1_i/adau1761_controller_0/inst/adau1761_spi/shift_count[0]_i_1_n_0                                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                 |                                                                                                                                                                                                                      |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |               15 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                      |                                                                                                                                                                                                                      |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                |                                                                                                                                                                                                                      |               19 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                           |                                                                                                                                                                                                                      |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                           |                                                                                                                                                                                                                      |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                           |                                                                                                                                                                                                                      |               12 |             39 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                              |                                                                                                                                                                                                                      |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                         |                                                                                                                                                                                                                      |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                      |                                                                                                                                                                                                                      |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                              |                                                                                                                                                                                                                      |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                                                                      |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                      |                                                                                                                                                                                                                      |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |               23 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |               15 |             58 |
|  design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               18 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |               13 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                      |               15 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/adau1761_controller_0/inst/adau1761_spi/shift_reg                                                                                                                                                         |                                                                                                                                                                                                                      |               13 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                               |                                                                                                                                                                                                                      |               27 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                               |                                                                                                                                                                                                                      |               26 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                              |               34 |            139 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |              416 |           1579 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                     4 |
| 3      |                     7 |
| 4      |                    36 |
| 5      |                     2 |
| 6      |                     5 |
| 7      |                     9 |
| 8      |                    54 |
| 10     |                     4 |
| 11     |                     3 |
| 12     |                     2 |
| 13     |                     3 |
| 14     |                    13 |
| 16+    |                   100 |
+--------+-----------------------+


