/*
 * system.h - SOPC Builder system and BSP software package information
 *
 * Machine generated for CPU 'intel_niosv_g_0' in SOPC Builder design 'NonDPR'
 * SOPC Builder design path: NonDPR/NonDPR.sopcinfo
 *
 * Generated: Mon Feb 23 18:59:02 NZDT 2026
 */

/*
 * DO NOT MODIFY THIS FILE
 *
 * Changing this file will have subtle consequences
 * which will almost certainly lead to a nonfunctioning
 * system. If you do modify this file, be aware that your
 * changes will be overwritten and lost when this file
 * is generated again.
 *
 * DO NOT MODIFY THIS FILE
 */

/*
 * License Agreement
 *
 * Copyright (c) 2008
 * Altera Corporation, San Jose, California, USA.
 * All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * This agreement shall be governed in all respects by the laws of the State
 * of California and by the laws of the United States of America.
 */

#ifndef __SYSTEM_H_
#define __SYSTEM_H_

/* Include definitions from linker script generator */
#include "linker.h"


/*
 * CPU configuration
 *
 */

#define ALT_CPU_ARCHITECTURE "intel_niosv_g"
#define ALT_CPU_CPU_FREQ 50000000u
#define ALT_CPU_DATA_ADDR_WIDTH 0x20
#define ALT_CPU_DCACHE_LINE_SIZE 32
#define ALT_CPU_DCACHE_LINE_SIZE_LOG2 5
#define ALT_CPU_DCACHE_SIZE 4096
#define ALT_CPU_FREQ 50000000
#define ALT_CPU_HAS_CSR_SUPPORT 1
#define ALT_CPU_HAS_DEBUG_STUB
#define ALT_CPU_ICACHE_LINE_SIZE 32
#define ALT_CPU_ICACHE_LINE_SIZE_LOG2 5
#define ALT_CPU_ICACHE_SIZE 4096
#define ALT_CPU_INST_ADDR_WIDTH 0x20
#define ALT_CPU_MTIME_OFFSET 0x00023000
#define ALT_CPU_NAME "intel_niosv_g_0"
#define ALT_CPU_NIOSV_CORE_VARIANT 3
#define ALT_CPU_NUM_GPR 32
#define ALT_CPU_RESET_ADDR 0x00000000
#define ALT_CPU_TICKS_PER_SEC NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND
#define ALT_CPU_TIMER_DEVICE_TYPE 2


/*
 * CPU configuration (with legacy prefix - don't use these anymore)
 *
 */

#define BANTAMLAKE_CPU_FREQ 50000000u
#define BANTAMLAKE_DATA_ADDR_WIDTH 0x20
#define BANTAMLAKE_DCACHE_LINE_SIZE 32
#define BANTAMLAKE_DCACHE_LINE_SIZE_LOG2 5
#define BANTAMLAKE_DCACHE_SIZE 4096
#define BANTAMLAKE_HAS_CSR_SUPPORT 1
#define BANTAMLAKE_HAS_DEBUG_STUB
#define BANTAMLAKE_ICACHE_LINE_SIZE 32
#define BANTAMLAKE_ICACHE_LINE_SIZE_LOG2 5
#define BANTAMLAKE_ICACHE_SIZE 4096
#define BANTAMLAKE_INST_ADDR_WIDTH 0x20
#define BANTAMLAKE_MTIME_OFFSET 0x00023000
#define BANTAMLAKE_NIOSV_CORE_VARIANT 3
#define BANTAMLAKE_NUM_GPR 32
#define BANTAMLAKE_RESET_ADDR 0x00000000
#define BANTAMLAKE_TICKS_PER_SEC NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND
#define BANTAMLAKE_TIMER_DEVICE_TYPE 2


/*
 * Define for each module class mastered by the CPU
 *
 */

#define __ALTERA_AVALON_JTAG_UART
#define __ALTERA_AVALON_ONCHIP_MEMORY2
#define __INTEL_NIOSV_G
#define __NPU_SYSTEM


/*
 * System configuration
 *
 */

#define ALT_DEVICE_FAMILY "Arria 10"
#define ALT_ENHANCED_INTERRUPT_API_PRESENT
#define ALT_IRQ_BASE NULL
#define ALT_LOG_PORT "/dev/null"
#define ALT_LOG_PORT_BASE 0x0
#define ALT_LOG_PORT_DEV null
#define ALT_LOG_PORT_TYPE ""
#define ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS 0
#define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
#define ALT_NUM_INTERRUPT_CONTROLLERS 1
#define ALT_STDERR "/dev/jtag_uart_0"
#define ALT_STDERR_BASE 0x23060
#define ALT_STDERR_DEV jtag_uart_0
#define ALT_STDERR_IS_JTAG_UART
#define ALT_STDERR_PRESENT
#define ALT_STDERR_TYPE "altera_avalon_jtag_uart"
#define ALT_STDIN "/dev/jtag_uart_0"
#define ALT_STDIN_BASE 0x23060
#define ALT_STDIN_DEV jtag_uart_0
#define ALT_STDIN_IS_JTAG_UART
#define ALT_STDIN_PRESENT
#define ALT_STDIN_TYPE "altera_avalon_jtag_uart"
#define ALT_STDOUT "/dev/jtag_uart_0"
#define ALT_STDOUT_BASE 0x23060
#define ALT_STDOUT_DEV jtag_uart_0
#define ALT_STDOUT_IS_JTAG_UART
#define ALT_STDOUT_PRESENT
#define ALT_STDOUT_TYPE "altera_avalon_jtag_uart"
#define ALT_SYSTEM_NAME "NonDPR"
#define ALT_SYS_CLK_TICKS_PER_SEC ALT_CPU_TICKS_PER_SEC
#define ALT_TIMESTAMP_CLK_TIMER_DEVICE_TYPE ALT_CPU_TIMER_DEVICE_TYPE


/*
 * data_mem configuration
 *
 */

#define ALT_MODULE_CLASS_data_mem altera_avalon_onchip_memory2
#define DATA_MEM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DATA_MEM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DATA_MEM_BASE 0x31000
#define DATA_MEM_CONTENTS_INFO ""
#define DATA_MEM_DUAL_PORT 1
#define DATA_MEM_GUI_RAM_BLOCK_TYPE "M20K"
#define DATA_MEM_INIT_CONTENTS_FILE "UNUSED"
#define DATA_MEM_INIT_MEM_CONTENT 0
#define DATA_MEM_INSTANCE_ID "NONE"
#define DATA_MEM_IRQ -1
#define DATA_MEM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DATA_MEM_NAME "/dev/data_mem"
#define DATA_MEM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DATA_MEM_RAM_BLOCK_TYPE "M20K"
#define DATA_MEM_READ_DURING_WRITE_MODE "DONT_CARE"
#define DATA_MEM_SINGLE_CLOCK_OP 1
#define DATA_MEM_SIZE_MULTIPLE 1
#define DATA_MEM_SIZE_VALUE 4096
#define DATA_MEM_SPAN 4096
#define DATA_MEM_TYPE "altera_avalon_onchip_memory2"
#define DATA_MEM_WRITABLE 1


/*
 * hal2 configuration
 *
 */

#define ALT_MAX_FD 32
#define ALT_SYS_CLK INTEL_NIOSV_G_0
#define ALT_TIMESTAMP_CLK INTEL_NIOSV_G_0
#define INTEL_FPGA_DFL_START_ADDRESS 0xffffffffffffffff
#define INTEL_FPGA_USE_DFL_WALKER 0


/*
 * intel_niosv_g_hal_driver configuration
 *
 */

#define NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND 1000


/*
 * jtag_uart_0 configuration
 *
 */

#define ALT_MODULE_CLASS_jtag_uart_0 altera_avalon_jtag_uart
#define JTAG_UART_0_BASE 0x23060
#define JTAG_UART_0_IRQ 0
#define JTAG_UART_0_IRQ_INTERRUPT_CONTROLLER_ID 0
#define JTAG_UART_0_NAME "/dev/jtag_uart_0"
#define JTAG_UART_0_READ_DEPTH 512
#define JTAG_UART_0_READ_THRESHOLD 1
#define JTAG_UART_0_SPAN 8
#define JTAG_UART_0_TYPE "altera_avalon_jtag_uart"
#define JTAG_UART_0_WRITE_DEPTH 512
#define JTAG_UART_0_WRITE_THRESHOLD 1


/*
 * npu_system_0 configuration
 *
 */

#define ALT_MODULE_CLASS_npu_system_0 npu_system
#define NPU_SYSTEM_0_BASE 0x30000
#define NPU_SYSTEM_0_IRQ -1
#define NPU_SYSTEM_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define NPU_SYSTEM_0_NAME "/dev/npu_system_0"
#define NPU_SYSTEM_0_SPAN 32
#define NPU_SYSTEM_0_TYPE "npu_system"


/*
 * onchip_memory2_0 configuration
 *
 */

#define ALT_MODULE_CLASS_onchip_memory2_0 altera_avalon_onchip_memory2
#define ONCHIP_MEMORY2_0_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ONCHIP_MEMORY2_0_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ONCHIP_MEMORY2_0_BASE 0x0
#define ONCHIP_MEMORY2_0_CONTENTS_INFO ""
#define ONCHIP_MEMORY2_0_DUAL_PORT 0
#define ONCHIP_MEMORY2_0_GUI_RAM_BLOCK_TYPE "AUTO"
#define ONCHIP_MEMORY2_0_INIT_CONTENTS_FILE "UNUSED"
#define ONCHIP_MEMORY2_0_INIT_MEM_CONTENT 0
#define ONCHIP_MEMORY2_0_INSTANCE_ID "NONE"
#define ONCHIP_MEMORY2_0_IRQ -1
#define ONCHIP_MEMORY2_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define ONCHIP_MEMORY2_0_NAME "/dev/onchip_memory2_0"
#define ONCHIP_MEMORY2_0_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ONCHIP_MEMORY2_0_RAM_BLOCK_TYPE "AUTO"
#define ONCHIP_MEMORY2_0_READ_DURING_WRITE_MODE "DONT_CARE"
#define ONCHIP_MEMORY2_0_SINGLE_CLOCK_OP 0
#define ONCHIP_MEMORY2_0_SIZE_MULTIPLE 1
#define ONCHIP_MEMORY2_0_SIZE_VALUE 65536
#define ONCHIP_MEMORY2_0_SPAN 65536
#define ONCHIP_MEMORY2_0_TYPE "altera_avalon_onchip_memory2"
#define ONCHIP_MEMORY2_0_WRITABLE 1


/*
 * out_mem configuration
 *
 */

#define ALT_MODULE_CLASS_out_mem altera_avalon_onchip_memory2
#define OUT_MEM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define OUT_MEM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define OUT_MEM_BASE 0x33000
#define OUT_MEM_CONTENTS_INFO ""
#define OUT_MEM_DUAL_PORT 1
#define OUT_MEM_GUI_RAM_BLOCK_TYPE "M20K"
#define OUT_MEM_INIT_CONTENTS_FILE "UNUSED"
#define OUT_MEM_INIT_MEM_CONTENT 0
#define OUT_MEM_INSTANCE_ID "NONE"
#define OUT_MEM_IRQ -1
#define OUT_MEM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define OUT_MEM_NAME "/dev/out_mem"
#define OUT_MEM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define OUT_MEM_RAM_BLOCK_TYPE "M20K"
#define OUT_MEM_READ_DURING_WRITE_MODE "DONT_CARE"
#define OUT_MEM_SINGLE_CLOCK_OP 1
#define OUT_MEM_SIZE_MULTIPLE 1
#define OUT_MEM_SIZE_VALUE 4096
#define OUT_MEM_SPAN 4096
#define OUT_MEM_TYPE "altera_avalon_onchip_memory2"
#define OUT_MEM_WRITABLE 1


/*
 * weight_mem configuration
 *
 */

#define ALT_MODULE_CLASS_weight_mem altera_avalon_onchip_memory2
#define WEIGHT_MEM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define WEIGHT_MEM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define WEIGHT_MEM_BASE 0x32000
#define WEIGHT_MEM_CONTENTS_INFO ""
#define WEIGHT_MEM_DUAL_PORT 1
#define WEIGHT_MEM_GUI_RAM_BLOCK_TYPE "AUTO"
#define WEIGHT_MEM_INIT_CONTENTS_FILE "UNUSED"
#define WEIGHT_MEM_INIT_MEM_CONTENT 0
#define WEIGHT_MEM_INSTANCE_ID "NONE"
#define WEIGHT_MEM_IRQ -1
#define WEIGHT_MEM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define WEIGHT_MEM_NAME "/dev/weight_mem"
#define WEIGHT_MEM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define WEIGHT_MEM_RAM_BLOCK_TYPE "AUTO"
#define WEIGHT_MEM_READ_DURING_WRITE_MODE "DONT_CARE"
#define WEIGHT_MEM_SINGLE_CLOCK_OP 1
#define WEIGHT_MEM_SIZE_MULTIPLE 1
#define WEIGHT_MEM_SIZE_VALUE 4096
#define WEIGHT_MEM_SPAN 4096
#define WEIGHT_MEM_TYPE "altera_avalon_onchip_memory2"
#define WEIGHT_MEM_WRITABLE 1

#endif /* __SYSTEM_H_ */
