#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 18 14:56:16 2020
# Process ID: 12864
# Current directory: C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7840 C:\Users\nicol\Desktop\POLIMI\Didattica\RAM-FIFO\ram\ram.xpr
# Log file: C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/vivado.log
# Journal file: C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_RAM.tcl
relaunch_sim
save_wave_config {C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sim_1/imports/ram/tb_RAM_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sim_1/imports/ram/tb_RAM_behav.wcfg
set_property xsim.view C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sim_1/imports/ram/tb_RAM_behav.wcfg [get_filesets sim_1]
save_project_as MEMORY_01_RAM_project C:/DESD/Project/MEMORY_01_RAM_project -force
import_files
archive_project C:/DESD/Project/MEMORY_01_RAM_project.xpr.zip -temp_dir C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/.Xil/Vivado-12864-NicolaPC -force -include_local_ip_cache -include_config_settings
