{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624479975407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624479975408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 17:26:15 2021 " "Processing started: Wed Jun 23 17:26:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624479975408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479975408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE_MIPS_PROCESSOR -c SIMPLE_MIPS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE_MIPS_PROCESSOR -c SIMPLE_MIPS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479975408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624479975748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624479975748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAIN_CONTROL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MAIN_CONTROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN_CONTROL-ARCH_1 " "Found design unit 1: MAIN_CONTROL-ARCH_1" {  } { { "MAIN_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990965 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN_CONTROL " "Found entity 1: MAIN_CONTROL" {  } { { "MAIN_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_CONTROL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_CONTROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CONTROL-ARCH_1 " "Found design unit 1: ALU_CONTROL-ARCH_1" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ARCH_1 " "Found design unit 1: ALU-ARCH_1" {  } { { "ALU.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGN_EXT_16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIGN_EXT_16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGN_EXT_16_32-ARCH_1 " "Found design unit 1: SIGN_EXT_16_32-ARCH_1" {  } { { "SIGN_EXT_16_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990968 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXT_16_32 " "Found entity 1: SIGN_EXT_16_32" {  } { { "SIGN_EXT_16_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFT_2_LEFT_32_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SHIFT_2_LEFT_32_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_LEFT_32_32-ARCH_1 " "Found design unit 1: SHIFT_2_LEFT_32_32-ARCH_1" {  } { { "SHIFT_2_LEFT_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990969 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_LEFT_32_32 " "Found entity 1: SHIFT_2_LEFT_32_32" {  } { { "SHIFT_2_LEFT_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_2_32_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX_2_32_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_32_32-ARCH_1 " "Found design unit 1: MUX_2_32_32-ARCH_1" {  } { { "MUX_2_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990970 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_32_32 " "Found entity 1: MUX_2_32_32" {  } { { "MUX_2_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER_FILE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REGISTER_FILE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-ARCH_1 " "Found design unit 1: REGISTER_FILE-ARCH_1" {  } { { "REGISTER_FILE.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990971 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_2_5_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX_2_5_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_5_5-ARCH_1 " "Found design unit 1: MUX_2_5_5-ARCH_1" {  } { { "MUX_2_5_5.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990972 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_5_5 " "Found entity 1: MUX_2_5_5" {  } { { "MUX_2_5_5.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATA_MEMORY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DATA_MEMORY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEMORY-ARCH_1 " "Found design unit 1: DATA_MEMORY-ARCH_1" {  } { { "DATA_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990973 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTRUCTION_MEMORY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file INSTRUCTION_MEMORY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_MEMORY-ARCH_1 " "Found design unit 1: INSTRUCTION_MEMORY-ARCH_1" {  } { { "INSTRUCTION_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990974 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "INSTRUCTION_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROGRAM_COUNTER_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PROGRAM_COUNTER_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_ADDER-ARCH_1 " "Found design unit 1: PROGRAM_COUNTER_ADDER-ARCH_1" {  } { { "PROGRAM_COUNTER_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990974 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_ADDER " "Found entity 1: PROGRAM_COUNTER_ADDER" {  } { { "PROGRAM_COUNTER_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIMPLE_32_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIMPLE_32_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIMPLE_32_ADDER-ARCH_1 " "Found design unit 1: SIMPLE_32_ADDER-ARCH_1" {  } { { "SIMPLE_32_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990975 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE_32_ADDER " "Found entity 1: SIMPLE_32_ADDER" {  } { { "SIMPLE_32_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONCATONATE_28_4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CONCATONATE_28_4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONCATONATE_28_4_32-ARCH_1 " "Found design unit 1: CONCATONATE_28_4_32-ARCH_1" {  } { { "CONCATONATE_28_4_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990976 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONCATONATE_28_4_32 " "Found entity 1: CONCATONATE_28_4_32" {  } { { "CONCATONATE_28_4_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_PROCESSOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS_PROCESSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_PROCESSOR-ARCH_1 " "Found design unit 1: MIPS_PROCESSOR-ARCH_1" {  } { { "MIPS_PROCESSOR.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990978 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_PROCESSOR " "Found entity 1: MIPS_PROCESSOR" {  } { { "MIPS_PROCESSOR.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROGRAM_COUNTER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PROGRAM_COUNTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER-ARCH_1 " "Found design unit 1: PROGRAM_COUNTER-ARCH_1" {  } { { "PROGRAM_COUNTER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990979 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER " "Found entity 1: PROGRAM_COUNTER" {  } { { "PROGRAM_COUNTER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFT_2_LEFT_26_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SHIFT_2_LEFT_26_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_LEFT_26_28-ARCH_1 " "Found design unit 1: SHIFT_2_LEFT_26_28-ARCH_1" {  } { { "SHIFT_2_LEFT_26_28.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990980 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_LEFT_26_28 " "Found entity 1: SHIFT_2_LEFT_26_28" {  } { { "SHIFT_2_LEFT_26_28.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479990980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479990980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_PROCESSOR " "Elaborating entity \"MIPS_PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624479991079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_CONTROL MAIN_CONTROL:controle " "Elaborating entity \"MAIN_CONTROL\" for hierarchy \"MAIN_CONTROL:controle\"" {  } { { "MIPS_PROCESSOR.vhd" "controle" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY INSTRUCTION_MEMORY:memoria_de_instrucoes " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"INSTRUCTION_MEMORY:memoria_de_instrucoes\"" {  } { { "MIPS_PROCESSOR.vhd" "memoria_de_instrucoes" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_5_5 MUX_2_5_5:mux_inst " "Elaborating entity \"MUX_2_5_5\" for hierarchy \"MUX_2_5_5:mux_inst\"" {  } { { "MIPS_PROCESSOR.vhd" "mux_inst" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EXT_16_32 SIGN_EXT_16_32:sign_ext " "Elaborating entity \"SIGN_EXT_16_32\" for hierarchy \"SIGN_EXT_16_32:sign_ext\"" {  } { { "MIPS_PROCESSOR.vhd" "sign_ext" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE REGISTER_FILE:banc_de_regist " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"REGISTER_FILE:banc_de_regist\"" {  } { { "MIPS_PROCESSOR.vhd" "banc_de_regist" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL ALU_CONTROL:operacao_da_UAL " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"ALU_CONTROL:operacao_da_UAL\"" {  } { { "MIPS_PROCESSOR.vhd" "operacao_da_UAL" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_OR_IMM ALU_CONTROL.vhd(29) " "VHDL Process Statement warning at ALU_CONTROL.vhd(29): signal \"i_OR_IMM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624479991146 "|MIPS_PROCESSOR|ALU_CONTROL:operacao_da_UAL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_OR_IMM ALU_CONTROL.vhd(39) " "VHDL Process Statement warning at ALU_CONTROL.vhd(39): signal \"i_OR_IMM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624479991146 "|MIPS_PROCESSOR|ALU_CONTROL:operacao_da_UAL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_OPERATION ALU_CONTROL.vhd(27) " "VHDL Process Statement warning at ALU_CONTROL.vhd(27): inferring latch(es) for signal or variable \"o_OPERATION\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624479991147 "|MIPS_PROCESSOR|ALU_CONTROL:operacao_da_UAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OPERATION\[0\] ALU_CONTROL.vhd(27) " "Inferred latch for \"o_OPERATION\[0\]\" at ALU_CONTROL.vhd(27)" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479991147 "|MIPS_PROCESSOR|ALU_CONTROL:operacao_da_UAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OPERATION\[1\] ALU_CONTROL.vhd(27) " "Inferred latch for \"o_OPERATION\[1\]\" at ALU_CONTROL.vhd(27)" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479991147 "|MIPS_PROCESSOR|ALU_CONTROL:operacao_da_UAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OPERATION\[2\] ALU_CONTROL.vhd(27) " "Inferred latch for \"o_OPERATION\[2\]\" at ALU_CONTROL.vhd(27)" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479991147 "|MIPS_PROCESSOR|ALU_CONTROL:operacao_da_UAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_32_32 MUX_2_32_32:mux_in_alu " "Elaborating entity \"MUX_2_32_32\" for hierarchy \"MUX_2_32_32:mux_in_alu\"" {  } { { "MIPS_PROCESSOR.vhd" "mux_in_alu" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ual " "Elaborating entity \"ALU\" for hierarchy \"ALU:ual\"" {  } { { "MIPS_PROCESSOR.vhd" "ual" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY DATA_MEMORY:memoria_de_dados " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"DATA_MEMORY:memoria_de_dados\"" {  } { { "MIPS_PROCESSOR.vhd" "memoria_de_dados" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_2_LEFT_32_32 SHIFT_2_LEFT_32_32:desl_esq_extend " "Elaborating entity \"SHIFT_2_LEFT_32_32\" for hierarchy \"SHIFT_2_LEFT_32_32:desl_esq_extend\"" {  } { { "MIPS_PROCESSOR.vhd" "desl_esq_extend" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMPLE_32_ADDER SIMPLE_32_ADDER:pc_shift_adder " "Elaborating entity \"SIMPLE_32_ADDER\" for hierarchy \"SIMPLE_32_ADDER:pc_shift_adder\"" {  } { { "MIPS_PROCESSOR.vhd" "pc_shift_adder" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER PROGRAM_COUNTER:prog_count " "Elaborating entity \"PROGRAM_COUNTER\" for hierarchy \"PROGRAM_COUNTER:prog_count\"" {  } { { "MIPS_PROCESSOR.vhd" "prog_count" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER_ADDER PROGRAM_COUNTER_ADDER:pc_plus_four " "Elaborating entity \"PROGRAM_COUNTER_ADDER\" for hierarchy \"PROGRAM_COUNTER_ADDER:pc_plus_four\"" {  } { { "MIPS_PROCESSOR.vhd" "pc_plus_four" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_2_LEFT_26_28 SHIFT_2_LEFT_26_28:inst_shift " "Elaborating entity \"SHIFT_2_LEFT_26_28\" for hierarchy \"SHIFT_2_LEFT_26_28:inst_shift\"" {  } { { "MIPS_PROCESSOR.vhd" "inst_shift" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONCATONATE_28_4_32 CONCATONATE_28_4_32:concatenate " "Elaborating entity \"CONCATONATE_28_4_32\" for hierarchy \"CONCATONATE_28_4_32:concatenate\"" {  } { { "MIPS_PROCESSOR.vhd" "concatenate" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479991166 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 8 0 1 1 " "1 out of 8 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "7 " "Memory Initialization File Address 7 is not initialized" {  } { { "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/db/SIMPLE_MIPS_PROCESSOR.ram0_INSTRUCTION_MEMORY_83394122.hdl.mif" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/db/SIMPLE_MIPS_PROCESSOR.ram0_INSTRUCTION_MEMORY_83394122.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1624479992144 ""}  } { { "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/db/SIMPLE_MIPS_PROCESSOR.ram0_INSTRUCTION_MEMORY_83394122.hdl.mif" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/db/SIMPLE_MIPS_PROCESSOR.ram0_INSTRUCTION_MEMORY_83394122.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1624479992144 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "INSTRUCTION_MEMORY:memoria_de_instrucoes\|INST " "RAM logic \"INSTRUCTION_MEMORY:memoria_de_instrucoes\|INST\" is uninferred because MIF is not supported for the selected family" {  } { { "INSTRUCTION_MEMORY.vhd" "INST" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd" 24 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1624479992206 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DATA_MEMORY:memoria_de_dados\|RAM " "RAM logic \"DATA_MEMORY:memoria_de_dados\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "DATA_MEMORY.vhd" "RAM" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd" 29 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1624479992206 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1624479992206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_CONTROL:operacao_da_UAL\|o_OPERATION\[1\] " "Latch ALU_CONTROL:operacao_da_UAL\|o_OPERATION\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE PROGRAM_COUNTER:prog_count\|s_PC_REG\[4\] " "Ports ENA and PRE on the latch are fed by the same signal PROGRAM_COUNTER:prog_count\|s_PC_REG\[4\]" {  } { { "PROGRAM_COUNTER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624479993979 ""}  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624479993979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624479995275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "793 " "793 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624479996861 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "PROGRAM_COUNTER:prog_count\|s_PC_REG\[2\]~0 " "Logic cell \"PROGRAM_COUNTER:prog_count\|s_PC_REG\[2\]~0\"" {  } { { "PROGRAM_COUNTER.vhd" "s_PC_REG\[2\]~0" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624479996889 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1624479996889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624479997209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479997209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2278 " "Implemented 2278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624479997610 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624479997610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2212 " "Implemented 2212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624479997610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624479997610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624479997627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 17:26:37 2021 " "Processing ended: Wed Jun 23 17:26:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624479997627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624479997627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624479997627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479997627 ""}
