+nowarnTFNPC
+nowarnIWFA
+nowarnSVTL
src/timescale.v
src/dec_test.v
src/dec.v
../I_ADAP_QUAN/src/I_ADAP_QUAN.v
../ADAP_PRED_REC_SIG/src/ADAP_PRED_REC_SIG.v
../TON_TRAN_DET/src/TON_TRAN_DET.v
../ADAP_SPED_CTL/src/ADAP_SPED_CTL.v
../QUAN_SCAL_FAC_ADAP/src/QUAN_SCAL_FAC_ADAP.v
../OUT_PCM/src/OUT_PCM.v
../CU/src/CU.v
../CLOCK_GEN/src.CLOCK_GEN.v
../RF/src/RF.v
src/IN_REG.v
-v /classes/eeee720/maieee/lib/tsmc-0.18/verilog/tsmc18.v
+librescan
