{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523460083484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523460083491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 11:21:23 2018 " "Processing started: Wed Apr 11 11:21:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523460083491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460083491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460083491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523460084347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523460084347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112850 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/register_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460112850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112864 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460112864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file file2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 file2-SYN " "Found design unit 1: file2-SYN" {  } { { "file2.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/file2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112870 ""} { "Info" "ISGN_ENTITY_NAME" "1 file2 " "Found entity 1: file2" {  } { { "file2.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/file2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460112870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-Behavioral " "Found design unit 1: mips_control-Behavioral" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112877 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460112877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_register_file-arch " "Found design unit 1: mips_register_file-arch" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112886 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_register_file " "Found entity 1: mips_register_file" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460112886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_alu-arch " "Found design unit 1: mips_alu-arch" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112896 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523460112896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460112896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_control " "Elaborating entity \"mips_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523460113025 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl mips_control.vhd(20) " "VHDL Process Statement warning at mips_control.vhd(20): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523460113038 "|mips_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[0\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460113041 "|mips_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[1\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460113041 "|mips_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[2\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460113041 "|mips_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[3\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460113041 "|mips_control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControl\[0\]\$latch " "Latch ALUControl\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523460114112 ""}  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523460114112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControl\[1\]\$latch " "Latch ALUControl\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523460114112 ""}  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523460114112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControl\[2\]\$latch " "Latch ALUControl\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523460114112 ""}  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523460114112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControl\[3\]\$latch " "Latch ALUControl\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523460114112 ""}  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523460114112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemtoReg GND " "Pin \"MemtoReg\" is stuck at GND" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/7/old/Counter_Lab_7/mips_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523460114178 "|mips_control|MemtoReg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523460114178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523460114308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523460115111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523460115111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523460115399 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523460115399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523460115399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523460115399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523460115464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 11:21:55 2018 " "Processing ended: Wed Apr 11 11:21:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523460115464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523460115464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523460115464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523460115464 ""}
