{
	"author": ["Jochen Mades", "Manfred Glesner"],
	"booktitle": "Proceedings of the 39th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2002",
	"dblpkey": "conf/dac/MadesG02",
	"doi": "10.1145/513918.514056",
	"isbn": "1-58113-461-4",
	"pages": "548-551",
	"publisher": "ACM",
	"stemmed": ["regular", "of", "hierarch", "vhdl", "am", "model", "use", "bipartit", "graph"],
	"tag": ["graph", "modelling", "using"],
	"title": "Regularization of hierarchical VHDL-AMS models using bipartite graphs",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2002
}