Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Jan 20 05:01:24 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-331095297.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a200t
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   180 |
| Unused register locations in slices containing registers |   348 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             192 |           97 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |             719 |          318 |
| Yes          | No                    | No                     |             324 |          111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1969 |          762 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  sys_clk     | soc_netsoc_oled_spimaster_set_clk                                                             | soc_netsoc_oled_spi_pads_clk_i_1_n_0                 |                1 |              1 |
|  clk200_clk  |                                                                                               |                                                      |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                             | sys_rst                                              |                1 |              1 |
|  sys_clk     | soc_netsoc_oled_spi_pads_mosi                                                                 | sys_rst                                              |                1 |              1 |
|  sys_clk     | soc_netsoc_i_i_1_n_0                                                                          | sys_rst                                              |                1 |              1 |
|  eth_tx_clk  |                                                                                               | soc_ethphy_reset0                                    |                1 |              2 |
|  clk200_clk  |                                                                                               | vns_xilinxasyncresetsynchronizerimpl0                |                1 |              2 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                     | sys_rst                                              |                2 |              2 |
|  eth_rx_clk  |                                                                                               | soc_ethphy_reset0                                    |                1 |              2 |
|  sys_clk     |                                                                                               | vns_xilinxasyncresetsynchronizerimpl0                |                1 |              2 |
|  sys_clk     | vns_netsoc_csrbank4_gpio_out0_re                                                              | sys_rst                                              |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                             | sys_rst                                              |                1 |              4 |
|  sys_clk     |                                                                                               | vns_netsoc_interface6_bank_bus_dat_r[3]_i_1_n_0      |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_rx_bitcount[3]_i_2_n_0                                                    | soc_netsoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     |                                                                                               | soc_netsoc_oled_spi_pads_clk_i_1_n_0                 |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_do_read                                                               | sys_rst                                              |                1 |              4 |
|  sys_clk     | vns_multiplexer_next_state                                                                    | sys_rst                                              |                1 |              4 |
|  clk200_clk  | soc_netsoc_reset_counter[3]_i_1_n_0                                                           | clk200_rst                                           |                1 |              4 |
|  sys_clk     | soc_netsoc_sdram_counter[4]_i_2_n_0                                                           | soc_netsoc_sdram_counter[4]                          |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_wrport_we__0                                                          | sys_rst                                              |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_sink_ready1243_out                                                        | soc_netsoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_do_read                                                               | sys_rst                                              |                1 |              4 |
|  sys_clk     | soc_netsoc_sdram_time1[3]_i_1_n_0                                                             | sys_rst                                              |                2 |              4 |
|  sys_clk     | vns_netsoc_csrbank6_bitbang0_re                                                               | sys_rst                                              |                4 |              4 |
|  eth_tx_clk  | vns_clockdomainsrenamer0_state                                                                | soc_ethmac_tx_gap_inserter_sink_ready                |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine5_level_reg[0][0]                       | sys_rst                                              |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine4_level_reg[0][0]                       | sys_rst                                              |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine7_level_reg[0][0]                       | sys_rst                                              |                2 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine1_level_reg[0][0]                       | sys_rst                                              |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_level_reg[0][0]                       | sys_rst                                              |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine3_level_reg[0][0]                       | sys_rst                                              |                2 |              4 |
|  eth_rx_clk  | vns_clockdomainsrenamer1_state                                                                | p_38_in                                              |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine0_level_reg[0][0]                       | sys_rst                                              |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine6_level_reg[0][0]                       | sys_rst                                              |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                             | sys_rst                                              |                1 |              4 |
|  sys_clk     | soc_netsoc_sdram_time0[4]_i_1_n_0                                                             | sys_rst                                              |                3 |              5 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_level[4]_i_1_n_0                                                      | sys_rst                                              |                2 |              5 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_level[4]_i_1_n_0                                                      | sys_rst                                              |                1 |              5 |
|  sys_clk     | vns_netsoc_csrbank5_dfii_pi0_command0_re                                                      | sys_rst                                              |                4 |              6 |
|  sys_clk     | vns_netsoc_csrbank5_dfii_pi1_command0_re                                                      | sys_rst                                              |                5 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/dcache/SR[0]                |                4 |              6 |
|  sys_clk     | vns_netsoc_csrbank5_dfii_control0_re                                                          | sys_rst                                              |                4 |              6 |
|  sys_clk     | vns_netsoc_csrbank5_dfii_pi3_command0_re                                                      | sys_rst                                              |                3 |              6 |
|  sys_clk     | vns_netsoc_csrbank5_dfii_pi2_command0_re                                                      | sys_rst                                              |                4 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_address_storage_full[14]_i_1_n_0                              | sys_rst                                              |                5 |              7 |
|  sys_clk     | soc_netsoc_oled_spimaster_sr_mosi[7]                                                          | sys_rst                                              |                1 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_address_storage_full[14]_i_1_n_0                              | sys_rst                                              |                3 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_address_storage_full[14]_i_1_n_0                              | sys_rst                                              |                2 |              7 |
|  sys_clk     | soc_netsoc_info_dna_cnt[6]_i_1_n_0                                                            | sys_rst                                              |                2 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_address_storage_full[14]_i_1_n_0                              | sys_rst                                              |                2 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                              |                3 |              8 |
|  sys_clk     | soc_ethmac_reader_length_storage_full[7]_i_1_n_0                                              | sys_rst                                              |                3 |              8 |
|  sys_clk     | p_4_out[5]                                                                                    | sys_rst                                              |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                              |                2 |              8 |
|  sys_clk     | soc_netsoc_oled_spimaster_inc_cnt                                                             | soc_netsoc_oled_spimaster_cnt[7]_i_1_n_0             |                2 |              8 |
|  sys_clk     |                                                                                               | vns_netsoc_interface5_bank_bus_dat_r[7]_i_1_n_0      |                6 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                              |                6 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                              |                6 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                              |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                              |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                               | sys_rst                                              |                5 |              8 |
|  sys_clk     |                                                                                               | vns_netsoc_interface1_bank_bus_dat_r[7]_i_1_n_0      |                6 |              8 |
|  sys_clk     |                                                                                               | vns_netsoc_interface8_bank_bus_dat_r[7]_i_1_n_0      |                4 |              8 |
|  sys_clk     | soc_netsoc_i                                                                                  | sys_rst                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_rx_reg                                                                    | sys_rst                                              |                2 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[15]_i_1_n_0                                               | sys_rst                                              |                4 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_source_payload_data                                                       |                                                      |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                              |                7 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_storage_full[7]_i_1_n_0                                                   | sys_rst                                              |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                       | sys_rst                                              |                3 |              8 |
|  sys_clk     |                                                                                               | vns_netsoc_interface4_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sr_reg[31][0]                                            | sys_rst                                              |                3 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                         | sys_rst                                              |                3 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                | sys_rst                                              |                4 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[23]_i_1_n_0                                               | sys_rst                                              |                2 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_storage_full[15]_i_1_n_0                                                  | sys_rst                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_storage_full[31]_i_1_n_0                                                  | sys_rst                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_storage_full[23]_i_1_n_0                                                  | sys_rst                                              |                3 |              8 |
|  sys_clk     | vns_netsoc_csrbank4_spi_length0_re                                                            | sys_rst                                              |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                              |                5 |              8 |
|  sys_clk     | p_4_out[27]                                                                                   | sys_rst                                              |                2 |              8 |
|  sys_clk     | p_4_out[11]                                                                                   | sys_rst                                              |                2 |              8 |
|  sys_clk     | p_4_out[21]                                                                                   | sys_rst                                              |                3 |              8 |
|  sys_clk     |                                                                                               | vns_netsoc_interface3_bank_bus_dat_r[7]_i_1_n_0      |                6 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                              |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                               | sys_rst                                              |                6 |              8 |
|  sys_clk     |                                                                                               | vns_netsoc_interface7_bank_bus_dat_r[7]_i_1_n_0      |                6 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[7]_i_1_n_0                                                | sys_rst                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                              |                5 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                               | sys_rst                                              |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                              |                6 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                         | sys_rst                                              |                2 |              8 |
|  sys_clk     | soc_netsoc_bridge_length_ce                                                                   |                                                      |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                               | sys_rst                                              |                5 |              8 |
|  sys_clk     | vns_netsoc_csrbank4_spi_mosi0_re                                                              | sys_rst                                              |                1 |              8 |
|  sys_clk     |                                                                                               | vns_netsoc_interface9_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  sys_clk     | soc_netsoc_bridge_cmd_ce                                                                      |                                                      |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                | sys_rst                                              |                6 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                               | sys_rst                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                               | sys_rst                                              |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                               | sys_rst                                              |                2 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[31]_i_1_n_0                                               | sys_rst                                              |                3 |              8 |
|  eth_rx_clk  |                                                                                               | soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0 |                3 |              9 |
|  sys_clk     | soc_ethphy_counter_ce                                                                         | sys_rst                                              |                4 |              9 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    |                                                      |                6 |             10 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            |                                                      |                4 |             10 |
|  sys_clk     |                                                                                               | soc_netsoc_sdram_count[9]_i_1_n_0                    |                3 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                              |                                                      |                3 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                             |                                                      |                3 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                             |                                                      |                4 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                             |                                                      |                3 |             10 |
|  sys_clk     | soc_netsoc_info_vccbram_status                                                                | sys_rst                                              |                7 |             12 |
|  sys_clk     | soc_netsoc_info_vccaux_status                                                                 | sys_rst                                              |                6 |             12 |
|  sys_clk     | soc_netsoc_info_temperature_status                                                            | sys_rst                                              |                7 |             12 |
|  sys_clk     | soc_netsoc_info_vccint_status                                                                 | sys_rst                                              |                7 |             12 |
|  sys_clk     | soc_netsoc_sr[23]_i_1_n_0                                                                     | sys_rst                                              |                5 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_openrow                                                         |                                                      |                5 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_openrow                                                         |                                                      |                5 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_openrow                                                         |                                                      |                4 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_openrow                                                         |                                                      |                4 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_openrow                                                         |                                                      |                6 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_openrow                                                         |                                                      |                5 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_openrow                                                         |                                                      |                4 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_openrow                                                         |                                                      |                6 |             15 |
|  eth_tx_clk  | soc_ethmac_padding_inserter_counter_ce                                                        | soc_ethmac_padding_inserter_counter[14]              |                4 |             15 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_wrport_we                                                             |                                                      |                2 |             16 |
|  eth_rx_clk  | storage_10_reg_0_7_0_5_i_1_n_0                                                                |                                                      |                2 |             16 |
|  sys_clk     | storage_14_reg_0_1_0_5_i_1_n_0                                                                |                                                      |                2 |             16 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                             |                                                      |                2 |             16 |
|  sys_clk     | soc_ethmac_reader_counter_ce                                                                  | soc_ethmac_reader_counter[10]_i_1_n_0                |                6 |             18 |
|  sys_clk     |                                                                                               | soc_netsoc_sdram_dfi_p1_address[14]_i_1_n_0          |                8 |             18 |
|  sys_clk     |                                                                                               | soc_netsoc_sdram_dfi_p2_address[14]_i_1_n_0          |               11 |             18 |
|  eth_tx_clk  |                                                                                               | eth_tx_rst                                           |                9 |             21 |
|  eth_rx_clk  |                                                                                               | eth_rx_rst                                           |                9 |             21 |
|  eth_tx_clk  |                                                                                               |                                                      |                9 |             22 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9][0]                                                 | sys_rst                                              |               14 |             23 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nreads                                                             | soc_netsoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  sys_clk     | sel                                                                                           | soc_netsoc_bridge_count[0]_i_1_n_0                   |                6 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                 | soc_netsoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_0                                    |                                                      |               15 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[30]                                              | sys_rst                                              |               18 |             28 |
|  eth_rx_clk  |                                                                                               |                                                      |               12 |             29 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0                                |                                                      |                8 |             30 |
|  sys_clk     | soc_netsoc_bridge_address_ce                                                                  |                                                      |                9 |             30 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                    | sys_rst                                              |               11 |             30 |
|  sys_clk     |                                                                                               | soc_netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             31 |
|  sys_clk     | lm32_cpu/instruction_unit/wb_load_complete                                                    | sys_rst                                              |               11 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_openrow_reg[11]                       |                                                      |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine0_openrow_reg[11]                       |                                                      |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine5_openrow_reg[11]                       |                                                      |                4 |             32 |
|  sys_clk     | soc_netsoc_netsoc_update_value_re                                                             | sys_rst                                              |               10 |             32 |
|  eth_rx_clk  | soc_ethmac_crc32_checker_crc_ce                                                               | soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0 |               12 |             32 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                      | sys_rst                                              |               10 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine7_openrow_reg[11]                       |                                                      |                4 |             32 |
|  eth_tx_clk  | soc_ethmac_crc32_inserter_ce                                                                  | soc_ethmac_crc32_inserter_reg                        |               10 |             32 |
|  sys_clk     |                                                                                               | soc_netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_bridge_data_reg[0][0]                                    |                                                      |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                | sys_rst                                              |               13 |             32 |
|  sys_clk     | soc_ethmac_writer_counter_ce                                                                  | soc_ethmac_writer_counter[0]_i_1_n_0                 |                8 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine4_openrow_reg[11]                       |                                                      |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data[31]_i_1_n_0                                      | sys_rst                                              |               13 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_sel_o_reg[1]                                                | sys_rst                                              |               14 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/b_reg[31][0]                                                        | sys_rst                                              |               12 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine3_openrow_reg[11]                       |                                                      |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine1_openrow_reg[11]                       |                                                      |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine6_openrow_reg[11]                       |                                                      |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                                 | sys_rst                                              |               24 |             32 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_period                                                             | sys_rst                                              |               16 |             48 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_update_re                                                          | sys_rst                                              |               15 |             48 |
|  sys_clk     | soc_ethmac_writer_fifo_wrport_we__0                                                           |                                                      |                6 |             48 |
|  sys_clk     | soc_netsoc_info_dna_status                                                                    | sys_rst                                              |               17 |             57 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                      | sys_rst                                              |               25 |             70 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    | sys_rst                                              |               30 |             92 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                          |                                                      |               12 |             96 |
|  sys_clk     | soc_netsoc_sdram_inti_p0_rddata_valid                                                         | sys_rst                                              |               46 |            128 |
|  sys_clk     |                                                                                               |                                                      |               77 |            142 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | sys_rst                                              |               65 |            161 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            | sys_rst                                              |               74 |            221 |
|  sys_clk     |                                                                                               | sys_rst                                              |              222 |            495 |
+--------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     5 |
| 4      |                    25 |
| 5      |                     3 |
| 6      |                     6 |
| 7      |                     6 |
| 8      |                    53 |
| 9      |                     2 |
| 10     |                     7 |
| 12     |                     4 |
| 14     |                     1 |
| 15     |                     9 |
| 16+    |                    54 |
+--------+-----------------------+


