<stg><name>pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1</name>


<trans_list>

<trans id="144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %a_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_30 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %icmp_ln854 = icmp_eq  i7 %i_30, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln854"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:4 %add_ln854 = add i7 %i_30, i7 1

]]></Node>
<StgValue><ssdm name="add_ln854"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln854 = br i1 %icmp_ln854, void %for.inc.i.split, void %pqcrystals_dilithium2_ref_polyz_unpack.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="7">
<![CDATA[
for.inc.i.split:0 %i_62_cast1 = zext i7 %i_30

]]></Node>
<StgValue><ssdm name="i_62_cast1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
for.inc.i.split:2 %trunc_ln855 = trunc i7 %i_30

]]></Node>
<StgValue><ssdm name="trunc_ln855"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc.i.split:3 %shl_ln855_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln855, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln855_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i.split:4 %zext_ln855 = zext i9 %shl_ln855_1

]]></Node>
<StgValue><ssdm name="zext_ln855"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:5 %add_ln855 = add i10 %zext_ln855, i10 %i_62_cast1

]]></Node>
<StgValue><ssdm name="add_ln855"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:6 %zext_ln855_1 = zext i10 %add_ln855

]]></Node>
<StgValue><ssdm name="zext_ln855_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln855_1

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:8 %buf_load = load i10 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:13 %add_ln856 = add i10 %add_ln855, i10 1

]]></Node>
<StgValue><ssdm name="add_ln856"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:14 %zext_ln856 = zext i10 %add_ln856

]]></Node>
<StgValue><ssdm name="zext_ln856"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:15 %buf_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln856

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:16 %buf_load_1 = load i10 %buf_addr_1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:97 %store_ln854 = store i7 %add_ln854, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln854"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyz_unpack.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:8 %buf_load = load i10 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:16 %buf_load_1 = load i10 %buf_addr_1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:17 %add_ln857 = add i10 %add_ln855, i10 2

]]></Node>
<StgValue><ssdm name="add_ln857"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:18 %zext_ln857 = zext i10 %add_ln857

]]></Node>
<StgValue><ssdm name="zext_ln857"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:19 %buf_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln857

]]></Node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:20 %buf_load_2 = load i10 %buf_addr_2

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:30 %add_ln861 = add i10 %add_ln855, i10 3

]]></Node>
<StgValue><ssdm name="add_ln861"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:31 %zext_ln861 = zext i10 %add_ln861

]]></Node>
<StgValue><ssdm name="zext_ln861"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:32 %buf_addr_3 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln861

]]></Node>
<StgValue><ssdm name="buf_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:33 %buf_load_3 = load i10 %buf_addr_3

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="6" op_3_bw="2">
<![CDATA[
for.inc.i.split:10 %tmp_387 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i6.i2, i2 %a_offset_read, i6 %trunc_ln855, i2 0

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:11 %zext_ln855_2 = zext i10 %tmp_387

]]></Node>
<StgValue><ssdm name="zext_ln855_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:12 %a_addr = getelementptr i19 %a, i64 0, i64 %zext_ln855_2

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:20 %buf_load_2 = load i10 %buf_addr_2

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="8">
<![CDATA[
for.inc.i.split:21 %trunc_ln858 = trunc i8 %buf_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln858"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.inc.i.split:22 %tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i8.i8, i2 %trunc_ln858, i8 %buf_load_1, i8 %buf_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="18">
<![CDATA[
for.inc.i.split:23 %zext_ln860 = zext i18 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln860"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:33 %buf_load_3 = load i10 %buf_addr_3

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:35 %add_ln862 = add i10 %add_ln855, i10 4

]]></Node>
<StgValue><ssdm name="add_ln862"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:36 %zext_ln862 = zext i10 %add_ln862

]]></Node>
<StgValue><ssdm name="zext_ln862"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:37 %buf_addr_4 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln862

]]></Node>
<StgValue><ssdm name="buf_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:38 %buf_load_4 = load i10 %buf_addr_4

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:52 %add_ln866 = add i10 %add_ln855, i10 5

]]></Node>
<StgValue><ssdm name="add_ln866"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:53 %zext_ln866 = zext i10 %add_ln866

]]></Node>
<StgValue><ssdm name="zext_ln866"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:54 %buf_addr_5 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln866

]]></Node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:55 %buf_load_5 = load i10 %buf_addr_5

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i.split:89 %sub_ln875 = sub i19 131072, i19 %zext_ln860

]]></Node>
<StgValue><ssdm name="sub_ln875"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
for.inc.i.split:90 %store_ln875 = store i19 %sub_ln875, i10 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.i.split:9 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln855, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:24 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %buf_load_2, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i.split:25 %zext_ln860_1 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln860_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:26 %or_ln860 = or i8 %shl_ln, i8 1

]]></Node>
<StgValue><ssdm name="or_ln860"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
for.inc.i.split:27 %tmp_388 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %a_offset_read, i8 %or_ln860

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:28 %zext_ln860_2 = zext i10 %tmp_388

]]></Node>
<StgValue><ssdm name="zext_ln860_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:29 %a_addr_1 = getelementptr i19 %a, i64 0, i64 %zext_ln860_2

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="8">
<![CDATA[
for.inc.i.split:34 %trunc_ln861 = trunc i8 %buf_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln861"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:38 %buf_load_4 = load i10 %buf_addr_4

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="8">
<![CDATA[
for.inc.i.split:39 %trunc_ln863 = trunc i8 %buf_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln863"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc.i.split:40 %tmp_389 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln860_1

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc.i.split:41 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln861, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:42 %or_ln863 = or i9 %tmp, i9 %tmp_389

]]></Node>
<StgValue><ssdm name="or_ln863"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:43 %tmp_421 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %buf_load_3, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="5" op_3_bw="9">
<![CDATA[
for.inc.i.split:44 %or_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i5.i9, i4 %trunc_ln863, i5 %tmp_421, i9 %or_ln863

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="18">
<![CDATA[
for.inc.i.split:45 %zext_ln865 = zext i18 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln865"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:55 %buf_load_5 = load i10 %buf_addr_5

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:57 %add_ln867 = add i10 %add_ln855, i10 6

]]></Node>
<StgValue><ssdm name="add_ln867"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:58 %zext_ln867 = zext i10 %add_ln867

]]></Node>
<StgValue><ssdm name="zext_ln867"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:59 %buf_addr_6 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln867

]]></Node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:60 %buf_load_6 = load i10 %buf_addr_6

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:74 %add_ln871 = add i10 %add_ln855, i10 7

]]></Node>
<StgValue><ssdm name="add_ln871"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:75 %zext_ln871 = zext i10 %add_ln871

]]></Node>
<StgValue><ssdm name="zext_ln871"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:76 %buf_addr_7 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln871

]]></Node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:77 %buf_load_7 = load i10 %buf_addr_7

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i.split:91 %sub_ln876 = sub i19 131072, i19 %zext_ln865

]]></Node>
<StgValue><ssdm name="sub_ln876"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
for.inc.i.split:92 %store_ln876 = store i19 %sub_ln876, i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln876"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:46 %lshr_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %buf_load_4, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
for.inc.i.split:47 %zext_ln865_1 = zext i4 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln865_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:48 %or_ln865 = or i8 %shl_ln, i8 2

]]></Node>
<StgValue><ssdm name="or_ln865"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
for.inc.i.split:49 %tmp_390 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %a_offset_read, i8 %or_ln865

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:50 %zext_ln865_2 = zext i10 %tmp_390

]]></Node>
<StgValue><ssdm name="zext_ln865_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:51 %a_addr_2 = getelementptr i19 %a, i64 0, i64 %zext_ln865_2

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="8">
<![CDATA[
for.inc.i.split:56 %trunc_ln866 = trunc i8 %buf_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln866"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:60 %buf_load_6 = load i10 %buf_addr_6

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="8">
<![CDATA[
for.inc.i.split:61 %trunc_ln868 = trunc i8 %buf_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln868"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc.i.split:62 %tmp_391 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln865_1

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc.i.split:63 %tmp_422 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln866, i4 0

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:64 %or_ln868 = or i9 %tmp_422, i9 %tmp_391

]]></Node>
<StgValue><ssdm name="or_ln868"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:65 %tmp_423 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %buf_load_5, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="3" op_3_bw="9">
<![CDATA[
for.inc.i.split:66 %or_ln8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i3.i9, i6 %trunc_ln868, i3 %tmp_423, i9 %or_ln868

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="18">
<![CDATA[
for.inc.i.split:67 %zext_ln870 = zext i18 %or_ln8

]]></Node>
<StgValue><ssdm name="zext_ln870"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:77 %buf_load_7 = load i10 %buf_addr_7

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:79 %add_ln872 = add i10 %add_ln855, i10 8

]]></Node>
<StgValue><ssdm name="add_ln872"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:80 %zext_ln872 = zext i10 %add_ln872

]]></Node>
<StgValue><ssdm name="zext_ln872"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:81 %buf_addr_8 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln872

]]></Node>
<StgValue><ssdm name="buf_addr_8"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:82 %buf_load_8 = load i10 %buf_addr_8

]]></Node>
<StgValue><ssdm name="buf_load_8"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i.split:93 %sub_ln877 = sub i19 131072, i19 %zext_ln870

]]></Node>
<StgValue><ssdm name="sub_ln877"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
for.inc.i.split:94 %store_ln877 = store i19 %sub_ln877, i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="store_ln877"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln850"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:68 %lshr_ln8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %buf_load_6, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="2">
<![CDATA[
for.inc.i.split:69 %zext_ln870_1 = zext i2 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln870_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:70 %or_ln870 = or i8 %shl_ln, i8 3

]]></Node>
<StgValue><ssdm name="or_ln870"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
for.inc.i.split:71 %tmp_392 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %a_offset_read, i8 %or_ln870

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:72 %zext_ln870_2 = zext i10 %tmp_392

]]></Node>
<StgValue><ssdm name="zext_ln870_2"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:73 %a_addr_3 = getelementptr i19 %a, i64 0, i64 %zext_ln870_2

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8">
<![CDATA[
for.inc.i.split:78 %trunc_ln871 = trunc i8 %buf_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln871"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i.split:82 %buf_load_8 = load i10 %buf_addr_8

]]></Node>
<StgValue><ssdm name="buf_load_8"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc.i.split:83 %tmp_393 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln870_1

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.i.split:84 %tmp_424 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln871, i2 0

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:85 %or_ln872 = or i9 %tmp_424, i9 %tmp_393

]]></Node>
<StgValue><ssdm name="or_ln872"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.i.split:86 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %buf_load_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="1" op_3_bw="9">
<![CDATA[
for.inc.i.split:87 %or_ln9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i1.i9, i8 %buf_load_8, i1 %tmp_425, i9 %or_ln872

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="18">
<![CDATA[
for.inc.i.split:88 %zext_ln875 = zext i18 %or_ln9

]]></Node>
<StgValue><ssdm name="zext_ln875"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i.split:95 %sub_ln878 = sub i19 131072, i19 %zext_ln875

]]></Node>
<StgValue><ssdm name="sub_ln878"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
for.inc.i.split:96 %store_ln878 = store i19 %sub_ln878, i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="store_ln878"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:98 %br_ln854 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
