L 1 "..\drivers\wav.c"
N//*****************************************************************************
N//
N// wav.c - Functions allowing playback of wav audio files.
N//
N// Copyright (c) 2011-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N// Texas Instruments (TI) is supplying this software for use solely and
N// exclusively on TI's microcontroller products. The software is owned by
N// TI and/or its suppliers, and is protected under applicable copyright
N// laws. You may not combine this software with "viral" open-source
N// software in order to form a larger program.
N// 
N// THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
N// NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
N// NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
N// CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
N// DAMAGES, FOR ANY REASON WHATSOEVER.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N#include "inc/hw_memmap.h"
L 1 "..\..\..\inc/hw_memmap.h" 1
N//*****************************************************************************
N//
N// hw_memmap.h - Macros defining the memory map of Stellaris.
N//
N// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_MEMMAP_H__
N#define __HW_MEMMAP_H__
N
N//*****************************************************************************
N//
N// The following are defines for the base address of the memories and
N// peripherals.
N//
N//*****************************************************************************
N#define FLASH_BASE              0x00000000  // FLASH memory
N#define SRAM_BASE               0x20000000  // SRAM memory
N#define WATCHDOG0_BASE          0x40000000  // Watchdog0
N#define WATCHDOG1_BASE          0x40001000  // Watchdog1
N#define GPIO_PORTA_BASE         0x40004000  // GPIO Port A
N#define GPIO_PORTB_BASE         0x40005000  // GPIO Port B
N#define GPIO_PORTC_BASE         0x40006000  // GPIO Port C
N#define GPIO_PORTD_BASE         0x40007000  // GPIO Port D
N#define SSI0_BASE               0x40008000  // SSI0
N#define SSI1_BASE               0x40009000  // SSI1
N#define SSI2_BASE               0x4000A000  // SSI2
N#define SSI3_BASE               0x4000B000  // SSI3
N#define UART0_BASE              0x4000C000  // UART0
N#define UART1_BASE              0x4000D000  // UART1
N#define UART2_BASE              0x4000E000  // UART2
N#define UART3_BASE              0x4000F000  // UART3
N#define UART4_BASE              0x40010000  // UART4
N#define UART5_BASE              0x40011000  // UART5
N#define UART6_BASE              0x40012000  // UART6
N#define UART7_BASE              0x40013000  // UART7
N#define I2C0_MASTER_BASE        0x40020000  // I2C0 Master
N#define I2C0_SLAVE_BASE         0x40020800  // I2C0 Slave
N#define I2C1_MASTER_BASE        0x40021000  // I2C1 Master
N#define I2C1_SLAVE_BASE         0x40021800  // I2C1 Slave
N#define I2C2_MASTER_BASE        0x40022000  // I2C2 Master
N#define I2C2_SLAVE_BASE         0x40022800  // I2C2 Slave
N#define I2C3_MASTER_BASE        0x40023000  // I2C3 Master
N#define I2C3_SLAVE_BASE         0x40023800  // I2C3 Slave
N#define GPIO_PORTE_BASE         0x40024000  // GPIO Port E
N#define GPIO_PORTF_BASE         0x40025000  // GPIO Port F
N#define GPIO_PORTG_BASE         0x40026000  // GPIO Port G
N#define GPIO_PORTH_BASE         0x40027000  // GPIO Port H
N#define PWM0_BASE               0x40028000  // Pulse Width Modulator (PWM)
N#define PWM1_BASE               0x40029000  // Pulse Width Modulator (PWM)
N#define QEI0_BASE               0x4002C000  // QEI0
N#define QEI1_BASE               0x4002D000  // QEI1
N#define TIMER0_BASE             0x40030000  // Timer0
N#define TIMER1_BASE             0x40031000  // Timer1
N#define TIMER2_BASE             0x40032000  // Timer2
N#define TIMER3_BASE             0x40033000  // Timer3
N#define TIMER4_BASE             0x40034000  // Timer4
N#define TIMER5_BASE             0x40035000  // Timer5
N#define WTIMER0_BASE            0x40036000  // Wide Timer0
N#define WTIMER1_BASE            0x40037000  // Wide Timer1
N#define ADC0_BASE               0x40038000  // ADC0
N#define ADC1_BASE               0x40039000  // ADC1
N#define COMP_BASE               0x4003C000  // Analog comparators
N#define GPIO_PORTJ_BASE         0x4003D000  // GPIO Port J
N#define CAN0_BASE               0x40040000  // CAN0
N#define CAN1_BASE               0x40041000  // CAN1
N#define CAN2_BASE               0x40042000  // CAN2
N#define ETH_BASE                0x40048000  // Ethernet
N#define MAC_BASE                0x40048000  // Ethernet
N#define WTIMER2_BASE            0x4004C000  // Wide Timer2
N#define WTIMER3_BASE            0x4004D000  // Wide Timer3
N#define WTIMER4_BASE            0x4004E000  // Wide Timer4
N#define WTIMER5_BASE            0x4004F000  // Wide Timer5
N#define USB0_BASE               0x40050000  // USB 0 Controller
N#define I2S0_BASE               0x40054000  // I2S0
N#define GPIO_PORTA_AHB_BASE     0x40058000  // GPIO Port A (high speed)
N#define GPIO_PORTB_AHB_BASE     0x40059000  // GPIO Port B (high speed)
N#define GPIO_PORTC_AHB_BASE     0x4005A000  // GPIO Port C (high speed)
N#define GPIO_PORTD_AHB_BASE     0x4005B000  // GPIO Port D (high speed)
N#define GPIO_PORTE_AHB_BASE     0x4005C000  // GPIO Port E (high speed)
N#define GPIO_PORTF_AHB_BASE     0x4005D000  // GPIO Port F (high speed)
N#define GPIO_PORTG_AHB_BASE     0x4005E000  // GPIO Port G (high speed)
N#define GPIO_PORTH_AHB_BASE     0x4005F000  // GPIO Port H (high speed)
N#define GPIO_PORTJ_AHB_BASE     0x40060000  // GPIO Port J (high speed)
N#define GPIO_PORTK_BASE         0x40061000  // GPIO Port K
N#define GPIO_PORTL_BASE         0x40062000  // GPIO Port L
N#define GPIO_PORTM_BASE         0x40063000  // GPIO Port M
N#define GPIO_PORTN_BASE         0x40064000  // GPIO Port N
N#define GPIO_PORTP_BASE         0x40065000  // GPIO Port P
N#define GPIO_PORTQ_BASE         0x40066000  // GPIO Port Q
N#define LPC0_BASE               0x40080000  // Low Pin Count Interface (LPC)
N#define FAN0_BASE               0x40084000  // Fan Control (FAN)
N#define EEPROM_BASE             0x400AF000  // EEPROM memory
N#define PECI0_BASE              0x400B0000  // Platform Environment Control
N                                            // Interface (PECI)
N#define I2C4_MASTER_BASE        0x400C0000  // I2C4 Master
N#define I2C4_SLAVE_BASE         0x400C0800  // I2C4 Slave
N#define I2C5_MASTER_BASE        0x400C1000  // I2C5 Master
N#define I2C5_SLAVE_BASE         0x400C1800  // I2C5 Slave
N#define EPI0_BASE               0x400D0000  // EPI0
N#define SYSEXC_BASE             0x400F9000  // System Exception Module
N#define HIB_BASE                0x400FC000  // Hibernation Module
N#define FLASH_CTRL_BASE         0x400FD000  // FLASH Controller
N#define SYSCTL_BASE             0x400FE000  // System Control
N#define UDMA_BASE               0x400FF000  // uDMA Controller
N#define ITM_BASE                0xE0000000  // Instrumentation Trace Macrocell
N#define DWT_BASE                0xE0001000  // Data Watchpoint and Trace
N#define FPB_BASE                0xE0002000  // FLASH Patch and Breakpoint
N#define NVIC_BASE               0xE000E000  // Nested Vectored Interrupt Ctrl
N#define TPIU_BASE               0xE0040000  // Trace Port Interface Unit
N
N//*****************************************************************************
N//
N// The following definitions are deprecated.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the base address of the memories
N// and peripherals.
N//
N//*****************************************************************************
N#define WATCHDOG_BASE           0x40000000  // Watchdog
N#define SSI_BASE                0x40008000  // SSI
N#define I2C_MASTER_BASE         0x40020000  // I2C Master
N#define I2C_SLAVE_BASE          0x40020800  // I2C Slave
N#define PWM_BASE                0x40028000  // PWM
N#define QEI_BASE                0x4002C000  // QEI
N#define ADC_BASE                0x40038000  // ADC
N
N#endif
N
N#endif // __HW_MEMMAP_H__
L 25 "..\drivers\wav.c" 2
N#include "inc/hw_types.h"
L 1 "..\..\..\inc/hw_types.h" 1
N//*****************************************************************************
N//
N// hw_types.h - Common types and macros.
N//
N// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_TYPES_H__
N#define __HW_TYPES_H__
N
N//*****************************************************************************
N//
N// Define a boolean type, and values for true and false.
N//
N//*****************************************************************************
Ntypedef unsigned char tBoolean;
N
N#ifndef true
N#define true 1
N#endif
N
N#ifndef false
N#define false 0
N#endif
N
N//*****************************************************************************
N//
N// Macros for hardware access, both direct and via the bit-band region.
N//
N//*****************************************************************************
N#define HWREG(x)                                                              \
N        (*((volatile unsigned long *)(x)))
X#define HWREG(x)                                                                      (*((volatile unsigned long *)(x)))
N#define HWREGH(x)                                                             \
N        (*((volatile unsigned short *)(x)))
X#define HWREGH(x)                                                                     (*((volatile unsigned short *)(x)))
N#define HWREGB(x)                                                             \
N        (*((volatile unsigned char *)(x)))
X#define HWREGB(x)                                                                     (*((volatile unsigned char *)(x)))
N#define HWREGBITW(x, b)                                                       \
N        HWREG(((unsigned long)(x) & 0xF0000000) | 0x02000000 |                \
N              (((unsigned long)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITW(x, b)                                                               HWREG(((unsigned long)(x) & 0xF0000000) | 0x02000000 |                              (((unsigned long)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N#define HWREGBITH(x, b)                                                       \
N        HWREGH(((unsigned long)(x) & 0xF0000000) | 0x02000000 |               \
N               (((unsigned long)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITH(x, b)                                                               HWREGH(((unsigned long)(x) & 0xF0000000) | 0x02000000 |                              (((unsigned long)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N#define HWREGBITB(x, b)                                                       \
N        HWREGB(((unsigned long)(x) & 0xF0000000) | 0x02000000 |               \
N               (((unsigned long)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITB(x, b)                                                               HWREGB(((unsigned long)(x) & 0xF0000000) | 0x02000000 |                              (((unsigned long)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N
N//*****************************************************************************
N//
N// Helper Macros for determining silicon revisions, etc.
N//
N// These macros will be used by Driverlib at "run-time" to create necessary
N// conditional code blocks that will allow a single version of the Driverlib
N// "binary" code to support multiple(all) Stellaris silicon revisions.
N//
N// It is expected that these macros will be used inside of a standard 'C'
N// conditional block of code, e.g.
N//
N//     if(CLASS_IS_SANDSTORM)
N//     {
N//         do some Sandstorm-class specific code here.
N//     }
N//
N// By default, these macros will be defined as run-time checks of the
N// appropriate register(s) to allow creation of run-time conditional code
N// blocks for a common DriverLib across the entire Stellaris family.
N//
N// However, if code-space optimization is required, these macros can be "hard-
N// coded" for a specific version of Stellaris silicon.  Many compilers will
N// then detect the "hard-coded" conditionals, and appropriately optimize the
N// code blocks, eliminating any "unreachable" code.  This would result in
N// a smaller Driverlib, thus producing a smaller final application size, but
N// at the cost of limiting the Driverlib binary to a specific Stellaris
N// silicon revision.
N//
N//*****************************************************************************
N#ifndef CLASS_IS_SANDSTORM
N#define CLASS_IS_SANDSTORM                                                    \
N        (((HWREG(SYSCTL_DID0) & SYSCTL_DID0_VER_M) == SYSCTL_DID0_VER_0) ||   \
N         ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_SANDSTORM)))
X#define CLASS_IS_SANDSTORM                                                            (((HWREG(SYSCTL_DID0) & SYSCTL_DID0_VER_M) == SYSCTL_DID0_VER_0) ||            ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==           (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_SANDSTORM)))
N#endif
N
N#ifndef CLASS_IS_FURY
N#define CLASS_IS_FURY                                                        \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_FURY))
X#define CLASS_IS_FURY                                                                ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_FURY))
N#endif
N
N#ifndef CLASS_IS_DUSTDEVIL
N#define CLASS_IS_DUSTDEVIL                                                   \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_DUSTDEVIL))
X#define CLASS_IS_DUSTDEVIL                                                           ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_DUSTDEVIL))
N#endif
N
N#ifndef CLASS_IS_TEMPEST
N#define CLASS_IS_TEMPEST                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TEMPEST))
X#define CLASS_IS_TEMPEST                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TEMPEST))
N#endif
N
N#ifndef CLASS_IS_FIRESTORM
N#define CLASS_IS_FIRESTORM                                                   \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_FIRESTORM))
X#define CLASS_IS_FIRESTORM                                                           ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_FIRESTORM))
N#endif
N
N#ifndef CLASS_IS_BLIZZARD
N#define CLASS_IS_BLIZZARD                                                    \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_BLIZZARD))
X#define CLASS_IS_BLIZZARD                                                            ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_BLIZZARD))
N#endif
N
N#ifndef REVISION_IS_A0
N#define REVISION_IS_A0                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_A0                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_A1
N#define REVISION_IS_A1                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_A1                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_A2
N#define REVISION_IS_A2                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_2))
X#define REVISION_IS_A2                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_2))
N#endif
N
N#ifndef REVISION_IS_B0
N#define REVISION_IS_B0                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_B0                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_B1
N#define REVISION_IS_B1                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_1))
X#define REVISION_IS_B1                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_1))
N#endif
N
N#ifndef REVISION_IS_C0
N#define REVISION_IS_C0                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_C0                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_C1
N#define REVISION_IS_C1                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_1))
X#define REVISION_IS_C1                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_1))
N#endif
N
N#ifndef REVISION_IS_C2
N#define REVISION_IS_C2                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_2))
X#define REVISION_IS_C2                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_2))
N#endif
N
N#ifndef REVISION_IS_C3
N#define REVISION_IS_C3                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_3))
X#define REVISION_IS_C3                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_3))
N#endif
N
N#ifndef REVISION_IS_C5
N#define REVISION_IS_C5                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_5))
X#define REVISION_IS_C5                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVC | SYSCTL_DID0_MIN_5))
N#endif
N
N//*****************************************************************************
N//
N// Deprecated silicon class and revision detection macros.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N#define DEVICE_IS_SANDSTORM     CLASS_IS_SANDSTORM
N#define DEVICE_IS_FURY          CLASS_IS_FURY
N#define DEVICE_IS_REVA2         REVISION_IS_A2
N#define DEVICE_IS_REVC1         REVISION_IS_C1
N#define DEVICE_IS_REVC2         REVISION_IS_C2
N#endif
N
N#endif // __HW_TYPES_H__
L 26 "..\drivers\wav.c" 2
N#include "inc/hw_sysctl.h"
L 1 "..\..\..\inc/hw_sysctl.h" 1
N//*****************************************************************************
N//
N// hw_sysctl.h - Macros used when accessing the system control hardware.
N//
N// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_SYSCTL_H__
N#define __HW_SYSCTL_H__
N
N//*****************************************************************************
N//
N// The following are defines for the System Control register addresses.
N//
N//*****************************************************************************
N#define SYSCTL_DID0             0x400FE000  // Device Identification 0
N#define SYSCTL_DID1             0x400FE004  // Device Identification 1
N#define SYSCTL_DC0              0x400FE008  // Device Capabilities 0
N#define SYSCTL_DC1              0x400FE010  // Device Capabilities 1
N#define SYSCTL_DC2              0x400FE014  // Device Capabilities 2
N#define SYSCTL_DC3              0x400FE018  // Device Capabilities 3
N#define SYSCTL_DC4              0x400FE01C  // Device Capabilities 4
N#define SYSCTL_DC5              0x400FE020  // Device Capabilities 5
N#define SYSCTL_DC6              0x400FE024  // Device Capabilities 6
N#define SYSCTL_DC7              0x400FE028  // Device Capabilities 7
N#define SYSCTL_DC8              0x400FE02C  // Device Capabilities 8 ADC
N                                            // Channels
N#define SYSCTL_PBORCTL          0x400FE030  // Brown-Out Reset Control
N#define SYSCTL_LDOPCTL          0x400FE034  // LDO Power Control
N#define SYSCTL_SRCR0            0x400FE040  // Software Reset Control 0
N#define SYSCTL_SRCR1            0x400FE044  // Software Reset Control 1
N#define SYSCTL_SRCR2            0x400FE048  // Software Reset Control 2
N#define SYSCTL_RIS              0x400FE050  // Raw Interrupt Status
N#define SYSCTL_IMC              0x400FE054  // Interrupt Mask Control
N#define SYSCTL_MISC             0x400FE058  // Masked Interrupt Status and
N                                            // Clear
N#define SYSCTL_RESC             0x400FE05C  // Reset Cause
N#define SYSCTL_RCC              0x400FE060  // Run-Mode Clock Configuration
N#define SYSCTL_PLLCFG           0x400FE064  // XTAL to PLL Translation
N#define SYSCTL_GPIOHBCTL        0x400FE06C  // GPIO High-Performance Bus
N                                            // Control
N#define SYSCTL_RCC2             0x400FE070  // Run-Mode Clock Configuration 2
N#define SYSCTL_MOSCCTL          0x400FE07C  // Main Oscillator Control
N#define SYSCTL_RCGC0            0x400FE100  // Run Mode Clock Gating Control
N                                            // Register 0
N#define SYSCTL_RCGC1            0x400FE104  // Run Mode Clock Gating Control
N                                            // Register 1
N#define SYSCTL_RCGC2            0x400FE108  // Run Mode Clock Gating Control
N                                            // Register 2
N#define SYSCTL_SCGC0            0x400FE110  // Sleep Mode Clock Gating Control
N                                            // Register 0
N#define SYSCTL_SCGC1            0x400FE114  // Sleep Mode Clock Gating Control
N                                            // Register 1
N#define SYSCTL_SCGC2            0x400FE118  // Sleep Mode Clock Gating Control
N                                            // Register 2
N#define SYSCTL_DCGC0            0x400FE120  // Deep Sleep Mode Clock Gating
N                                            // Control Register 0
N#define SYSCTL_DCGC1            0x400FE124  // Deep-Sleep Mode Clock Gating
N                                            // Control Register 1
N#define SYSCTL_DCGC2            0x400FE128  // Deep Sleep Mode Clock Gating
N                                            // Control Register 2
N#define SYSCTL_DSLPCLKCFG       0x400FE144  // Deep Sleep Clock Configuration
N#define SYSCTL_SYSPROP          0x400FE14C  // System Properties
N#define SYSCTL_PIOSCCAL         0x400FE150  // Precision Internal Oscillator
N                                            // Calibration
N#define SYSCTL_CLKVCLR          0x400FE150  // Clock Verification Clear
N#define SYSCTL_PIOSCSTAT        0x400FE154  // Precision Internal Oscillator
N                                            // Statistics
N#define SYSCTL_LDOARST          0x400FE160  // Allow Unregulated LDO to Reset
N                                            // the Part
N#define SYSCTL_PLLFREQ0         0x400FE160  // PLL Frequency 0
N#define SYSCTL_PLLFREQ1         0x400FE164  // PLL Frequency 1
N#define SYSCTL_PLLSTAT          0x400FE168  // PLL Status
N#define SYSCTL_I2SMCLKCFG       0x400FE170  // I2S MCLK Configuration
N#define SYSCTL_DC9              0x400FE190  // Device Capabilities 9 ADC
N                                            // Digital Comparators
N#define SYSCTL_NVMSTAT          0x400FE1A0  // Non-Volatile Memory Information
N#define SYSCTL_PPWD             0x400FE300  // Watchdog Timer Peripheral
N                                            // Present
N#define SYSCTL_PPTIMER          0x400FE304  // Timer Peripheral Present
N#define SYSCTL_PPGPIO           0x400FE308  // General-Purpose Input/Output
N                                            // Peripheral Present
N#define SYSCTL_PPDMA            0x400FE30C  // Micro Direct Memory Access
N                                            // Peripheral Present
N#define SYSCTL_PPHIB            0x400FE314  // Hibernation Peripheral Present
N#define SYSCTL_PPUART           0x400FE318  // Universal Asynchronous
N                                            // Receiver/Transmitter Peripheral
N                                            // Present
N#define SYSCTL_PPSSI            0x400FE31C  // Synchronous Serial Interface
N                                            // Peripheral Present
N#define SYSCTL_PPI2C            0x400FE320  // Inter-Integrated Circuit
N                                            // Peripheral Present
N#define SYSCTL_PPUSB            0x400FE328  // Universal Serial Bus Peripheral
N                                            // Present
N#define SYSCTL_PPCAN            0x400FE334  // Controller Area Network
N                                            // Peripheral Present
N#define SYSCTL_PPADC            0x400FE338  // Analog-to-Digital Converter
N                                            // Peripheral Present
N#define SYSCTL_PPACMP           0x400FE33C  // Analog Comparator Peripheral
N                                            // Present
N#define SYSCTL_PPPWM            0x400FE340  // Pulse Width Modulator Peripheral
N                                            // Present
N#define SYSCTL_PPQEI            0x400FE344  // Quadrature Encoder Interface
N                                            // Peripheral Present
N#define SYSCTL_PPLPC            0x400FE348  // Low Pin Count Interface
N                                            // Peripheral Present
N#define SYSCTL_PPPECI           0x400FE350  // Platform Environment Control
N                                            // Interface Peripheral Present
N#define SYSCTL_PPFAN            0x400FE354  // Fan Control Peripheral Present
N#define SYSCTL_PPEEPROM         0x400FE358  // EEPROM Peripheral Present
N#define SYSCTL_PPWTIMER         0x400FE35C  // Wide Timer Peripheral Present
N#define SYSCTL_SRWD             0x400FE500  // Watchdog Timer Software Reset
N#define SYSCTL_SRTIMER          0x400FE504  // Timer Software Reset
N#define SYSCTL_SRGPIO           0x400FE508  // General-Purpose Input/Output
N                                            // Software Reset
N#define SYSCTL_SRDMA            0x400FE50C  // Micro Direct Memory Access
N                                            // Software Reset
N#define SYSCTL_SRHIB            0x400FE514  // Hibernation Software Reset
N#define SYSCTL_SRUART           0x400FE518  // Universal Asynchronous
N                                            // Receiver/Transmitter Software
N                                            // Reset
N#define SYSCTL_SRSSI            0x400FE51C  // Synchronous Serial Interface
N                                            // Software Reset
N#define SYSCTL_SRI2C            0x400FE520  // Inter-Integrated Circuit
N                                            // Software Reset
N#define SYSCTL_SRUSB            0x400FE528  // Universal Serial Bus Software
N                                            // Reset
N#define SYSCTL_SRCAN            0x400FE534  // Controller Area Network Software
N                                            // Reset
N#define SYSCTL_SRADC            0x400FE538  // Analog-to-Digital Converter
N                                            // Software Reset
N#define SYSCTL_SRACMP           0x400FE53C  // Analog Comparator Software Reset
N#define SYSCTL_SRPWM            0x400FE540  // Pulse Width Modulator Software
N                                            // Reset
N#define SYSCTL_SRQEI            0x400FE544  // Quadrature Encoder Interface
N                                            // Software Reset
N#define SYSCTL_SRLPC            0x400FE548  // Low Pin Count Interface Software
N                                            // Reset
N#define SYSCTL_SRPECI           0x400FE550  // Platform Environment Control
N                                            // Interface Software Reset
N#define SYSCTL_SRFAN            0x400FE554  // Fan Software Reset
N#define SYSCTL_SREEPROM         0x400FE558  // EEPROM Software Reset
N#define SYSCTL_SRWTIMER         0x400FE55C  // Wide Timer Software Reset
N#define SYSCTL_RCGCWD           0x400FE600  // Watchdog Timer Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCTIMER        0x400FE604  // Timer Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCGPIO         0x400FE608  // General-Purpose Input/Output Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCDMA          0x400FE60C  // Micro Direct Memory Access Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCHIB          0x400FE614  // Hibernation Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART         0x400FE618  // Universal Asynchronous
N                                            // Receiver/Transmitter Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCSSI          0x400FE61C  // Synchronous Serial Interface Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCI2C          0x400FE620  // Inter-Integrated Circuit Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCUSB          0x400FE628  // Universal Serial Bus Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCCAN          0x400FE634  // Controller Area Network Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCADC          0x400FE638  // Analog-to-Digital Converter Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCACMP         0x400FE63C  // Analog Comparator Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCPWM          0x400FE640  // Pulse Width Modulator Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCQEI          0x400FE644  // Quadrature Encoder Interface Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCLPC          0x400FE648  // Low Pin Count Interface Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCPECI         0x400FE650  // Platform Environment Control
N                                            // Interface Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCFAN          0x400FE654  // Fan Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCEEPROM       0x400FE658  // EEPROM Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER       0x400FE65C  // Wide Timer Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWD           0x400FE700  // Watchdog Timer Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCTIMER        0x400FE704  // Timer Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCGPIO         0x400FE708  // General-Purpose Input/Output
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCDMA          0x400FE70C  // Micro Direct Memory Access Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCHIB          0x400FE714  // Hibernation Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART         0x400FE718  // Universal Asynchronous
N                                            // Receiver/Transmitter Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCSSI          0x400FE71C  // Synchronous Serial Interface
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCI2C          0x400FE720  // Inter-Integrated Circuit Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCUSB          0x400FE728  // Universal Serial Bus Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCCAN          0x400FE734  // Controller Area Network Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCADC          0x400FE738  // Analog-to-Digital Converter
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCACMP         0x400FE73C  // Analog Comparator Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCPWM          0x400FE740  // Pulse Width Modulator Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCQEI          0x400FE744  // Quadrature Encoder Interface
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCLPC          0x400FE748  // Low Pin Count Interface Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCPECI         0x400FE750  // Platform Environment Control
N                                            // Interface Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCFAN          0x400FE754  // Fan Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCEEPROM       0x400FE758  // EEPROM Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER       0x400FE75C  // Wide Timer Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWD           0x400FE800  // Watchdog Timer Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCTIMER        0x400FE804  // Timer Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCGPIO         0x400FE808  // General-Purpose Input/Output
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCDMA          0x400FE80C  // Micro Direct Memory Access
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCHIB          0x400FE814  // Hibernation Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART         0x400FE818  // Universal Asynchronous
N                                            // Receiver/Transmitter Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCSSI          0x400FE81C  // Synchronous Serial Interface
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCI2C          0x400FE820  // Inter-Integrated Circuit
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCUSB          0x400FE828  // Universal Serial Bus Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCCAN          0x400FE834  // Controller Area Network
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCADC          0x400FE838  // Analog-to-Digital Converter
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCACMP         0x400FE83C  // Analog Comparator Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCPWM          0x400FE840  // Pulse Width Modulator Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCQEI          0x400FE844  // Quadrature Encoder Interface
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCLPC          0x400FE848  // Low Pin Count Interface
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCPECI         0x400FE850  // Platform Environment Control
N                                            // Interface Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCFAN          0x400FE854  // Fan Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCEEPROM       0x400FE858  // EEPROM Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER       0x400FE85C  // Wide Timer Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_PCWD             0x400FE900  // Watchdog Timer Power Control
N#define SYSCTL_PCTIMER          0x400FE904  // Timer Power Control
N#define SYSCTL_PCGPIO           0x400FE908  // General-Purpose Input/Output
N                                            // Power Control
N#define SYSCTL_PCDMA            0x400FE90C  // Micro Direct Memory Access Power
N                                            // Control
N#define SYSCTL_PCHIB            0x400FE914  // Hibernation Power Control
N#define SYSCTL_PCUART           0x400FE918  // Universal Asynchronous
N                                            // Receiver/Transmitter Power
N                                            // Control
N#define SYSCTL_PCSSI            0x400FE91C  // Synchronous Serial Interface
N                                            // Power Control
N#define SYSCTL_PCI2C            0x400FE920  // Inter-Integrated Circuit Power
N                                            // Control
N#define SYSCTL_PCUSB            0x400FE928  // Universal Serial Bus Power
N                                            // Control
N#define SYSCTL_PCCAN            0x400FE934  // Controller Area Network Power
N                                            // Control
N#define SYSCTL_PCADC            0x400FE938  // Analog-to-Digital Converter
N                                            // Power Control
N#define SYSCTL_PCACMP           0x400FE93C  // Analog Comparator Power Control
N#define SYSCTL_PCPWM            0x400FE940  // Pulse Width Modulator Power
N                                            // Control
N#define SYSCTL_PCQEI            0x400FE944  // Quadrature Encoder Interface
N                                            // Power Control
N#define SYSCTL_PCLPC            0x400FE948  // Low Pin Count Interface Power
N                                            // Control
N#define SYSCTL_PCPECI           0x400FE950  // Platform Environment Control
N                                            // Interface Power Control
N#define SYSCTL_PCFAN            0x400FE954  // Fan Power Control
N#define SYSCTL_PCEEPROM         0x400FE958  // EEPROM Power Control
N#define SYSCTL_PCWTIMER         0x400FE95C  // Wide Timer Power Control
N#define SYSCTL_PRWD             0x400FEA00  // Watchdog Timer Peripheral Ready
N#define SYSCTL_PRTIMER          0x400FEA04  // Timer Peripheral Ready
N#define SYSCTL_PRGPIO           0x400FEA08  // General-Purpose Input/Output
N                                            // Peripheral Ready
N#define SYSCTL_PRDMA            0x400FEA0C  // Micro Direct Memory Access
N                                            // Peripheral Ready
N#define SYSCTL_PRHIB            0x400FEA14  // Hibernation Peripheral Ready
N#define SYSCTL_PRUART           0x400FEA18  // Universal Asynchronous
N                                            // Receiver/Transmitter Peripheral
N                                            // Ready
N#define SYSCTL_PRSSI            0x400FEA1C  // Synchronous Serial Interface
N                                            // Peripheral Ready
N#define SYSCTL_PRI2C            0x400FEA20  // Inter-Integrated Circuit
N                                            // Peripheral Ready
N#define SYSCTL_PRUSB            0x400FEA28  // Universal Serial Bus Peripheral
N                                            // Ready
N#define SYSCTL_PRCAN            0x400FEA34  // Controller Area Network
N                                            // Peripheral Ready
N#define SYSCTL_PRADC            0x400FEA38  // Analog-to-Digital Converter
N                                            // Peripheral Ready
N#define SYSCTL_PRACMP           0x400FEA3C  // Analog Comparator Peripheral
N                                            // Ready
N#define SYSCTL_PRPWM            0x400FEA40  // Pulse Width Modulator Peripheral
N                                            // Ready
N#define SYSCTL_PRQEI            0x400FEA44  // Quadrature Encoder Interface
N                                            // Peripheral Ready
N#define SYSCTL_PRLPC            0x400FEA48  // Low Pin Count Interface
N                                            // Peripheral Ready
N#define SYSCTL_PRPECI           0x400FEA50  // Platform Environment Control
N                                            // Interface Peripheral Ready
N#define SYSCTL_PRFAN            0x400FEA54  // Fan Peripheral Ready
N#define SYSCTL_PREEPROM         0x400FEA58  // EEPROM Peripheral Ready
N#define SYSCTL_PRWTIMER         0x400FEA5C  // Wide Timer Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version
N#define SYSCTL_DID0_VER_0       0x00000000  // Initial DID0 register format
N                                            // definition for Stellaris(R)
N                                            // Sandstorm-class devices
N#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0
N                                            // register format
N#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class
N#define SYSCTL_DID0_CLASS_SANDSTORM \
N                                0x00000000  // Sandstorm-class Device
X#define SYSCTL_DID0_CLASS_SANDSTORM                                 0x00000000  
N#define SYSCTL_DID0_CLASS_FURY  0x00010000  // Stellaris(R) Fury-class devices
N#define SYSCTL_DID0_CLASS_DUSTDEVIL \
N                                0x00030000  // Stellaris(R) DustDevil-class
X#define SYSCTL_DID0_CLASS_DUSTDEVIL                                 0x00030000  
N                                            // devices
N#define SYSCTL_DID0_CLASS_TEMPEST \
N                                0x00040000  // Stellaris(R) Tempest-class
X#define SYSCTL_DID0_CLASS_TEMPEST                                 0x00040000  
N                                            // microcontrollers
N#define SYSCTL_DID0_CLASS_BLIZZARD \
N                                0x00050000  // Stellaris(R) Blizzard-class
X#define SYSCTL_DID0_CLASS_BLIZZARD                                 0x00050000  
N                                            // microcontrollers
N#define SYSCTL_DID0_CLASS_FIRESTORM \
N                                0x00060000  // Stellaris(R) Firestorm-class
X#define SYSCTL_DID0_CLASS_FIRESTORM                                 0x00060000  
N                                            // microcontrollers
N#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision
N#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)
N#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer
N                                            // revision)
N#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer
N                                            // revision)
N#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision
N#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major
N                                            // revision update
N#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change
N#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change
N#define SYSCTL_DID0_MIN_3       0x00000003  // Minor revision 3
N#define SYSCTL_DID0_MIN_4       0x00000004  // Minor revision 4
N#define SYSCTL_DID0_MIN_5       0x00000005  // Minor revision 5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version
N#define SYSCTL_DID1_VER_0       0x00000000  // Initial DID1 register format
N                                            // definition, indicating a
N                                            // Stellaris LM3Snnn device
N#define SYSCTL_DID1_VER_1       0x10000000  // Second version of the DID1
N                                            // register format
N#define SYSCTL_DID1_FAM_M       0x0F000000  // Family
N#define SYSCTL_DID1_FAM_STELLARIS \
N                                0x00000000  // Stellaris family of
X#define SYSCTL_DID1_FAM_STELLARIS                                 0x00000000  
N                                            // microcontollers, that is, all
N                                            // devices with external part
N                                            // numbers starting with LM3S
N#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number
N#define SYSCTL_DID1_PRTNO_101   0x00010000  // LM3S101
N#define SYSCTL_DID1_PRTNO_102   0x00020000  // LM3S102
N#define SYSCTL_DID1_PRTNO_300   0x00190000  // LM3S300
N#define SYSCTL_DID1_PRTNO_301   0x00110000  // LM3S301
N#define SYSCTL_DID1_PRTNO_308   0x001A0000  // LM3S308
N#define SYSCTL_DID1_PRTNO_310   0x00120000  // LM3S310
N#define SYSCTL_DID1_PRTNO_315   0x00130000  // LM3S315
N#define SYSCTL_DID1_PRTNO_316   0x00140000  // LM3S316
N#define SYSCTL_DID1_PRTNO_317   0x00170000  // LM3S317
N#define SYSCTL_DID1_PRTNO_328   0x00150000  // LM3S328
N#define SYSCTL_DID1_PRTNO_600   0x002A0000  // LM3S600
N#define SYSCTL_DID1_PRTNO_601   0x00210000  // LM3S601
N#define SYSCTL_DID1_PRTNO_608   0x002B0000  // LM3S608
N#define SYSCTL_DID1_PRTNO_610   0x00220000  // LM3S610
N#define SYSCTL_DID1_PRTNO_611   0x00230000  // LM3S611
N#define SYSCTL_DID1_PRTNO_612   0x00240000  // LM3S612
N#define SYSCTL_DID1_PRTNO_613   0x00250000  // LM3S613
N#define SYSCTL_DID1_PRTNO_615   0x00260000  // LM3S615
N#define SYSCTL_DID1_PRTNO_617   0x00280000  // LM3S617
N#define SYSCTL_DID1_PRTNO_618   0x00290000  // LM3S618
N#define SYSCTL_DID1_PRTNO_628   0x00270000  // LM3S628
N#define SYSCTL_DID1_PRTNO_800   0x00380000  // LM3S800
N#define SYSCTL_DID1_PRTNO_801   0x00310000  // LM3S801
N#define SYSCTL_DID1_PRTNO_808   0x00390000  // LM3S808
N#define SYSCTL_DID1_PRTNO_811   0x00320000  // LM3S811
N#define SYSCTL_DID1_PRTNO_812   0x00330000  // LM3S812
N#define SYSCTL_DID1_PRTNO_815   0x00340000  // LM3S815
N#define SYSCTL_DID1_PRTNO_817   0x00360000  // LM3S817
N#define SYSCTL_DID1_PRTNO_818   0x00370000  // LM3S818
N#define SYSCTL_DID1_PRTNO_828   0x00350000  // LM3S828
N#define SYSCTL_DID1_PRTNO_1110  0x00BF0000  // LM3S1110
N#define SYSCTL_DID1_PRTNO_1133  0x00C30000  // LM3S1133
N#define SYSCTL_DID1_PRTNO_1138  0x00C50000  // LM3S1138
N#define SYSCTL_DID1_PRTNO_1150  0x00C10000  // LM3S1150
N#define SYSCTL_DID1_PRTNO_1162  0x00C40000  // LM3S1162
N#define SYSCTL_DID1_PRTNO_1165  0x00C20000  // LM3S1165
N#define SYSCTL_DID1_PRTNO_1166  0x00EC0000  // LM3S1166
N#define SYSCTL_DID1_PRTNO_1332  0x00C60000  // LM3S1332
N#define SYSCTL_DID1_PRTNO_1435  0x00BC0000  // LM3S1435
N#define SYSCTL_DID1_PRTNO_1439  0x00BA0000  // LM3S1439
N#define SYSCTL_DID1_PRTNO_1512  0x00BB0000  // LM3S1512
N#define SYSCTL_DID1_PRTNO_1538  0x00C70000  // LM3S1538
N#define SYSCTL_DID1_PRTNO_1601  0x00DB0000  // LM3S1601
N#define SYSCTL_DID1_PRTNO_1607  0x00060000  // LM3S1607
N#define SYSCTL_DID1_PRTNO_1608  0x00DA0000  // LM3S1608
N#define SYSCTL_DID1_PRTNO_1620  0x00C00000  // LM3S1620
N#define SYSCTL_DID1_PRTNO_1621  0x00CD0000  // LM3S1621
N#define SYSCTL_DID1_PRTNO_1625  0x00030000  // LM3S1625
N#define SYSCTL_DID1_PRTNO_1626  0x00040000  // LM3S1626
N#define SYSCTL_DID1_PRTNO_1627  0x00050000  // LM3S1627
N#define SYSCTL_DID1_PRTNO_1635  0x00B30000  // LM3S1635
N#define SYSCTL_DID1_PRTNO_1636  0x00EB0000  // LM3S1636
N#define SYSCTL_DID1_PRTNO_1637  0x00BD0000  // LM3S1637
N#define SYSCTL_DID1_PRTNO_1651  0x00B10000  // LM3S1651
N#define SYSCTL_DID1_PRTNO_1751  0x00B90000  // LM3S1751
N#define SYSCTL_DID1_PRTNO_1776  0x00100000  // LM3S1776
N#define SYSCTL_DID1_PRTNO_1811  0x00160000  // LM3S1811
N#define SYSCTL_DID1_PRTNO_1816  0x003D0000  // LM3S1816
N#define SYSCTL_DID1_PRTNO_1850  0x00B40000  // LM3S1850
N#define SYSCTL_DID1_PRTNO_1911  0x00DD0000  // LM3S1911
N#define SYSCTL_DID1_PRTNO_1918  0x00DC0000  // LM3S1918
N#define SYSCTL_DID1_PRTNO_1937  0x00B70000  // LM3S1937
N#define SYSCTL_DID1_PRTNO_1958  0x00BE0000  // LM3S1958
N#define SYSCTL_DID1_PRTNO_1960  0x00B50000  // LM3S1960
N#define SYSCTL_DID1_PRTNO_1968  0x00B80000  // LM3S1968
N#define SYSCTL_DID1_PRTNO_1969  0x00EA0000  // LM3S1969
N#define SYSCTL_DID1_PRTNO_1B21  0x00CE0000  // LM3S1B21
N#define SYSCTL_DID1_PRTNO_1C21  0x00CA0000  // LM3S1C21
N#define SYSCTL_DID1_PRTNO_1C26  0x00CB0000  // LM3S1C26
N#define SYSCTL_DID1_PRTNO_1C58  0x00980000  // LM3S1C58
N#define SYSCTL_DID1_PRTNO_1D21  0x00B00000  // LM3S1D21
N#define SYSCTL_DID1_PRTNO_1D26  0x00CC0000  // LM3S1D26
N#define SYSCTL_DID1_PRTNO_1F11  0x001D0000  // LM3S1F11
N#define SYSCTL_DID1_PRTNO_1F16  0x001B0000  // LM3S1F16
N#define SYSCTL_DID1_PRTNO_1G21  0x00AF0000  // LM3S1G21
N#define SYSCTL_DID1_PRTNO_1G58  0x00950000  // LM3S1G58
N#define SYSCTL_DID1_PRTNO_1H11  0x001E0000  // LM3S1H11
N#define SYSCTL_DID1_PRTNO_1H16  0x001C0000  // LM3S1H16
N#define SYSCTL_DID1_PRTNO_1J11  0x000F0000  // LM3S1J11
N#define SYSCTL_DID1_PRTNO_1J16  0x003C0000  // LM3S1J16
N#define SYSCTL_DID1_PRTNO_1N11  0x000E0000  // LM3S1N11
N#define SYSCTL_DID1_PRTNO_1N16  0x003B0000  // LM3S1N16
N#define SYSCTL_DID1_PRTNO_1P51  0x00B20000  // LM3S1P51
N#define SYSCTL_DID1_PRTNO_1R21  0x009E0000  // LM3S1R21
N#define SYSCTL_DID1_PRTNO_1R26  0x00C90000  // LM3S1R26
N#define SYSCTL_DID1_PRTNO_1W16  0x00300000  // LM3S1W16
N#define SYSCTL_DID1_PRTNO_1Z16  0x002F0000  // LM3S1Z16
N#define SYSCTL_DID1_PRTNO_2016  0x00D40000  // LM3S2016
N#define SYSCTL_DID1_PRTNO_2110  0x00510000  // LM3S2110
N#define SYSCTL_DID1_PRTNO_2139  0x00840000  // LM3S2139
N#define SYSCTL_DID1_PRTNO_2276  0x00390000  // LM3S2276
N#define SYSCTL_DID1_PRTNO_2410  0x00A20000  // LM3S2410
N#define SYSCTL_DID1_PRTNO_2412  0x00590000  // LM3S2412
N#define SYSCTL_DID1_PRTNO_2432  0x00560000  // LM3S2432
N#define SYSCTL_DID1_PRTNO_2533  0x005A0000  // LM3S2533
N#define SYSCTL_DID1_PRTNO_2601  0x00E10000  // LM3S2601
N#define SYSCTL_DID1_PRTNO_2608  0x00E00000  // LM3S2608
N#define SYSCTL_DID1_PRTNO_2616  0x00330000  // LM3S2616
N#define SYSCTL_DID1_PRTNO_2620  0x00570000  // LM3S2620
N#define SYSCTL_DID1_PRTNO_2637  0x00850000  // LM3S2637
N#define SYSCTL_DID1_PRTNO_2651  0x00530000  // LM3S2651
N#define SYSCTL_DID1_PRTNO_2671  0x00800000  // LM3S2671
N#define SYSCTL_DID1_PRTNO_2678  0x00500000  // LM3S2678
N#define SYSCTL_DID1_PRTNO_2730  0x00A40000  // LM3S2730
N#define SYSCTL_DID1_PRTNO_2739  0x00520000  // LM3S2739
N#define SYSCTL_DID1_PRTNO_2776  0x003A0000  // LM3S2776
N#define SYSCTL_DID1_PRTNO_2793  0x006D0000  // LM3S2793
N#define SYSCTL_DID1_PRTNO_2911  0x00E30000  // LM3S2911
N#define SYSCTL_DID1_PRTNO_2918  0x00E20000  // LM3S2918
N#define SYSCTL_DID1_PRTNO_2919  0x00ED0000  // LM3S2919
N#define SYSCTL_DID1_PRTNO_2939  0x00540000  // LM3S2939
N#define SYSCTL_DID1_PRTNO_2948  0x008F0000  // LM3S2948
N#define SYSCTL_DID1_PRTNO_2950  0x00580000  // LM3S2950
N#define SYSCTL_DID1_PRTNO_2965  0x00550000  // LM3S2965
N#define SYSCTL_DID1_PRTNO_2B93  0x006C0000  // LM3S2B93
N#define SYSCTL_DID1_PRTNO_2D93  0x00940000  // LM3S2D93
N#define SYSCTL_DID1_PRTNO_2U93  0x00930000  // LM3S2U93
N#define SYSCTL_DID1_PRTNO_3634  0x00080000  // LM3S3634
N#define SYSCTL_DID1_PRTNO_3651  0x00430000  // LM3S3651
N#define SYSCTL_DID1_PRTNO_3654  0x00C80000  // LM3S3654
N#define SYSCTL_DID1_PRTNO_3739  0x00440000  // LM3S3739
N#define SYSCTL_DID1_PRTNO_3748  0x00490000  // LM3S3748
N#define SYSCTL_DID1_PRTNO_3749  0x00450000  // LM3S3749
N#define SYSCTL_DID1_PRTNO_3826  0x00420000  // LM3S3826
N#define SYSCTL_DID1_PRTNO_3J26  0x00410000  // LM3S3J26
N#define SYSCTL_DID1_PRTNO_3N26  0x00400000  // LM3S3N26
N#define SYSCTL_DID1_PRTNO_3W26  0x003F0000  // LM3S3W26
N#define SYSCTL_DID1_PRTNO_3Z26  0x003E0000  // LM3S3Z26
N#define SYSCTL_DID1_PRTNO_5632  0x00810000  // LM3S5632
N#define SYSCTL_DID1_PRTNO_5651  0x000C0000  // LM3S5651
N#define SYSCTL_DID1_PRTNO_5652  0x008A0000  // LM3S5652
N#define SYSCTL_DID1_PRTNO_5656  0x004D0000  // LM3S5656
N#define SYSCTL_DID1_PRTNO_5662  0x00910000  // LM3S5662
N#define SYSCTL_DID1_PRTNO_5732  0x00960000  // LM3S5732
N#define SYSCTL_DID1_PRTNO_5737  0x00970000  // LM3S5737
N#define SYSCTL_DID1_PRTNO_5739  0x00A00000  // LM3S5739
N#define SYSCTL_DID1_PRTNO_5747  0x00990000  // LM3S5747
N#define SYSCTL_DID1_PRTNO_5749  0x00A70000  // LM3S5749
N#define SYSCTL_DID1_PRTNO_5752  0x009A0000  // LM3S5752
N#define SYSCTL_DID1_PRTNO_5762  0x009C0000  // LM3S5762
N#define SYSCTL_DID1_PRTNO_5791  0x00690000  // LM3S5791
N#define SYSCTL_DID1_PRTNO_5951  0x000B0000  // LM3S5951
N#define SYSCTL_DID1_PRTNO_5956  0x004E0000  // LM3S5956
N#define SYSCTL_DID1_PRTNO_5B91  0x00680000  // LM3S5B91
N#define SYSCTL_DID1_PRTNO_5C31  0x002E0000  // LM3S5C31
N#define SYSCTL_DID1_PRTNO_5C36  0x002C0000  // LM3S5C36
N#define SYSCTL_DID1_PRTNO_5C51  0x005E0000  // LM3S5C51
N#define SYSCTL_DID1_PRTNO_5C56  0x005B0000  // LM3S5C56
N#define SYSCTL_DID1_PRTNO_5D51  0x005F0000  // LM3S5D51
N#define SYSCTL_DID1_PRTNO_5D56  0x005C0000  // LM3S5D56
N#define SYSCTL_DID1_PRTNO_5D91  0x00870000  // LM3S5D91
N#define SYSCTL_DID1_PRTNO_5G31  0x002D0000  // LM3S5G31
N#define SYSCTL_DID1_PRTNO_5G36  0x001F0000  // LM3S5G36
N#define SYSCTL_DID1_PRTNO_5G51  0x005D0000  // LM3S5G51
N#define SYSCTL_DID1_PRTNO_5G56  0x004F0000  // LM3S5G56
N#define SYSCTL_DID1_PRTNO_5K31  0x00090000  // LM3S5K31
N#define SYSCTL_DID1_PRTNO_5K36  0x004A0000  // LM3S5K36
N#define SYSCTL_DID1_PRTNO_5P31  0x000A0000  // LM3S5P31
N#define SYSCTL_DID1_PRTNO_5P36  0x00480000  // LM3S5P36
N#define SYSCTL_DID1_PRTNO_5P3B  0x00B60000  // LM3S5P3B
N#define SYSCTL_DID1_PRTNO_5P51  0x000D0000  // LM3S5P51
N#define SYSCTL_DID1_PRTNO_5P56  0x004C0000  // LM3S5P56
N#define SYSCTL_DID1_PRTNO_5R31  0x00070000  // LM3S5R31
N#define SYSCTL_DID1_PRTNO_5R36  0x004B0000  // LM3S5R36
N#define SYSCTL_DID1_PRTNO_5T36  0x00470000  // LM3S5T36
N#define SYSCTL_DID1_PRTNO_5U91  0x007F0000  // LM3S5U91
N#define SYSCTL_DID1_PRTNO_5Y36  0x00460000  // LM3S5Y36
N#define SYSCTL_DID1_PRTNO_6100  0x00A10000  // LM3S6100
N#define SYSCTL_DID1_PRTNO_6110  0x00740000  // LM3S6110
N#define SYSCTL_DID1_PRTNO_6420  0x00A50000  // LM3S6420
N#define SYSCTL_DID1_PRTNO_6422  0x00820000  // LM3S6422
N#define SYSCTL_DID1_PRTNO_6432  0x00750000  // LM3S6432
N#define SYSCTL_DID1_PRTNO_6537  0x00760000  // LM3S6537
N#define SYSCTL_DID1_PRTNO_6610  0x00710000  // LM3S6610
N#define SYSCTL_DID1_PRTNO_6611  0x00E70000  // LM3S6611
N#define SYSCTL_DID1_PRTNO_6618  0x00E60000  // LM3S6618
N#define SYSCTL_DID1_PRTNO_6633  0x00830000  // LM3S6633
N#define SYSCTL_DID1_PRTNO_6637  0x008B0000  // LM3S6637
N#define SYSCTL_DID1_PRTNO_6730  0x00A30000  // LM3S6730
N#define SYSCTL_DID1_PRTNO_6753  0x00770000  // LM3S6753
N#define SYSCTL_DID1_PRTNO_6816  0x00D10000  // LM3S6816
N#define SYSCTL_DID1_PRTNO_6911  0x00E90000  // LM3S6911
N#define SYSCTL_DID1_PRTNO_6916  0x00D30000  // LM3S6916
N#define SYSCTL_DID1_PRTNO_6918  0x00E80000  // LM3S6918
N#define SYSCTL_DID1_PRTNO_6938  0x00890000  // LM3S6938
N#define SYSCTL_DID1_PRTNO_6950  0x00720000  // LM3S6950
N#define SYSCTL_DID1_PRTNO_6952  0x00780000  // LM3S6952
N#define SYSCTL_DID1_PRTNO_6965  0x00730000  // LM3S6965
N#define SYSCTL_DID1_PRTNO_6C11  0x00AA0000  // LM3S6C11
N#define SYSCTL_DID1_PRTNO_6C65  0x00AC0000  // LM3S6C65
N#define SYSCTL_DID1_PRTNO_6G11  0x009F0000  // LM3S6G11
N#define SYSCTL_DID1_PRTNO_6G65  0x00AB0000  // LM3S6G65
N#define SYSCTL_DID1_PRTNO_8530  0x00640000  // LM3S8530
N#define SYSCTL_DID1_PRTNO_8538  0x008E0000  // LM3S8538
N#define SYSCTL_DID1_PRTNO_8630  0x00610000  // LM3S8630
N#define SYSCTL_DID1_PRTNO_8730  0x00630000  // LM3S8730
N#define SYSCTL_DID1_PRTNO_8733  0x008D0000  // LM3S8733
N#define SYSCTL_DID1_PRTNO_8738  0x00860000  // LM3S8738
N#define SYSCTL_DID1_PRTNO_8930  0x00650000  // LM3S8930
N#define SYSCTL_DID1_PRTNO_8933  0x008C0000  // LM3S8933
N#define SYSCTL_DID1_PRTNO_8938  0x00880000  // LM3S8938
N#define SYSCTL_DID1_PRTNO_8962  0x00A60000  // LM3S8962
N#define SYSCTL_DID1_PRTNO_8970  0x00620000  // LM3S8970
N#define SYSCTL_DID1_PRTNO_8971  0x00D70000  // LM3S8971
N#define SYSCTL_DID1_PRTNO_8C62  0x00AE0000  // LM3S8C62
N#define SYSCTL_DID1_PRTNO_8G62  0x00AD0000  // LM3S8G62
N#define SYSCTL_DID1_PRTNO_9781  0x00CF0000  // LM3S9781
N#define SYSCTL_DID1_PRTNO_9790  0x00670000  // LM3S9790
N#define SYSCTL_DID1_PRTNO_9792  0x006B0000  // LM3S9792
N#define SYSCTL_DID1_PRTNO_9971  0x002D0000  // LM3S9971
N#define SYSCTL_DID1_PRTNO_9997  0x00200000  // LM3S9997
N#define SYSCTL_DID1_PRTNO_9B81  0x00D00000  // LM3S9B81
N#define SYSCTL_DID1_PRTNO_9B90  0x00660000  // LM3S9B90
N#define SYSCTL_DID1_PRTNO_9B92  0x006A0000  // LM3S9B92
N#define SYSCTL_DID1_PRTNO_9B95  0x006E0000  // LM3S9B95
N#define SYSCTL_DID1_PRTNO_9B96  0x006F0000  // LM3S9B96
N#define SYSCTL_DID1_PRTNO_9BN2  0x001D0000  // LM3S9BN2
N#define SYSCTL_DID1_PRTNO_9BN5  0x001E0000  // LM3S9BN5
N#define SYSCTL_DID1_PRTNO_9BN6  0x001F0000  // LM3S9BN6
N#define SYSCTL_DID1_PRTNO_9C97  0x00700000  // LM3S9C97
N#define SYSCTL_DID1_PRTNO_9CN5  0x007A0000  // LM3S9CN5
N#define SYSCTL_DID1_PRTNO_9D81  0x00A90000  // LM3S9D81
N#define SYSCTL_DID1_PRTNO_9D90  0x007E0000  // LM3S9D90
N#define SYSCTL_DID1_PRTNO_9D92  0x00920000  // LM3S9D92
N#define SYSCTL_DID1_PRTNO_9D95  0x00C80000  // LM3S9D95
N#define SYSCTL_DID1_PRTNO_9D96  0x009D0000  // LM3S9D96
N#define SYSCTL_DID1_PRTNO_9DN5  0x007B0000  // LM3S9DN5
N#define SYSCTL_DID1_PRTNO_9DN6  0x007C0000  // LM3S9DN6
N#define SYSCTL_DID1_PRTNO_9G97  0x00600000  // LM3S9G97
N#define SYSCTL_DID1_PRTNO_9GN5  0x00790000  // LM3S9GN5
N#define SYSCTL_DID1_PRTNO_9L71  0x001B0000  // LM3S9L71
N#define SYSCTL_DID1_PRTNO_9L97  0x00180000  // LM3S9L97
N#define SYSCTL_DID1_PRTNO_9U81  0x00A80000  // LM3S9U81
N#define SYSCTL_DID1_PRTNO_9U90  0x007D0000  // LM3S9U90
N#define SYSCTL_DID1_PRTNO_9U92  0x00900000  // LM3S9U92
N#define SYSCTL_DID1_PRTNO_9U95  0x00B70000  // LM3S9U95
N#define SYSCTL_DID1_PRTNO_9U96  0x009B0000  // LM3S9U96
N#define SYSCTL_DID1_PRTNO_LM4F110B2QR \
N                                0x00180000  // LM4F110B2QR
X#define SYSCTL_DID1_PRTNO_LM4F110B2QR                                 0x00180000  
N#define SYSCTL_DID1_PRTNO_LM4F110C4QR \
N                                0x00190000  // LM4F110C4QR
X#define SYSCTL_DID1_PRTNO_LM4F110C4QR                                 0x00190000  
N#define SYSCTL_DID1_PRTNO_LM4F110E5QR \
N                                0x00100000  // LM4F110E5QR
X#define SYSCTL_DID1_PRTNO_LM4F110E5QR                                 0x00100000  
N#define SYSCTL_DID1_PRTNO_LM4F110H5QR \
N                                0x00110000  // LM4F110H5QR
X#define SYSCTL_DID1_PRTNO_LM4F110H5QR                                 0x00110000  
N#define SYSCTL_DID1_PRTNO_LM4F111B2QR \
N                                0x00220000  // LM4F111B2QR
X#define SYSCTL_DID1_PRTNO_LM4F111B2QR                                 0x00220000  
N#define SYSCTL_DID1_PRTNO_LM4F111C4QR \
N                                0x00230000  // LM4F111C4QR
X#define SYSCTL_DID1_PRTNO_LM4F111C4QR                                 0x00230000  
N#define SYSCTL_DID1_PRTNO_LM4F111E5QR \
N                                0x00200000  // LM4F111E5QR
X#define SYSCTL_DID1_PRTNO_LM4F111E5QR                                 0x00200000  
N#define SYSCTL_DID1_PRTNO_LM4F111H5QR \
N                                0x00210000  // LM4F111H5QR
X#define SYSCTL_DID1_PRTNO_LM4F111H5QR                                 0x00210000  
N#define SYSCTL_DID1_PRTNO_LM4F112C4QC \
N                                0x00360000  // LM4F112C4QC
X#define SYSCTL_DID1_PRTNO_LM4F112C4QC                                 0x00360000  
N#define SYSCTL_DID1_PRTNO_LM4F112E5QC \
N                                0x00300000  // LM4F112E5QC
X#define SYSCTL_DID1_PRTNO_LM4F112E5QC                                 0x00300000  
N#define SYSCTL_DID1_PRTNO_LM4F112H5QC \
N                                0x00310000  // LM4F112H5QC
X#define SYSCTL_DID1_PRTNO_LM4F112H5QC                                 0x00310000  
N#define SYSCTL_DID1_PRTNO_LM4F112H5QD \
N                                0x00350000  // LM4F112H5QD
X#define SYSCTL_DID1_PRTNO_LM4F112H5QD                                 0x00350000  
N#define SYSCTL_DID1_PRTNO_LM4F120B2QR \
N                                0x00010000  // LM4F120B2QR
X#define SYSCTL_DID1_PRTNO_LM4F120B2QR                                 0x00010000  
N#define SYSCTL_DID1_PRTNO_LM4F120C4QR \
N                                0x00020000  // LM4F120C4QR
X#define SYSCTL_DID1_PRTNO_LM4F120C4QR                                 0x00020000  
N#define SYSCTL_DID1_PRTNO_LM4F120E5QR \
N                                0x00030000  // LM4F120E5QR
X#define SYSCTL_DID1_PRTNO_LM4F120E5QR                                 0x00030000  
N#define SYSCTL_DID1_PRTNO_LM4F120H5QR \
N                                0x00040000  // LM4F120H5QR
X#define SYSCTL_DID1_PRTNO_LM4F120H5QR                                 0x00040000  
N#define SYSCTL_DID1_PRTNO_LM4F121B2QR \
N                                0x00080000  // LM4F121B2QR
X#define SYSCTL_DID1_PRTNO_LM4F121B2QR                                 0x00080000  
N#define SYSCTL_DID1_PRTNO_LM4F121C4QR \
N                                0x00090000  // LM4F121C4QR
X#define SYSCTL_DID1_PRTNO_LM4F121C4QR                                 0x00090000  
N#define SYSCTL_DID1_PRTNO_LM4F121E5QR \
N                                0x000A0000  // LM4F121E5QR
X#define SYSCTL_DID1_PRTNO_LM4F121E5QR                                 0x000A0000  
N#define SYSCTL_DID1_PRTNO_LM4F121H5QR \
N                                0x000B0000  // LM4F121H5QR
X#define SYSCTL_DID1_PRTNO_LM4F121H5QR                                 0x000B0000  
N#define SYSCTL_DID1_PRTNO_LM4F122C4QC \
N                                0x00D00000  // LM4F122C4QC
X#define SYSCTL_DID1_PRTNO_LM4F122C4QC                                 0x00D00000  
N#define SYSCTL_DID1_PRTNO_LM4F122E5QC \
N                                0x00D10000  // LM4F122E5QC
X#define SYSCTL_DID1_PRTNO_LM4F122E5QC                                 0x00D10000  
N#define SYSCTL_DID1_PRTNO_LM4F122H5QC \
N                                0x00D20000  // LM4F122H5QC
X#define SYSCTL_DID1_PRTNO_LM4F122H5QC                                 0x00D20000  
N#define SYSCTL_DID1_PRTNO_LM4F122H5QD \
N                                0x00D60000  // LM4F122H5QD
X#define SYSCTL_DID1_PRTNO_LM4F122H5QD                                 0x00D60000  
N#define SYSCTL_DID1_PRTNO_LM4F130C4QR \
N                                0x00480000  // LM4F130C4QR
X#define SYSCTL_DID1_PRTNO_LM4F130C4QR                                 0x00480000  
N#define SYSCTL_DID1_PRTNO_LM4F130E5QR \
N                                0x00400000  // LM4F130E5QR
X#define SYSCTL_DID1_PRTNO_LM4F130E5QR                                 0x00400000  
N#define SYSCTL_DID1_PRTNO_LM4F130H5QR \
N                                0x00410000  // LM4F130H5QR
X#define SYSCTL_DID1_PRTNO_LM4F130H5QR                                 0x00410000  
N#define SYSCTL_DID1_PRTNO_LM4F131C4QR \
N                                0x00520000  // LM4F131C4QR
X#define SYSCTL_DID1_PRTNO_LM4F131C4QR                                 0x00520000  
N#define SYSCTL_DID1_PRTNO_LM4F131E5QR \
N                                0x00500000  // LM4F131E5QR
X#define SYSCTL_DID1_PRTNO_LM4F131E5QR                                 0x00500000  
N#define SYSCTL_DID1_PRTNO_LM4F131H5QR \
N                                0x00510000  // LM4F131H5QR
X#define SYSCTL_DID1_PRTNO_LM4F131H5QR                                 0x00510000  
N#define SYSCTL_DID1_PRTNO_LM4F132C4QC \
N                                0x00660000  // LM4F132C4QC
X#define SYSCTL_DID1_PRTNO_LM4F132C4QC                                 0x00660000  
N#define SYSCTL_DID1_PRTNO_LM4F132E5QC \
N                                0x00600000  // LM4F132E5QC
X#define SYSCTL_DID1_PRTNO_LM4F132E5QC                                 0x00600000  
N#define SYSCTL_DID1_PRTNO_LM4F132H5QC \
N                                0x00610000  // LM4F132H5QC
X#define SYSCTL_DID1_PRTNO_LM4F132H5QC                                 0x00610000  
N#define SYSCTL_DID1_PRTNO_LM4F132H5QD \
N                                0x00650000  // LM4F132H5QD
X#define SYSCTL_DID1_PRTNO_LM4F132H5QD                                 0x00650000  
N#define SYSCTL_DID1_PRTNO_LM4F230E5QR \
N                                0x00A00000  // LM4F230E5QR
X#define SYSCTL_DID1_PRTNO_LM4F230E5QR                                 0x00A00000  
N#define SYSCTL_DID1_PRTNO_LM4F230H5QR \
N                                0x00A10000  // LM4F230H5QR
X#define SYSCTL_DID1_PRTNO_LM4F230H5QR                                 0x00A10000  
N#define SYSCTL_DID1_PRTNO_LM4F231E5QR \
N                                0x00B00000  // LM4F231E5QR
X#define SYSCTL_DID1_PRTNO_LM4F231E5QR                                 0x00B00000  
N#define SYSCTL_DID1_PRTNO_LM4F231H5QR \
N                                0x00B10000  // LM4F231H5QR
X#define SYSCTL_DID1_PRTNO_LM4F231H5QR                                 0x00B10000  
N#define SYSCTL_DID1_PRTNO_LM4F232E5QC \
N                                0x00C00000  // LM4F232E5QC
X#define SYSCTL_DID1_PRTNO_LM4F232E5QC                                 0x00C00000  
N#define SYSCTL_DID1_PRTNO_LM4F232H5BB \
N                                0x00E30000  // LM4F232H5BB
X#define SYSCTL_DID1_PRTNO_LM4F232H5BB                                 0x00E30000  
N#define SYSCTL_DID1_PRTNO_LM4F232H5QC \
N                                0x00C10000  // LM4F232H5QC
X#define SYSCTL_DID1_PRTNO_LM4F232H5QC                                 0x00C10000  
N#define SYSCTL_DID1_PRTNO_LM4F232H5QD \
N                                0x00C50000  // LM4F232H5QD
X#define SYSCTL_DID1_PRTNO_LM4F232H5QD                                 0x00C50000  
N#define SYSCTL_DID1_PRTNO_LM4FS1AH5BB \
N                                0x00E50000  // LM4FS1AH5BB
X#define SYSCTL_DID1_PRTNO_LM4FS1AH5BB                                 0x00E50000  
N#define SYSCTL_DID1_PRTNO_LM4FS1GH5BB \
N                                0x00EA0000  // LM4FS1GH5BB
X#define SYSCTL_DID1_PRTNO_LM4FS1GH5BB                                 0x00EA0000  
N#define SYSCTL_DID1_PRTNO_LM4FS99H5BB \
N                                0x00E40000  // LM4FS99H5BB
X#define SYSCTL_DID1_PRTNO_LM4FS99H5BB                                 0x00E40000  
N#define SYSCTL_DID1_PRTNO_LM4FSXAH5BB \
N                                0x00E00000  // LM4FSXAH5BB
X#define SYSCTL_DID1_PRTNO_LM4FSXAH5BB                                 0x00E00000  
N#define SYSCTL_DID1_PRTNO_LM4FSXLH5BB \
N                                0x00E10000  // LM4FSXLH5BB
X#define SYSCTL_DID1_PRTNO_LM4FSXLH5BB                                 0x00E10000  
N#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count
N#define SYSCTL_DID1_PINCNT_28   0x00000000  // 28-pin package
N#define SYSCTL_DID1_PINCNT_48   0x00002000  // 48-pin package
N#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin package
N#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin package
N#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin package
N#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin package
N#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range
N#define SYSCTL_DID1_TEMP_C      0x00000000  // Commercial temperature range (0C
N                                            // to 70C)
N#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range
N                                            // (-40C to 85C)
N#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range (-40C
N                                            // to 105C)
N#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type
N#define SYSCTL_DID1_PKG_SOIC    0x00000000  // SOIC package
N#define SYSCTL_DID1_PKG_QFP     0x00000008  // LQFP package
N#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package
N#define SYSCTL_DID1_PKG_QFN     0x00000018  // QFN package
N#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance
N#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status
N#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)
N#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)
N#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified
N#define SYSCTL_DID1_PRTNO_S     16          // Part number shift
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size
N#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_48KB  0x00BF0000  // 48 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_64KB  0x00FF0000  // 64 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_96KB  0x017F0000  // 96 KB of SRAM
N#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size
N#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_384K 0x000000BF  // 384 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_512K 0x000000FF  // 512 KB of Flash
N#define SYSCTL_DC0_SRAMSZ_S     16          // SRAM size shift
N#define SYSCTL_DC0_FLASHSZ_S    0           // Flash size shift
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present
N#define SYSCTL_DC1_CAN2         0x04000000  // CAN Module 2 Present
N#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present
N#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present
N#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present
N#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present
N#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present
N#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present
N#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider
N#define SYSCTL_DC1_MINSYSDIV_100 \
N                                0x00001000  // Divide VCO (400MHZ) by 5 minimum
X#define SYSCTL_DC1_MINSYSDIV_100                                 0x00001000  
N#define SYSCTL_DC1_MINSYSDIV_66 0x00002000  // Divide VCO (400MHZ) by 2*2 + 2 =
N                                            // 6 minimum
N#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock
N                                            // with a PLL divider of 4
N#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock
N                                            // with a PLL divider of 5
N#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a
N                                            // PLL divider of 8
N#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a
N                                            // PLL divider of 10
N#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed
N#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second
N#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second
N#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second
N#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed
N#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second
N#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second
N#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second
N#define SYSCTL_DC1_MPU          0x00000080  // MPU Present
N#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present
N#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present
N#define SYSCTL_DC1_PLL          0x00000010  // PLL Present
N#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present
N#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present
N#define SYSCTL_DC1_SWD          0x00000002  // SWD Present
N#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present
N#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present
N#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present
N#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present
N#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present
N#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present
N#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present
N#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present
N#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present
N#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed
N#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present
N#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed
N#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present
N#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present
N#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present
N#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present
N#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present
N#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present
N#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present
N#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC3 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available
N#define SYSCTL_DC3_CCP5         0x20000000  // CCP5 Pin Present
N#define SYSCTL_DC3_CCP4         0x10000000  // CCP4 Pin Present
N#define SYSCTL_DC3_CCP3         0x08000000  // CCP3 Pin Present
N#define SYSCTL_DC3_CCP2         0x04000000  // CCP2 Pin Present
N#define SYSCTL_DC3_CCP1         0x02000000  // CCP1 Pin Present
N#define SYSCTL_DC3_CCP0         0x01000000  // CCP0 Pin Present
N#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present
N#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present
N#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present
N#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present
N#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present
N#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present
N#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present
N#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present
N#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present
N#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present
N#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present
N#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC4 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC4_ETH          0x50000000  // Ethernet present
N#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present
N#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present
N#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable
N#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate
N#define SYSCTL_DC4_CCP7         0x00008000  // CCP7 Pin Present
N#define SYSCTL_DC4_CCP6         0x00004000  // CCP6 Pin Present
N#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present
N#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present
N#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present
N#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present
N#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present
N#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present
N#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present
N#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present
N#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present
N#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present
N#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC5 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present
N#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present
N#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present
N#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present
N#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active
N#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active
N#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present
N#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present
N#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC6 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present
N#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present
N#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only
N#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host
N#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC7 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC7_SW           0x40000000  // Software transfer on uDMA Ch30
N#define SYSCTL_DC7_DMACH30      0x40000000  // SW
N#define SYSCTL_DC7_DMACH29      0x20000000  // I2S0_TX / CAN1_TX
N#define SYSCTL_DC7_DMACH28      0x10000000  // I2S0_RX / CAN1_RX
N#define SYSCTL_DC7_DMACH27      0x08000000  // CAN1_TX / ADC1_SS3
N#define SYSCTL_DC7_DMACH26      0x04000000  // CAN1_RX / ADC1_SS2
N#define SYSCTL_DC7_DMACH25      0x02000000  // SSI1_TX / ADC1_SS1
N#define SYSCTL_DC7_SSI1_TX      0x02000000  // SSI1 TX on uDMA Ch25
N#define SYSCTL_DC7_SSI1_RX      0x01000000  // SSI1 RX on uDMA Ch24
N#define SYSCTL_DC7_DMACH24      0x01000000  // SSI1_RX / ADC1_SS0
N#define SYSCTL_DC7_UART1_TX     0x00800000  // UART1 TX on uDMA Ch23
N#define SYSCTL_DC7_DMACH23      0x00800000  // UART1_TX / CAN2_TX
N#define SYSCTL_DC7_DMACH22      0x00400000  // UART1_RX / CAN2_RX
N#define SYSCTL_DC7_UART1_RX     0x00400000  // UART1 RX on uDMA Ch22
N#define SYSCTL_DC7_DMACH21      0x00200000  // Timer1B / EPI0_WFIFO
N#define SYSCTL_DC7_DMACH20      0x00100000  // Timer1A / EPI0_NBRFIFO
N#define SYSCTL_DC7_DMACH19      0x00080000  // Timer0B / Timer1B
N#define SYSCTL_DC7_DMACH18      0x00040000  // Timer0A / Timer1A
N#define SYSCTL_DC7_DMACH17      0x00020000  // ADC0_SS3
N#define SYSCTL_DC7_DMACH16      0x00010000  // ADC0_SS2
N#define SYSCTL_DC7_DMACH15      0x00008000  // ADC0_SS1 / Timer2B
N#define SYSCTL_DC7_DMACH14      0x00004000  // ADC0_SS0 / Timer2A
N#define SYSCTL_DC7_DMACH13      0x00002000  // CAN0_TX / UART2_TX
N#define SYSCTL_DC7_DMACH12      0x00001000  // CAN0_RX / UART2_RX
N#define SYSCTL_DC7_SSI0_TX      0x00000800  // SSI0 TX on uDMA Ch11
N#define SYSCTL_DC7_DMACH11      0x00000800  // SSI0_TX / SSI1_TX
N#define SYSCTL_DC7_SSI0_RX      0x00000400  // SSI0 RX on uDMA Ch10
N#define SYSCTL_DC7_DMACH10      0x00000400  // SSI0_RX / SSI1_RX
N#define SYSCTL_DC7_UART0_TX     0x00000200  // UART0 TX on uDMA Ch9
N#define SYSCTL_DC7_DMACH9       0x00000200  // UART0_TX / UART1_TX
N#define SYSCTL_DC7_DMACH8       0x00000100  // UART0_RX / UART1_RX
N#define SYSCTL_DC7_UART0_RX     0x00000100  // UART0 RX on uDMA Ch8
N#define SYSCTL_DC7_DMACH7       0x00000080  // ETH_TX / Timer2B
N#define SYSCTL_DC7_DMACH6       0x00000040  // ETH_RX / Timer2A
N#define SYSCTL_DC7_DMACH5       0x00000020  // USB_EP3_TX / Timer2B
N#define SYSCTL_DC7_USB_EP3_TX   0x00000020  // USB EP3 TX on uDMA Ch5
N#define SYSCTL_DC7_USB_EP3_RX   0x00000010  // USB EP3 RX on uDMA Ch4
N#define SYSCTL_DC7_DMACH4       0x00000010  // USB_EP3_RX / Timer2A
N#define SYSCTL_DC7_USB_EP2_TX   0x00000008  // USB EP2 TX on uDMA Ch3
N#define SYSCTL_DC7_DMACH3       0x00000008  // USB_EP2_TX / Timer3B
N#define SYSCTL_DC7_USB_EP2_RX   0x00000004  // USB EP2 RX on uDMA Ch2
N#define SYSCTL_DC7_DMACH2       0x00000004  // USB_EP2_RX / Timer3A
N#define SYSCTL_DC7_USB_EP1_TX   0x00000002  // USB EP1 TX on uDMA Ch1
N#define SYSCTL_DC7_DMACH1       0x00000002  // USB_EP1_TX / UART2_TX
N#define SYSCTL_DC7_DMACH0       0x00000001  // USB_EP1_RX / UART2_RX
N#define SYSCTL_DC7_USB_EP1_RX   0x00000001  // USB EP1 RX on uDMA Ch0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC8 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present
N#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present
N#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present
N#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present
N#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present
N#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present
N#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present
N#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present
N#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present
N#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present
N#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present
N#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present
N#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present
N#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present
N#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present
N#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present
N#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present
N#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present
N#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present
N#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present
N#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present
N#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present
N#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present
N#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present
N#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PBORCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_PBORCTL_BORTIM_M 0x0000FFFC  // BOR Time Delay
N#define SYSCTL_PBORCTL_BORIOR   0x00000002  // BOR Interrupt or Reset
N#define SYSCTL_PBORCTL_BORWT    0x00000001  // BOR Wait and Check for Noise
N#define SYSCTL_PBORCTL_BORTIM_S 2
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDOPCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_LDOPCTL_M        0x0000003F  // LDO Output Voltage
N#define SYSCTL_LDOPCTL_2_50V    0x00000000  // 2.50
N#define SYSCTL_LDOPCTL_2_45V    0x00000001  // 2.45
N#define SYSCTL_LDOPCTL_2_40V    0x00000002  // 2.40
N#define SYSCTL_LDOPCTL_2_35V    0x00000003  // 2.35
N#define SYSCTL_LDOPCTL_2_30V    0x00000004  // 2.30
N#define SYSCTL_LDOPCTL_2_25V    0x00000005  // 2.25
N#define SYSCTL_LDOPCTL_2_75V    0x0000001B  // 2.75
N#define SYSCTL_LDOPCTL_2_70V    0x0000001C  // 2.70
N#define SYSCTL_LDOPCTL_2_65V    0x0000001D  // 2.65
N#define SYSCTL_LDOPCTL_2_60V    0x0000001E  // 2.60
N#define SYSCTL_LDOPCTL_2_55V    0x0000001F  // 2.55
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control
N#define SYSCTL_SRCR0_CAN2       0x04000000  // CAN2 Reset Control
N#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control
N#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control
N#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control
N#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control
N#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control
N#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control
N#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR1_EPI0       0x40000000  // EPI0 Reset Control
N#define SYSCTL_SRCR1_I2S0       0x10000000  // I2S0 Reset Control
N#define SYSCTL_SRCR1_COMP2      0x04000000  // Analog Comp 2 Reset Control
N#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control
N#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control
N#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control
N#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control
N#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control
N#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control
N#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control
N#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control
N#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control
N#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control
N#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control
N#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control
N#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control
N#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control
N#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR2_EPHY0      0x40000000  // PHY0 Reset Control
N#define SYSCTL_SRCR2_EMAC0      0x10000000  // MAC0 Reset Control
N#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control
N#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control
N#define SYSCTL_SRCR2_GPIOJ      0x00000100  // Port J Reset Control
N#define SYSCTL_SRCR2_GPIOH      0x00000080  // Port H Reset Control
N#define SYSCTL_SRCR2_GPIOG      0x00000040  // Port G Reset Control
N#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control
N#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control
N#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control
N#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control
N#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control
N#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RIS register.
N//
N//*****************************************************************************
N#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status
N#define SYSCTL_RIS_CLRIS        0x00000020  // Current Limit Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_IOFRIS       0x00000010  // Internal Oscillator Fault Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Fault Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_LDORIS       0x00000004  // LDO Power Unregulated Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_BORRIS       0x00000002  // Brown-Out Reset Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_PLLFRIS      0x00000001  // PLL Fault Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_IMC register.
N//
N//*****************************************************************************
N#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask
N#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask
N#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask
N#define SYSCTL_IMC_CLIM         0x00000020  // Current Limit Interrupt Mask
N#define SYSCTL_IMC_IOFIM        0x00000010  // Internal Oscillator Fault
N                                            // Interrupt Mask
N#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Fault Interrupt
N                                            // Mask
N#define SYSCTL_IMC_LDOIM        0x00000004  // LDO Power Unregulated Interrupt
N                                            // Mask
N#define SYSCTL_IMC_BORIM        0x00000002  // Brown-Out Reset Interrupt Mask
N#define SYSCTL_IMC_PLLFIM       0x00000001  // PLL Fault Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MISC register.
N//
N//*****************************************************************************
N#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status
N#define SYSCTL_MISC_CLMIS       0x00000020  // Current Limit Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_IOFMIS      0x00000010  // Internal Oscillator Fault Masked
N                                            // Interrupt Status
N#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Fault Masked
N                                            // Interrupt Status
N#define SYSCTL_MISC_LDOMIS      0x00000004  // LDO Power Unregulated Masked
N                                            // Interrupt Status
N#define SYSCTL_MISC_BORMIS      0x00000002  // BOR Masked Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RESC register.
N//
N//*****************************************************************************
N#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset
N#define SYSCTL_RESC_LDO         0x00000020  // LDO Reset
N#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset
N#define SYSCTL_RESC_SW          0x00000010  // Software Reset
N#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset
N#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset
N#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset
N#define SYSCTL_RESC_EXT         0x00000001  // External Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating
N#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor
N#define SYSCTL_RCC_SYSDIV_2     0x00800000  // System clock /2
N#define SYSCTL_RCC_SYSDIV_3     0x01000000  // System clock /3
N#define SYSCTL_RCC_SYSDIV_4     0x01800000  // System clock /4
N#define SYSCTL_RCC_SYSDIV_5     0x02000000  // System clock /5
N#define SYSCTL_RCC_SYSDIV_6     0x02800000  // System clock /6
N#define SYSCTL_RCC_SYSDIV_7     0x03000000  // System clock /7
N#define SYSCTL_RCC_SYSDIV_8     0x03800000  // System clock /8
N#define SYSCTL_RCC_SYSDIV_9     0x04000000  // System clock /9
N#define SYSCTL_RCC_SYSDIV_10    0x04800000  // System clock /10
N#define SYSCTL_RCC_SYSDIV_11    0x05000000  // System clock /11
N#define SYSCTL_RCC_SYSDIV_12    0x05800000  // System clock /12
N#define SYSCTL_RCC_SYSDIV_13    0x06000000  // System clock /13
N#define SYSCTL_RCC_SYSDIV_14    0x06800000  // System clock /14
N#define SYSCTL_RCC_SYSDIV_15    0x07000000  // System clock /15
N#define SYSCTL_RCC_SYSDIV_16    0x07800000  // System clock /16
N#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider
N#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor
N#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor
N#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2
N#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4
N#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8
N#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16
N#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32
N#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64
N#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down
N#define SYSCTL_RCC_OEN          0x00001000  // PLL Output Enable
N#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass
N#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value
N#define SYSCTL_RCC_XTAL_1MHZ    0x00000000  // 1 MHz
N#define SYSCTL_RCC_XTAL_1_84MHZ 0x00000040  // 1.8432 MHz
N#define SYSCTL_RCC_XTAL_2MHZ    0x00000080  // 2 MHz
N#define SYSCTL_RCC_XTAL_2_45MHZ 0x000000C0  // 2.4576 MHz
N#define SYSCTL_RCC_XTAL_3_57MHZ 0x00000100  // 3.579545 MHz
N#define SYSCTL_RCC_XTAL_3_68MHZ 0x00000140  // 3.6864 MHz
N#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz
N#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz
N#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz
N#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz
N#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz
N#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz
N#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz
N#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz
N#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz
N#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz
N#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz
N#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz
N#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz
N#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz
N#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz
N#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz
N#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz
N#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz
N#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz
N#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz
N#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz
N#define SYSCTL_RCC_PLLVER       0x00000400  // PLL Verification
N#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source
N#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC
N#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC
N#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4
N#define SYSCTL_RCC_OSCSRC_30    0x00000030  // 30 kHz
N#define SYSCTL_RCC_IOSCVER      0x00000008  // Internal Oscillator Verification
N                                            // Timer
N#define SYSCTL_RCC_MOSCVER      0x00000004  // Main Oscillator Verification
N                                            // Timer
N#define SYSCTL_RCC_IOSCDIS      0x00000002  // Internal Oscillator Disable
N#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable
N#define SYSCTL_RCC_SYSDIV_S     23
N#define SYSCTL_RCC_PWMDIV_S     17          // Shift to the PWMDIV field
N#define SYSCTL_RCC_XTAL_S       6           // Shift to the XTAL field
N#define SYSCTL_RCC_OSCSRC_S     4           // Shift to the OSCSRC field
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLCFG register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLCFG_OD_M      0x0000C000  // PLL OD Value
N#define SYSCTL_PLLCFG_OD_1      0x00000000  // Divide by 1
N#define SYSCTL_PLLCFG_OD_2      0x00004000  // Divide by 2
N#define SYSCTL_PLLCFG_OD_4      0x00008000  // Divide by 4
N#define SYSCTL_PLLCFG_F_M       0x00003FE0  // PLL F Value
N#define SYSCTL_PLLCFG_R_M       0x0000001F  // PLL R Value
N#define SYSCTL_PLLCFG_F_S       5
N#define SYSCTL_PLLCFG_R_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_GPIOHBCTL_PORTJ  0x00000100  // Port J Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTH  0x00000080  // Port H Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTG  0x00000040  // Port G Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance
N                                            // Bus
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2
N#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200
N                                            // MHz
N#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2
N#define SYSCTL_RCC2_SYSDIV2_2   0x00800000  // System clock /2
N#define SYSCTL_RCC2_SYSDIV2_3   0x01000000  // System clock /3
N#define SYSCTL_RCC2_SYSDIV2_4   0x01800000  // System clock /4
N#define SYSCTL_RCC2_SYSDIV2_5   0x02000000  // System clock /5
N#define SYSCTL_RCC2_SYSDIV2_6   0x02800000  // System clock /6
N#define SYSCTL_RCC2_SYSDIV2_7   0x03000000  // System clock /7
N#define SYSCTL_RCC2_SYSDIV2_8   0x03800000  // System clock /8
N#define SYSCTL_RCC2_SYSDIV2_9   0x04000000  // System clock /9
N#define SYSCTL_RCC2_SYSDIV2_10  0x04800000  // System clock /10
N#define SYSCTL_RCC2_SYSDIV2_11  0x05000000  // System clock /11
N#define SYSCTL_RCC2_SYSDIV2_12  0x05800000  // System clock /12
N#define SYSCTL_RCC2_SYSDIV2_13  0x06000000  // System clock /13
N#define SYSCTL_RCC2_SYSDIV2_14  0x06800000  // System clock /14
N#define SYSCTL_RCC2_SYSDIV2_15  0x07000000  // System clock /15
N#define SYSCTL_RCC2_SYSDIV2_16  0x07800000  // System clock /16
N#define SYSCTL_RCC2_SYSDIV2_17  0x08000000  // System clock /17
N#define SYSCTL_RCC2_SYSDIV2_18  0x08800000  // System clock /18
N#define SYSCTL_RCC2_SYSDIV2_19  0x09000000  // System clock /19
N#define SYSCTL_RCC2_SYSDIV2_20  0x09800000  // System clock /20
N#define SYSCTL_RCC2_SYSDIV2_21  0x0A000000  // System clock /21
N#define SYSCTL_RCC2_SYSDIV2_22  0x0A800000  // System clock /22
N#define SYSCTL_RCC2_SYSDIV2_23  0x0B000000  // System clock /23
N#define SYSCTL_RCC2_SYSDIV2_24  0x0B800000  // System clock /24
N#define SYSCTL_RCC2_SYSDIV2_25  0x0C000000  // System clock /25
N#define SYSCTL_RCC2_SYSDIV2_26  0x0C800000  // System clock /26
N#define SYSCTL_RCC2_SYSDIV2_27  0x0D000000  // System clock /27
N#define SYSCTL_RCC2_SYSDIV2_28  0x0D800000  // System clock /28
N#define SYSCTL_RCC2_SYSDIV2_29  0x0E000000  // System clock /29
N#define SYSCTL_RCC2_SYSDIV2_30  0x0E800000  // System clock /30
N#define SYSCTL_RCC2_SYSDIV2_31  0x0F000000  // System clock /31
N#define SYSCTL_RCC2_SYSDIV2_32  0x0F800000  // System clock /32
N#define SYSCTL_RCC2_SYSDIV2_33  0x10000000  // System clock /33
N#define SYSCTL_RCC2_SYSDIV2_34  0x10800000  // System clock /34
N#define SYSCTL_RCC2_SYSDIV2_35  0x11000000  // System clock /35
N#define SYSCTL_RCC2_SYSDIV2_36  0x11800000  // System clock /36
N#define SYSCTL_RCC2_SYSDIV2_37  0x12000000  // System clock /37
N#define SYSCTL_RCC2_SYSDIV2_38  0x12800000  // System clock /38
N#define SYSCTL_RCC2_SYSDIV2_39  0x13000000  // System clock /39
N#define SYSCTL_RCC2_SYSDIV2_40  0x13800000  // System clock /40
N#define SYSCTL_RCC2_SYSDIV2_41  0x14000000  // System clock /41
N#define SYSCTL_RCC2_SYSDIV2_42  0x14800000  // System clock /42
N#define SYSCTL_RCC2_SYSDIV2_43  0x15000000  // System clock /43
N#define SYSCTL_RCC2_SYSDIV2_44  0x15800000  // System clock /44
N#define SYSCTL_RCC2_SYSDIV2_45  0x16000000  // System clock /45
N#define SYSCTL_RCC2_SYSDIV2_46  0x16800000  // System clock /46
N#define SYSCTL_RCC2_SYSDIV2_47  0x17000000  // System clock /47
N#define SYSCTL_RCC2_SYSDIV2_48  0x17800000  // System clock /48
N#define SYSCTL_RCC2_SYSDIV2_49  0x18000000  // System clock /49
N#define SYSCTL_RCC2_SYSDIV2_50  0x18800000  // System clock /50
N#define SYSCTL_RCC2_SYSDIV2_51  0x19000000  // System clock /51
N#define SYSCTL_RCC2_SYSDIV2_52  0x19800000  // System clock /52
N#define SYSCTL_RCC2_SYSDIV2_53  0x1A000000  // System clock /53
N#define SYSCTL_RCC2_SYSDIV2_54  0x1A800000  // System clock /54
N#define SYSCTL_RCC2_SYSDIV2_55  0x1B000000  // System clock /55
N#define SYSCTL_RCC2_SYSDIV2_56  0x1B800000  // System clock /56
N#define SYSCTL_RCC2_SYSDIV2_57  0x1C000000  // System clock /57
N#define SYSCTL_RCC2_SYSDIV2_58  0x1C800000  // System clock /58
N#define SYSCTL_RCC2_SYSDIV2_59  0x1D000000  // System clock /59
N#define SYSCTL_RCC2_SYSDIV2_60  0x1D800000  // System clock /60
N#define SYSCTL_RCC2_SYSDIV2_61  0x1E000000  // System clock /61
N#define SYSCTL_RCC2_SYSDIV2_62  0x1E800000  // System clock /62
N#define SYSCTL_RCC2_SYSDIV2_63  0x1F000000  // System clock /63
N#define SYSCTL_RCC2_SYSDIV2_64  0x1F800000  // System clock /64
N#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2
N#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL
N#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2
N#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2
N#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2
N#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC
N#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC
N#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4
N#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // 30 kHz
N#define SYSCTL_RCC2_OSCSRC2_419 0x00000060  // 4.194304 MHz
N#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz
N#define SYSCTL_RCC2_SYSDIV2_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected
N#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action
N#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN2       0x04000000  // CAN2 Clock Gating Control
N#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_RCGC0_ADCSPD_M   0x00000F00  // ADC Sample Speed
N#define SYSCTL_RCGC0_ADCSPD125K 0x00000000  // 125K samples/second
N#define SYSCTL_RCGC0_ADCSPD250K 0x00000100  // 250K samples/second
N#define SYSCTL_RCGC0_ADCSPD500K 0x00000200  // 500K samples/second
N#define SYSCTL_RCGC0_ADCSPD1M   0x00000300  // 1M samples/second
N#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed
N#define SYSCTL_RCGC0_ADC1SPD_125K \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_125K                                 0x00000000  
N#define SYSCTL_RCGC0_ADC1SPD_250K \
N                                0x00000400  // 250K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_250K                                 0x00000400  
N#define SYSCTL_RCGC0_ADC1SPD_500K \
N                                0x00000800  // 500K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_500K                                 0x00000800  
N#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second
N#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed
N#define SYSCTL_RCGC0_ADC0SPD_125K \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_125K                                 0x00000000  
N#define SYSCTL_RCGC0_ADC0SPD_250K \
N                                0x00000100  // 250K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_250K                                 0x00000100  
N#define SYSCTL_RCGC0_ADC0SPD_500K \
N                                0x00000200  // 500K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_500K                                 0x00000200  
N#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second
N#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC1_EPI0       0x40000000  // EPI0 Clock Gating
N#define SYSCTL_RCGC1_I2S0       0x10000000  // I2S0 Clock Gating
N#define SYSCTL_RCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC2_EPHY0      0x40000000  // PHY0 Clock Gating Control
N#define SYSCTL_RCGC2_EMAC0      0x10000000  // MAC0 Clock Gating Control
N#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_RCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_RCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_RCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN2       0x04000000  // CAN2 Clock Gating Control
N#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_SCGC0_ADCSPD_M   0x00000F00  // ADC Sample Speed
N#define SYSCTL_SCGC0_ADCSPD125K 0x00000000  // 125K samples/second
N#define SYSCTL_SCGC0_ADCSPD250K 0x00000100  // 250K samples/second
N#define SYSCTL_SCGC0_ADCSPD500K 0x00000200  // 500K samples/second
N#define SYSCTL_SCGC0_ADCSPD1M   0x00000300  // 1M samples/second
N#define SYSCTL_SCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed
N#define SYSCTL_SCGC0_ADC1SPD_125K \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_SCGC0_ADC1SPD_125K                                 0x00000000  
N#define SYSCTL_SCGC0_ADC1SPD_250K \
N                                0x00000400  // 250K samples/second
X#define SYSCTL_SCGC0_ADC1SPD_250K                                 0x00000400  
N#define SYSCTL_SCGC0_ADC1SPD_500K \
N                                0x00000800  // 500K samples/second
X#define SYSCTL_SCGC0_ADC1SPD_500K                                 0x00000800  
N#define SYSCTL_SCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second
N#define SYSCTL_SCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed
N#define SYSCTL_SCGC0_ADC0SPD_125K \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_SCGC0_ADC0SPD_125K                                 0x00000000  
N#define SYSCTL_SCGC0_ADC0SPD_250K \
N                                0x00000100  // 250K samples/second
X#define SYSCTL_SCGC0_ADC0SPD_250K                                 0x00000100  
N#define SYSCTL_SCGC0_ADC0SPD_500K \
N                                0x00000200  // 500K samples/second
X#define SYSCTL_SCGC0_ADC0SPD_500K                                 0x00000200  
N#define SYSCTL_SCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second
N#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC1_EPI0       0x40000000  // EPI0 Clock Gating
N#define SYSCTL_SCGC1_I2S0       0x10000000  // I2S0 Clock Gating
N#define SYSCTL_SCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC2_EPHY0      0x40000000  // PHY0 Clock Gating Control
N#define SYSCTL_SCGC2_EMAC0      0x10000000  // MAC0 Clock Gating Control
N#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_SCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_SCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_SCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN2       0x04000000  // CAN2 Clock Gating Control
N#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC1_EPI0       0x40000000  // EPI0 Clock Gating
N#define SYSCTL_DCGC1_I2S0       0x10000000  // I2S0 Clock Gating
N#define SYSCTL_DCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC2_EPHY0      0x40000000  // PHY0 Clock Gating Control
N#define SYSCTL_DCGC2_EMAC0      0x10000000  // MAC0 Clock Gating Control
N#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_DCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_DCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_DCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override
N#define SYSCTL_DSLPCLKCFG_D_1   0x00000000  // System clock /1
N#define SYSCTL_DSLPCLKCFG_D_2   0x00800000  // System clock /2
N#define SYSCTL_DSLPCLKCFG_D_3   0x01000000  // System clock /3
N#define SYSCTL_DSLPCLKCFG_D_4   0x01800000  // System clock /4
N#define SYSCTL_DSLPCLKCFG_D_5   0x02000000  // System clock /5
N#define SYSCTL_DSLPCLKCFG_D_6   0x02800000  // System clock /6
N#define SYSCTL_DSLPCLKCFG_D_7   0x03000000  // System clock /7
N#define SYSCTL_DSLPCLKCFG_D_8   0x03800000  // System clock /8
N#define SYSCTL_DSLPCLKCFG_D_9   0x04000000  // System clock /9
N#define SYSCTL_DSLPCLKCFG_D_10  0x04800000  // System clock /10
N#define SYSCTL_DSLPCLKCFG_D_11  0x05000000  // System clock /11
N#define SYSCTL_DSLPCLKCFG_D_12  0x05800000  // System clock /12
N#define SYSCTL_DSLPCLKCFG_D_13  0x06000000  // System clock /13
N#define SYSCTL_DSLPCLKCFG_D_14  0x06800000  // System clock /14
N#define SYSCTL_DSLPCLKCFG_D_15  0x07000000  // System clock /15
N#define SYSCTL_DSLPCLKCFG_D_16  0x07800000  // System clock /16
N#define SYSCTL_DSLPCLKCFG_D_17  0x08000000  // System clock /17
N#define SYSCTL_DSLPCLKCFG_D_18  0x08800000  // System clock /18
N#define SYSCTL_DSLPCLKCFG_D_19  0x09000000  // System clock /19
N#define SYSCTL_DSLPCLKCFG_D_20  0x09800000  // System clock /20
N#define SYSCTL_DSLPCLKCFG_D_21  0x0A000000  // System clock /21
N#define SYSCTL_DSLPCLKCFG_D_22  0x0A800000  // System clock /22
N#define SYSCTL_DSLPCLKCFG_D_23  0x0B000000  // System clock /23
N#define SYSCTL_DSLPCLKCFG_D_24  0x0B800000  // System clock /24
N#define SYSCTL_DSLPCLKCFG_D_25  0x0C000000  // System clock /25
N#define SYSCTL_DSLPCLKCFG_D_26  0x0C800000  // System clock /26
N#define SYSCTL_DSLPCLKCFG_D_27  0x0D000000  // System clock /27
N#define SYSCTL_DSLPCLKCFG_D_28  0x0D800000  // System clock /28
N#define SYSCTL_DSLPCLKCFG_D_29  0x0E000000  // System clock /29
N#define SYSCTL_DSLPCLKCFG_D_30  0x0E800000  // System clock /30
N#define SYSCTL_DSLPCLKCFG_D_31  0x0F000000  // System clock /31
N#define SYSCTL_DSLPCLKCFG_D_32  0x0F800000  // System clock /32
N#define SYSCTL_DSLPCLKCFG_D_33  0x10000000  // System clock /33
N#define SYSCTL_DSLPCLKCFG_D_34  0x10800000  // System clock /34
N#define SYSCTL_DSLPCLKCFG_D_35  0x11000000  // System clock /35
N#define SYSCTL_DSLPCLKCFG_D_36  0x11800000  // System clock /36
N#define SYSCTL_DSLPCLKCFG_D_37  0x12000000  // System clock /37
N#define SYSCTL_DSLPCLKCFG_D_38  0x12800000  // System clock /38
N#define SYSCTL_DSLPCLKCFG_D_39  0x13000000  // System clock /39
N#define SYSCTL_DSLPCLKCFG_D_40  0x13800000  // System clock /40
N#define SYSCTL_DSLPCLKCFG_D_41  0x14000000  // System clock /41
N#define SYSCTL_DSLPCLKCFG_D_42  0x14800000  // System clock /42
N#define SYSCTL_DSLPCLKCFG_D_43  0x15000000  // System clock /43
N#define SYSCTL_DSLPCLKCFG_D_44  0x15800000  // System clock /44
N#define SYSCTL_DSLPCLKCFG_D_45  0x16000000  // System clock /45
N#define SYSCTL_DSLPCLKCFG_D_46  0x16800000  // System clock /46
N#define SYSCTL_DSLPCLKCFG_D_47  0x17000000  // System clock /47
N#define SYSCTL_DSLPCLKCFG_D_48  0x17800000  // System clock /48
N#define SYSCTL_DSLPCLKCFG_D_49  0x18000000  // System clock /49
N#define SYSCTL_DSLPCLKCFG_D_50  0x18800000  // System clock /50
N#define SYSCTL_DSLPCLKCFG_D_51  0x19000000  // System clock /51
N#define SYSCTL_DSLPCLKCFG_D_52  0x19800000  // System clock /52
N#define SYSCTL_DSLPCLKCFG_D_53  0x1A000000  // System clock /53
N#define SYSCTL_DSLPCLKCFG_D_54  0x1A800000  // System clock /54
N#define SYSCTL_DSLPCLKCFG_D_55  0x1B000000  // System clock /55
N#define SYSCTL_DSLPCLKCFG_D_56  0x1B800000  // System clock /56
N#define SYSCTL_DSLPCLKCFG_D_57  0x1C000000  // System clock /57
N#define SYSCTL_DSLPCLKCFG_D_58  0x1C800000  // System clock /58
N#define SYSCTL_DSLPCLKCFG_D_59  0x1D000000  // System clock /59
N#define SYSCTL_DSLPCLKCFG_D_60  0x1D800000  // System clock /60
N#define SYSCTL_DSLPCLKCFG_D_61  0x1E000000  // System clock /61
N#define SYSCTL_DSLPCLKCFG_D_62  0x1E800000  // System clock /62
N#define SYSCTL_DSLPCLKCFG_D_63  0x1F000000  // System clock /63
N#define SYSCTL_DSLPCLKCFG_D_64  0x1F800000  // System clock /64
N#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source
N#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC
N#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC
N#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // 30 kHz
N#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz
N#define SYSCTL_DSLPCLKCFG_PIOSCPD \
N                                0x00000002  // PIOSC Power Down Request
X#define SYSCTL_DSLPCLKCFG_PIOSCPD                                 0x00000002  
N#define SYSCTL_DSLPCLKCFG_IOSC  0x00000001  // IOSC Clock Source
N#define SYSCTL_DSLPCLKCFG_D_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SYSPROP register.
N//
N//*****************************************************************************
N#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCCAL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value
N#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration
N#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim
N#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value
N#define SYSCTL_PIOSCCAL_UT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_CLKVCLR register.
N//
N//*****************************************************************************
N#define SYSCTL_CLKVCLR_VERCLR   0x00000001  // Clock Verification Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value
N#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result
N#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been
N                                            // attempted
N#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation
N                                            // completed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation
N                                            // failed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value
N#define SYSCTL_PIOSCSTAT_DT_S   16
N#define SYSCTL_PIOSCSTAT_CT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDOARST register.
N//
N//*****************************************************************************
N#define SYSCTL_LDOARST_LDOARST  0x00000001  // LDO Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value
N#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value
N#define SYSCTL_PLLFREQ0_MFRAC_S 10
N#define SYSCTL_PLLFREQ0_MINT_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ1
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value
N#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value
N#define SYSCTL_PLLFREQ1_Q_S     8
N#define SYSCTL_PLLFREQ1_N_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_I2SMCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_I2SMCLKCFG_RXEN  0x80000000  // RX Clock Enable
N#define SYSCTL_I2SMCLKCFG_RXI_M 0x3FF00000  // RX Clock Integer Input
N#define SYSCTL_I2SMCLKCFG_RXF_M 0x000F0000  // RX Clock Fractional Input
N#define SYSCTL_I2SMCLKCFG_TXEN  0x00008000  // TX Clock Enable
N#define SYSCTL_I2SMCLKCFG_TXI_M 0x00003FF0  // TX Clock Integer Input
N#define SYSCTL_I2SMCLKCFG_TXF_M 0x0000000F  // TX Clock Fractional Input
N#define SYSCTL_I2SMCLKCFG_RXI_S 20
N#define SYSCTL_I2SMCLKCFG_RXF_S 16
N#define SYSCTL_I2SMCLKCFG_TXI_S 4
N#define SYSCTL_I2SMCLKCFG_TXF_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC9 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present
N#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present
N#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present
N#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present
N#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present
N#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present
N#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present
N#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present
N#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present
N#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present
N#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present
N#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present
N#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present
N#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present
N#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present
N#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_NVMSTAT_TPSW     0x00000010  // Third Party Software Present
N#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer
N                                            // Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present
N#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PPTIMER_P5       0x00000020  // Timer 5 Present
N#define SYSCTL_PPTIMER_P4       0x00000010  // Timer 4 Present
N#define SYSCTL_PPTIMER_P3       0x00000008  // Timer 3 Present
N#define SYSCTL_PPTIMER_P2       0x00000004  // Timer 2 Present
N#define SYSCTL_PPTIMER_P1       0x00000002  // Timer 1 Present
N#define SYSCTL_PPTIMER_P0       0x00000001  // Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present
N#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present
N#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present
N#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present
N#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present
N#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present
N#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present
N#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present
N#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present
N#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present
N#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present
N#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present
N#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present
N#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present
N#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present
N#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present
N#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present
N#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present
N#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present
N#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present
N#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present
N#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present
N#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present
N#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present
N#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present
N#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present
N#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present
N#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present
N#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present
N#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present
N#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present
N#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present
N#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present
N#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPLPC_P0         0x00000001  // LPC Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPPECI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPPECI_P0        0x00000001  // PECI Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PPFAN_P0         0x00000001  // FAN Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWTIMER_P5      0x00000020  // Wide Timer 5 Present
N#define SYSCTL_PPWTIMER_P4      0x00000010  // Wide Timer 4 Present
N#define SYSCTL_PPWTIMER_P3      0x00000008  // Wide Timer 3 Present
N#define SYSCTL_PPWTIMER_P2      0x00000004  // Wide Timer 2 Present
N#define SYSCTL_PPWTIMER_P1      0x00000002  // Wide Timer 1 Present
N#define SYSCTL_PPWTIMER_P0      0x00000001  // Wide Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset
N#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_SRTIMER_R5       0x00000020  // Timer 5 Software Reset
N#define SYSCTL_SRTIMER_R4       0x00000010  // Timer 4 Software Reset
N#define SYSCTL_SRTIMER_R3       0x00000008  // Timer 3 Software Reset
N#define SYSCTL_SRTIMER_R2       0x00000004  // Timer 2 Software Reset
N#define SYSCTL_SRTIMER_R1       0x00000002  // Timer 1 Software Reset
N#define SYSCTL_SRTIMER_R0       0x00000001  // Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_SRGPIO_R14       0x00004000  // GPIO Port Q Software Reset
N#define SYSCTL_SRGPIO_R13       0x00002000  // GPIO Port P Software Reset
N#define SYSCTL_SRGPIO_R12       0x00001000  // GPIO Port N Software Reset
N#define SYSCTL_SRGPIO_R11       0x00000800  // GPIO Port M Software Reset
N#define SYSCTL_SRGPIO_R10       0x00000400  // GPIO Port L Software Reset
N#define SYSCTL_SRGPIO_R9        0x00000200  // GPIO Port K Software Reset
N#define SYSCTL_SRGPIO_R8        0x00000100  // GPIO Port J Software Reset
N#define SYSCTL_SRGPIO_R7        0x00000080  // GPIO Port H Software Reset
N#define SYSCTL_SRGPIO_R6        0x00000040  // GPIO Port G Software Reset
N#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset
N#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset
N#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset
N#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset
N#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset
N#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software
N                                            // Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset
N#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset
N#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset
N#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset
N#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset
N#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset
N#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset
N#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset
N#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset
N#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset
N#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SRI2C_R5         0x00000020  // I2C Module 5 Software Reset
N#define SYSCTL_SRI2C_R4         0x00000010  // I2C Module 4 Software Reset
N#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset
N#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset
N#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset
N#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset
N#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset
N#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset
N#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset
N#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_SRLPC_R0         0x00000001  // LPC Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRPECI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRPECI_R0        0x00000001  // PECI Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SRFAN_R0         0x00000001  // FAN Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWTIMER_R5      0x00000020  // Wide Timer 5 Software Reset
N#define SYSCTL_SRWTIMER_R4      0x00000010  // Wide Timer 4 Software Reset
N#define SYSCTL_SRWTIMER_R3      0x00000008  // Wide Timer 3 Software Reset
N#define SYSCTL_SRWTIMER_R2      0x00000004  // Wide Timer 2 Software Reset
N#define SYSCTL_SRWTIMER_R1      0x00000002  // Wide Timer 1 Software Reset
N#define SYSCTL_SRWTIMER_R0      0x00000001  // Wide Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCTIMER_R5     0x00000020  // Timer 5 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCTIMER_R4     0x00000010  // Timer 4 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCTIMER_R3     0x00000008  // Timer 3 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCTIMER_R2     0x00000004  // Timer 2 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCTIMER_R1     0x00000002  // Timer 1 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCTIMER_R0     0x00000001  // Timer 0 Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCGPIO_R14     0x00004000  // GPIO Port Q Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R13     0x00002000  // GPIO Port P Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R12     0x00001000  // GPIO Port N Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R11     0x00000800  // GPIO Port M Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R10     0x00000400  // GPIO Port L Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R9      0x00000200  // GPIO Port K Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R8      0x00000100  // GPIO Port J Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R7      0x00000080  // GPIO Port H Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R6      0x00000040  // GPIO Port G Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCI2C_R5       0x00000020  // I2C Module 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R4       0x00000010  // I2C Module 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCLPC_R0       0x00000001  // LPC Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCPECI
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCPECI_R0      0x00000001  // PECI Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCFAN_R0       0x00000001  // FAN Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWTIMER_R5    0x00000020  // Wide Timer 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWTIMER_R4    0x00000010  // Wide Timer 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWTIMER_R3    0x00000008  // Wide Timer 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWTIMER_R2    0x00000004  // Wide Timer 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWTIMER_R1    0x00000002  // Wide Timer 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWTIMER_R0    0x00000001  // Wide Timer 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCTIMER_S5     0x00000020  // Timer 5 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S4     0x00000010  // Timer 4 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S3     0x00000008  // Timer 3 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S2     0x00000004  // Timer 2 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S1     0x00000002  // Timer 1 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S0     0x00000001  // Timer 0 Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCGPIO_S14     0x00004000  // GPIO Port Q Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S13     0x00002000  // GPIO Port P Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S12     0x00001000  // GPIO Port N Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S11     0x00000800  // GPIO Port M Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S10     0x00000400  // GPIO Port L Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S9      0x00000200  // GPIO Port K Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S8      0x00000100  // GPIO Port J Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S7      0x00000080  // GPIO Port H Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S6      0x00000040  // GPIO Port G Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCI2C_S5       0x00000020  // I2C Module 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S4       0x00000010  // I2C Module 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCLPC_S0       0x00000001  // LPC Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCPECI
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCPECI_S0      0x00000001  // PECI Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCFAN_S0       0x00000001  // FAN Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWTIMER_S5    0x00000020  // Wide Timer 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCWTIMER_S4    0x00000010  // Wide Timer 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCWTIMER_S3    0x00000008  // Wide Timer 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCWTIMER_S2    0x00000004  // Wide Timer 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCWTIMER_S1    0x00000002  // Wide Timer 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCWTIMER_S0    0x00000001  // Wide Timer 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCTIMER_D5     0x00000020  // Timer 5 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCTIMER_D4     0x00000010  // Timer 4 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCTIMER_D3     0x00000008  // Timer 3 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCTIMER_D2     0x00000004  // Timer 2 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCTIMER_D1     0x00000002  // Timer 1 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCTIMER_D0     0x00000001  // Timer 0 Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCGPIO_D14     0x00004000  // GPIO Port Q Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D13     0x00002000  // GPIO Port P Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D12     0x00001000  // GPIO Port N Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D11     0x00000800  // GPIO Port M Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D10     0x00000400  // GPIO Port L Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D9      0x00000200  // GPIO Port K Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D8      0x00000100  // GPIO Port J Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D7      0x00000080  // GPIO Port H Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D6      0x00000040  // GPIO Port G Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCI2C_D5       0x00000020  // I2C Module 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D4       0x00000010  // I2C Module 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCLPC_D0       0x00000001  // LPC Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCPECI
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCPECI_D0      0x00000001  // PECI Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCFAN_D0       0x00000001  // FAN Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWTIMER_D5    0x00000020  // Wide Timer 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWTIMER_D4    0x00000010  // Wide Timer 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWTIMER_D3    0x00000008  // Wide Timer 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWTIMER_D2    0x00000004  // Wide Timer 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWTIMER_D1    0x00000002  // Wide Timer 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWTIMER_D0    0x00000001  // Wide Timer 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PCWD_P1          0x00000002  // Watchdog Timer 1 Power Control
N#define SYSCTL_PCWD_P0          0x00000001  // Watchdog Timer 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PCTIMER_P5       0x00000020  // Timer 5 Power Control
N#define SYSCTL_PCTIMER_P4       0x00000010  // Timer 4 Power Control
N#define SYSCTL_PCTIMER_P3       0x00000008  // Timer 3 Power Control
N#define SYSCTL_PCTIMER_P2       0x00000004  // Timer 2 Power Control
N#define SYSCTL_PCTIMER_P1       0x00000002  // Timer 1 Power Control
N#define SYSCTL_PCTIMER_P0       0x00000001  // Timer 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PCGPIO_P14       0x00004000  // GPIO Port Q Power Control
N#define SYSCTL_PCGPIO_P13       0x00002000  // GPIO Port P Power Control
N#define SYSCTL_PCGPIO_P12       0x00001000  // GPIO Port N Power Control
N#define SYSCTL_PCGPIO_P11       0x00000800  // GPIO Port M Power Control
N#define SYSCTL_PCGPIO_P10       0x00000400  // GPIO Port L Power Control
N#define SYSCTL_PCGPIO_P9        0x00000200  // GPIO Port K Power Control
N#define SYSCTL_PCGPIO_P8        0x00000100  // GPIO Port J Power Control
N#define SYSCTL_PCGPIO_P7        0x00000080  // GPIO Port H Power Control
N#define SYSCTL_PCGPIO_P6        0x00000040  // GPIO Port G Power Control
N#define SYSCTL_PCGPIO_P5        0x00000020  // GPIO Port F Power Control
N#define SYSCTL_PCGPIO_P4        0x00000010  // GPIO Port E Power Control
N#define SYSCTL_PCGPIO_P3        0x00000008  // GPIO Port D Power Control
N#define SYSCTL_PCGPIO_P2        0x00000004  // GPIO Port C Power Control
N#define SYSCTL_PCGPIO_P1        0x00000002  // GPIO Port B Power Control
N#define SYSCTL_PCGPIO_P0        0x00000001  // GPIO Port A Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PCDMA_P0         0x00000001  // uDMA Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PCHIB_P0         0x00000001  // Hibernation Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PCUART_P7        0x00000080  // UART Module 7 Power Control
N#define SYSCTL_PCUART_P6        0x00000040  // UART Module 6 Power Control
N#define SYSCTL_PCUART_P5        0x00000020  // UART Module 5 Power Control
N#define SYSCTL_PCUART_P4        0x00000010  // UART Module 4 Power Control
N#define SYSCTL_PCUART_P3        0x00000008  // UART Module 3 Power Control
N#define SYSCTL_PCUART_P2        0x00000004  // UART Module 2 Power Control
N#define SYSCTL_PCUART_P1        0x00000002  // UART Module 1 Power Control
N#define SYSCTL_PCUART_P0        0x00000001  // UART Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCSSI_P3         0x00000008  // SSI Module 3 Power Control
N#define SYSCTL_PCSSI_P2         0x00000004  // SSI Module 2 Power Control
N#define SYSCTL_PCSSI_P1         0x00000002  // SSI Module 1 Power Control
N#define SYSCTL_PCSSI_P0         0x00000001  // SSI Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PCI2C_P5         0x00000020  // I2C Module 5 Power Control
N#define SYSCTL_PCI2C_P4         0x00000010  // I2C Module 4 Power Control
N#define SYSCTL_PCI2C_P3         0x00000008  // I2C Module 3 Power Control
N#define SYSCTL_PCI2C_P2         0x00000004  // I2C Module 2 Power Control
N#define SYSCTL_PCI2C_P1         0x00000002  // I2C Module 1 Power Control
N#define SYSCTL_PCI2C_P0         0x00000001  // I2C Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PCUSB_P0         0x00000001  // USB Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PCCAN_P1         0x00000002  // CAN Module 1 Power Control
N#define SYSCTL_PCCAN_P0         0x00000001  // CAN Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PCADC_P1         0x00000002  // ADC Module 1 Power Control
N#define SYSCTL_PCADC_P0         0x00000001  // ADC Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PCACMP_P0        0x00000001  // Analog Comparator Module 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PCPWM_P1         0x00000002  // PWM Module 1 Power Control
N#define SYSCTL_PCPWM_P0         0x00000001  // PWM Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCQEI_P1         0x00000002  // QEI Module 1 Power Control
N#define SYSCTL_PCQEI_P0         0x00000001  // QEI Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_PCLPC_P0         0x00000001  // LPC Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCPECI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCPECI_P0        0x00000001  // PECI Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PCFAN_P0         0x00000001  // FAN Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEEPROM_P0      0x00000001  // EEPROM Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PCWTIMER_P5      0x00000020  // Wide Timer 5 Power Control
N#define SYSCTL_PCWTIMER_P4      0x00000010  // Wide Timer 4 Power Control
N#define SYSCTL_PCWTIMER_P3      0x00000008  // Wide Timer 3 Power Control
N#define SYSCTL_PCWTIMER_P2      0x00000004  // Wide Timer 2 Power Control
N#define SYSCTL_PCWTIMER_P1      0x00000002  // Wide Timer 1 Power Control
N#define SYSCTL_PCWTIMER_P0      0x00000001  // Wide Timer 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral
N                                            // Ready
N#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PRTIMER_R5       0x00000020  // Timer 5 Peripheral Ready
N#define SYSCTL_PRTIMER_R4       0x00000010  // Timer 4 Peripheral Ready
N#define SYSCTL_PRTIMER_R3       0x00000008  // Timer 3 Peripheral Ready
N#define SYSCTL_PRTIMER_R2       0x00000004  // Timer 2 Peripheral Ready
N#define SYSCTL_PRTIMER_R1       0x00000002  // Timer 1 Peripheral Ready
N#define SYSCTL_PRTIMER_R0       0x00000001  // Timer 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PRGPIO_R14       0x00004000  // GPIO Port Q Peripheral Ready
N#define SYSCTL_PRGPIO_R13       0x00002000  // GPIO Port P Peripheral Ready
N#define SYSCTL_PRGPIO_R12       0x00001000  // GPIO Port N Peripheral Ready
N#define SYSCTL_PRGPIO_R11       0x00000800  // GPIO Port M Peripheral Ready
N#define SYSCTL_PRGPIO_R10       0x00000400  // GPIO Port L Peripheral Ready
N#define SYSCTL_PRGPIO_R9        0x00000200  // GPIO Port K Peripheral Ready
N#define SYSCTL_PRGPIO_R8        0x00000100  // GPIO Port J Peripheral Ready
N#define SYSCTL_PRGPIO_R7        0x00000080  // GPIO Port H Peripheral Ready
N#define SYSCTL_PRGPIO_R6        0x00000040  // GPIO Port G Peripheral Ready
N#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready
N#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready
N#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready
N#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready
N#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready
N#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready
N#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready
N#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready
N#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready
N#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready
N#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready
N#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready
N#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready
N#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready
N#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready
N#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PRI2C_R5         0x00000020  // I2C Module 5 Peripheral Ready
N#define SYSCTL_PRI2C_R4         0x00000010  // I2C Module 4 Peripheral Ready
N#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready
N#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready
N#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready
N#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready
N#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready
N#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready
N#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready
N#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_PRLPC_R0         0x00000001  // LPC Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRPECI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRPECI_R0        0x00000001  // PECI Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PRFAN_R0         0x00000001  // FAN Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWTIMER_R5      0x00000020  // Wide Timer 5 Peripheral Ready
N#define SYSCTL_PRWTIMER_R4      0x00000010  // Wide Timer 4 Peripheral Ready
N#define SYSCTL_PRWTIMER_R3      0x00000008  // Wide Timer 3 Peripheral Ready
N#define SYSCTL_PRWTIMER_R2      0x00000004  // Wide Timer 2 Peripheral Ready
N#define SYSCTL_PRWTIMER_R1      0x00000002  // Wide Timer 1 Peripheral Ready
N#define SYSCTL_PRWTIMER_R0      0x00000001  // Wide Timer 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following definitions are deprecated.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the System Control register
N// addresses.
N//
N//*****************************************************************************
N#define SYSCTL_GPIOHSCTL        0x400FE06C  // GPIO High-Speed Control
N#define SYSCTL_USER0            0x400FE1E0  // NV User Register 0
N#define SYSCTL_USER1            0x400FE1E4  // NV User Register 1
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DID0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DID0_VER_MASK    0x70000000  // DID0 version mask
N#define SYSCTL_DID0_CLASS_MASK  0x00FF0000  // Device Class
N#define SYSCTL_DID0_MAJ_MASK    0x0000FF00  // Major revision mask
N#define SYSCTL_DID0_MAJ_A       0x00000000  // Major revision A
N#define SYSCTL_DID0_MAJ_B       0x00000100  // Major revision B
N#define SYSCTL_DID0_MAJ_C       0x00000200  // Major revision C
N#define SYSCTL_DID0_MIN_MASK    0x000000FF  // Minor revision mask
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DID1
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DID1_VER_MASK    0xF0000000  // Register version mask
N#define SYSCTL_DID1_FAM_MASK    0x0F000000  // Family mask
N#define SYSCTL_DID1_FAM_S       0x00000000  // Stellaris family
N#define SYSCTL_DID1_PRTNO_MASK  0x00FF0000  // Part number mask
N#define SYSCTL_DID1_PINCNT_MASK 0x0000E000  // Pin count
N#define SYSCTL_DID1_TEMP_MASK   0x000000E0  // Temperature range mask
N#define SYSCTL_DID1_PKG_MASK    0x00000018  // Package mask
N#define SYSCTL_DID1_PKG_48QFP   0x00000008  // QFP package
N#define SYSCTL_DID1_QUAL_MASK   0x00000003  // Qualification status mask
N#define SYSCTL_DID1_PKG_28SOIC  0x00000000  // SOIC package
N#define SYSCTL_DID1_PRTNO_SHIFT 16
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DC0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DC0_SRAMSZ_MASK  0xFFFF0000  // SRAM size mask
N#define SYSCTL_DC0_FLASHSZ_MASK 0x0000FFFF  // Flash size mask
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DC1
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DC1_PWM          0x00100000  // PWM Module Present
N#define SYSCTL_DC1_ADC          0x00010000  // ADC Module Present
N#define SYSCTL_DC1_SYSDIV_MASK  0x0000F000  // Minimum system divider mask
N#define SYSCTL_DC1_ADCSPD_MASK  0x00000F00  // ADC speed mask
N#define SYSCTL_DC1_ADCSPD_M     0x00000F00  // Max ADC Speed
N#define SYSCTL_DC1_ADCSPD_125K  0x00000000  // 125Ksps ADC
N#define SYSCTL_DC1_ADCSPD_250K  0x00000100  // 250K samples/second
N#define SYSCTL_DC1_ADCSPD_500K  0x00000200  // 500K samples/second
N#define SYSCTL_DC1_ADCSPD_1M    0x00000300  // 1M samples/second
N#define SYSCTL_DC1_WDOG         0x00000008  // Watchdog present
N#define SYSCTL_DC1_WDT          0x00000008  // Watchdog Timer Present
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DC2
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DC2_I2C          0x00001000  // I2C present
N#define SYSCTL_DC2_QEI          0x00000100  // QEI present
N#define SYSCTL_DC2_SSI          0x00000010  // SSI present
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DC3
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DC3_ADC7         0x00800000  // ADC7 Pin Present
N#define SYSCTL_DC3_ADC6         0x00400000  // ADC6 Pin Present
N#define SYSCTL_DC3_ADC5         0x00200000  // ADC5 Pin Present
N#define SYSCTL_DC3_ADC4         0x00100000  // ADC4 Pin Present
N#define SYSCTL_DC3_ADC3         0x00080000  // ADC3 Pin Present
N#define SYSCTL_DC3_ADC2         0x00040000  // ADC2 Pin Present
N#define SYSCTL_DC3_ADC1         0x00020000  // ADC1 Pin Present
N#define SYSCTL_DC3_ADC0         0x00010000  // ADC0 Pin Present
N#define SYSCTL_DC3_MC_FAULT0    0x00008000  // MC0 fault pin present
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the
N// SYSCTL_PBORCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_PBORCTL_BOR_MASK 0x0000FFFC  // BOR wait timer
N#define SYSCTL_PBORCTL_BOR_SH   2
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the
N// SYSCTL_LDOPCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_LDOPCTL_MASK     0x0000003F  // Voltage adjust mask
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_SRCR0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR0_PWM        0x00100000  // PWM Reset Control
N#define SYSCTL_SRCR0_ADC        0x00010000  // ADC0 Reset Control
N#define SYSCTL_SRCR0_WDT        0x00000008  // WDT Reset Control
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_RESC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RESC_WDOG        0x00000008  // Watchdog reset
N#define SYSCTL_RESC_WDT         0x00000008  // Watchdog Timer Reset
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_RCC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC_SYSDIV_MASK  0x07800000  // System clock divider
N#define SYSCTL_RCC_USE_SYSDIV   0x00400000  // Use sytem clock divider
N#define SYSCTL_RCC_USE_PWMDIV   0x00100000  // Use PWM clock divider
N#define SYSCTL_RCC_PWMDIV_MASK  0x000E0000  // PWM clock divider
N#define SYSCTL_RCC_OE           0x00001000  // PLL output enable
N#define SYSCTL_RCC_XTAL_3_68MHz 0x00000140  // Using a 3.6864 MHz crystal
N#define SYSCTL_RCC_XTAL_4MHz    0x00000180  // Using a 4 MHz crystal
N#define SYSCTL_RCC_XTAL_MASK    0x000003C0  // Crystal attached to main osc
N#define SYSCTL_RCC_OSCSRC_MASK  0x00000030  // Oscillator input select
N#define SYSCTL_RCC_SYSDIV_SHIFT 23          // Shift to the SYSDIV field
N#define SYSCTL_RCC_PWMDIV_SHIFT 17          // Shift to the PWMDIV field
N#define SYSCTL_RCC_XTAL_SHIFT   6           // Shift to the XTAL field
N#define SYSCTL_RCC_OSCSRC_SHIFT 4           // Shift to the OSCSRC field
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_PLLCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLCFG_OD_MASK   0x0000C000  // Output divider
N#define SYSCTL_PLLCFG_F_MASK    0x00003FE0  // PLL multiplier
N#define SYSCTL_PLLCFG_R_MASK    0x0000001F  // Input predivider
N#define SYSCTL_PLLCFG_F_SHIFT   5
N#define SYSCTL_PLLCFG_R_SHIFT   0
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the
N// SYSCTL_GPIOHSCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_GPIOHSCTL_PORTA  0x00000001  // Port A High-Speed
N#define SYSCTL_GPIOHSCTL_PORTB  0x00000002  // Port B High-Speed
N#define SYSCTL_GPIOHSCTL_PORTC  0x00000004  // Port C High-Speed
N#define SYSCTL_GPIOHSCTL_PORTD  0x00000008  // Port D High-Speed
N#define SYSCTL_GPIOHSCTL_PORTE  0x00000010  // Port E High-Speed
N#define SYSCTL_GPIOHSCTL_PORTF  0x00000020  // Port F High-Speed
N#define SYSCTL_GPIOHSCTL_PORTG  0x00000040  // Port G High-Speed
N#define SYSCTL_GPIOHSCTL_PORTH  0x00000080  // Port H High-Speed
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_RCC2
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC2_USEFRACT    0x40000000  // Use fractional divider
N#define SYSCTL_RCC2_SYSDIV2_MSK 0x1F800000  // System clock divider
N#define SYSCTL_RCC2_FRACT       0x00400000  // Fractional divide
N#define SYSCTL_RCC2_OSCSRC2_MSK 0x00000070  // Oscillator input select
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_RCGC0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC0_PWM        0x00100000  // PWM Clock Gating Control
N#define SYSCTL_RCGC0_ADC        0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_RCGC0_WDT        0x00000008  // WDT Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_SCGC0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC0_PWM        0x00100000  // PWM Clock Gating Control
N#define SYSCTL_SCGC0_ADC        0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_SCGC0_WDT        0x00000008  // WDT Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DCGC0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC0_PWM        0x00100000  // PWM Clock Gating Control
N#define SYSCTL_DCGC0_ADC        0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_DCGC0_WDT        0x00000008  // WDT Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the
N// SYSCTL_DSLPCLKCFG register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPCLKCFG_D_MSK 0x1F800000  // Deep sleep system clock override
N#define SYSCTL_DSLPCLKCFG_O_MSK 0x00000070  // Deep sleep oscillator override
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the
N// SYSCTL_CLKVCLR register.
N//
N//*****************************************************************************
N#define SYSCTL_CLKVCLR_CLR      0x00000001  // Clear clock verification fault
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the
N// SYSCTL_LDOARST register.
N//
N//*****************************************************************************
N#define SYSCTL_LDOARST_ARST     0x00000001  // Allow LDO to reset device
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_SRCR0,
N// SYSCTL_RCGC0, SYSCTL_SCGC0, and SYSCTL_DCGC0 registers.
N//
N//*****************************************************************************
N#define SYSCTL_SET0_CAN2        0x04000000  // CAN 2 module
N#define SYSCTL_SET0_CAN1        0x02000000  // CAN 1 module
N#define SYSCTL_SET0_CAN0        0x01000000  // CAN 0 module
N#define SYSCTL_SET0_PWM         0x00100000  // PWM module
N#define SYSCTL_SET0_ADC         0x00010000  // ADC module
N#define SYSCTL_SET0_ADCSPD_MASK 0x00000F00  // ADC speed mask
N#define SYSCTL_SET0_ADCSPD_125K 0x00000000  // 125Ksps ADC
N#define SYSCTL_SET0_ADCSPD_250K 0x00000100  // 250Ksps ADC
N#define SYSCTL_SET0_ADCSPD_500K 0x00000200  // 500Ksps ADC
N#define SYSCTL_SET0_ADCSPD_1M   0x00000300  // 1Msps ADC
N#define SYSCTL_SET0_HIB         0x00000040  // Hibernation module
N#define SYSCTL_SET0_WDOG        0x00000008  // Watchdog module
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_SRCR1,
N// SYSCTL_RCGC1, SYSCTL_SCGC1, and SYSCTL_DCGC1 registers.
N//
N//*****************************************************************************
N#define SYSCTL_SET1_COMP2       0x04000000  // Analog comparator module 2
N#define SYSCTL_SET1_COMP1       0x02000000  // Analog comparator module 1
N#define SYSCTL_SET1_COMP0       0x01000000  // Analog comparator module 0
N#define SYSCTL_SET1_TIMER3      0x00080000  // Timer module 3
N#define SYSCTL_SET1_TIMER2      0x00040000  // Timer module 2
N#define SYSCTL_SET1_TIMER1      0x00020000  // Timer module 1
N#define SYSCTL_SET1_TIMER0      0x00010000  // Timer module 0
N#define SYSCTL_SET1_I2C1        0x00002000  // I2C module 1
N#define SYSCTL_SET1_I2C0        0x00001000  // I2C module 0
N#define SYSCTL_SET1_I2C         0x00001000  // I2C module
N#define SYSCTL_SET1_QEI1        0x00000200  // QEI module 1
N#define SYSCTL_SET1_QEI         0x00000100  // QEI module
N#define SYSCTL_SET1_QEI0        0x00000100  // QEI module 0
N#define SYSCTL_SET1_SSI1        0x00000020  // SSI module 1
N#define SYSCTL_SET1_SSI0        0x00000010  // SSI module 0
N#define SYSCTL_SET1_SSI         0x00000010  // SSI module
N#define SYSCTL_SET1_UART2       0x00000004  // UART module 2
N#define SYSCTL_SET1_UART1       0x00000002  // UART module 1
N#define SYSCTL_SET1_UART0       0x00000001  // UART module 0
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_SRCR2,
N// SYSCTL_RCGC2, SYSCTL_SCGC2, and SYSCTL_DCGC2 registers.
N//
N//*****************************************************************************
N#define SYSCTL_SET2_ETH         0x50000000  // ETH module
N#define SYSCTL_SET2_GPIOH       0x00000080  // GPIO H module
N#define SYSCTL_SET2_GPIOG       0x00000040  // GPIO G module
N#define SYSCTL_SET2_GPIOF       0x00000020  // GPIO F module
N#define SYSCTL_SET2_GPIOE       0x00000010  // GPIO E module
N#define SYSCTL_SET2_GPIOD       0x00000008  // GPIO D module
N#define SYSCTL_SET2_GPIOC       0x00000004  // GPIO C module
N#define SYSCTL_SET2_GPIOB       0x00000002  // GPIO B module
N#define SYSCTL_SET2_GPIOA       0x00000001  // GIPO A module
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_RIS,
N// SYSCTL_IMC, and SYSCTL_IMS registers.
N//
N//*****************************************************************************
N#define SYSCTL_INT_PLL_LOCK     0x00000040  // PLL lock interrupt
N#define SYSCTL_INT_CUR_LIMIT    0x00000020  // Current limit interrupt
N#define SYSCTL_INT_IOSC_FAIL    0x00000010  // Internal oscillator failure int
N#define SYSCTL_INT_MOSC_FAIL    0x00000008  // Main oscillator failure int
N#define SYSCTL_INT_POR          0x00000004  // Power on reset interrupt
N#define SYSCTL_INT_BOR          0x00000002  // Brown out interrupt
N#define SYSCTL_INT_PLL_FAIL     0x00000001  // PLL failure interrupt
N
N#endif
N
N#endif // __HW_SYSCTL_H__
L 27 "..\drivers\wav.c" 2
N#include "inc/hw_ints.h"
L 1 "..\..\..\inc/hw_ints.h" 1
N//*****************************************************************************
N//
N// hw_ints.h - Macros that define the interrupt assignment on Stellaris.
N//
N// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_INTS_H__
N#define __HW_INTS_H__
N
N//*****************************************************************************
N//
N// The following are defines for the fault assignments.
N//
N//*****************************************************************************
N#define FAULT_NMI               2           // NMI fault
N#define FAULT_HARD              3           // Hard fault
N#define FAULT_MPU               4           // MPU fault
N#define FAULT_BUS               5           // Bus fault
N#define FAULT_USAGE             6           // Usage fault
N#define FAULT_SVCALL            11          // SVCall
N#define FAULT_DEBUG             12          // Debug monitor
N#define FAULT_PENDSV            14          // PendSV
N#define FAULT_SYSTICK           15          // System Tick
N
N//*****************************************************************************
N//
N// The following are defines for the interrupt assignments.
N//
N//*****************************************************************************
N#define INT_GPIOA               16          // GPIO Port A
N#define INT_GPIOB               17          // GPIO Port B
N#define INT_GPIOC               18          // GPIO Port C
N#define INT_GPIOD               19          // GPIO Port D
N#define INT_GPIOE               20          // GPIO Port E
N#define INT_UART0               21          // UART0 Rx and Tx
N#define INT_UART1               22          // UART1 Rx and Tx
N#define INT_SSI0                23          // SSI0 Rx and Tx
N#define INT_I2C0                24          // I2C0 Master and Slave
N#define INT_PWM0_FAULT          25          // PWM0 Fault
N#define INT_PWM0_0              26          // PWM0 Generator 0
N#define INT_PWM0_1              27          // PWM0 Generator 1
N#define INT_PWM0_2              28          // PWM0 Generator 2
N#define INT_QEI0                29          // Quadrature Encoder 0
N#define INT_ADC0SS0             30          // ADC0 Sequence 0
N#define INT_ADC0SS1             31          // ADC0 Sequence 1
N#define INT_ADC0SS2             32          // ADC0 Sequence 2
N#define INT_ADC0SS3             33          // ADC0 Sequence 3
N#define INT_WATCHDOG            34          // Watchdog timer
N#define INT_TIMER0A             35          // Timer 0 subtimer A
N#define INT_TIMER0B             36          // Timer 0 subtimer B
N#define INT_TIMER1A             37          // Timer 1 subtimer A
N#define INT_TIMER1B             38          // Timer 1 subtimer B
N#define INT_TIMER2A             39          // Timer 2 subtimer A
N#define INT_TIMER2B             40          // Timer 2 subtimer B
N#define INT_COMP0               41          // Analog Comparator 0
N#define INT_COMP1               42          // Analog Comparator 1
N#define INT_COMP2               43          // Analog Comparator 2
N#define INT_SYSCTL              44          // System Control (PLL, OSC, BO)
N#define INT_FLASH               45          // FLASH Control
N#define INT_GPIOF               46          // GPIO Port F
N#define INT_GPIOG               47          // GPIO Port G
N#define INT_GPIOH               48          // GPIO Port H
N#define INT_UART2               49          // UART2 Rx and Tx
N#define INT_SSI1                50          // SSI1 Rx and Tx
N#define INT_TIMER3A             51          // Timer 3 subtimer A
N#define INT_TIMER3B             52          // Timer 3 subtimer B
N#define INT_I2C1                53          // I2C1 Master and Slave
N#define INT_QEI1                54          // Quadrature Encoder 1
N#define INT_CAN0                55          // CAN0
N#define INT_CAN1                56          // CAN1
N#define INT_CAN2                57          // CAN2
N#define INT_ETH                 58          // Ethernet
N#define INT_HIBERNATE           59          // Hibernation module
N#define INT_USB0                60          // USB 0 Controller
N#define INT_PWM0_3              61          // PWM0 Generator 3
N#define INT_UDMA                62          // uDMA controller
N#define INT_UDMAERR             63          // uDMA Error
N#define INT_ADC1SS0             64          // ADC1 Sequence 0
N#define INT_ADC1SS1             65          // ADC1 Sequence 1
N#define INT_ADC1SS2             66          // ADC1 Sequence 2
N#define INT_ADC1SS3             67          // ADC1 Sequence 3
N#define INT_I2S0                68          // I2S0
N#define INT_EPI0                69          // EPI0
N#define INT_GPIOJ               70          // GPIO Port J
N#define INT_GPIOK               71          // GPIO Port K
N#define INT_GPIOL               72          // GPIO Port L
N#define INT_SSI2                73          // SSI2
N#define INT_SSI3                74          // SSI3
N#define INT_UART3               75          // UART3
N#define INT_UART4               76          // UART4
N#define INT_UART5               77          // UART5
N#define INT_UART6               78          // UART6
N#define INT_UART7               79          // UART7
N#define INT_I2C2                84          // I2C2
N#define INT_I2C3                85          // I2C3
N#define INT_TIMER4A             86          // Timer 4A
N#define INT_TIMER4B             87          // Timer 4B
N#define INT_TIMER5A             108         // Timer 5A
N#define INT_TIMER5B             109         // Timer 5B
N#define INT_WTIMER0A            110         // Wide Timer 0A
N#define INT_WTIMER0B            111         // Wide Timer 0B
N#define INT_WTIMER1A            112         // Wide Timer 1A
N#define INT_WTIMER1B            113         // Wide Timer 1B
N#define INT_WTIMER2A            114         // Wide Timer 2A
N#define INT_WTIMER2B            115         // Wide Timer 2B
N#define INT_WTIMER3A            116         // Wide Timer 3A
N#define INT_WTIMER3B            117         // Wide Timer 3B
N#define INT_WTIMER4A            118         // Wide Timer 4A
N#define INT_WTIMER4B            119         // Wide Timer 4B
N#define INT_WTIMER5A            120         // Wide Timer 5A
N#define INT_WTIMER5B            121         // Wide Timer 5B
N#define INT_SYSEXC              122         // System Exception (imprecise)
N#define INT_PECI0               123         // PECI 0
N#define INT_LPC0                124         // LPC 0
N#define INT_I2C4                125         // I2C4
N#define INT_I2C5                126         // I2C5
N#define INT_GPIOM               127         // GPIO Port M
N#define INT_GPION               128         // GPIO Port N
N#define INT_FAN0                130         // FAN 0
N#define INT_GPIOP0              132         // GPIO Port P (Summary or P0)
N#define INT_GPIOP1              133         // GPIO Port P1
N#define INT_GPIOP2              134         // GPIO Port P2
N#define INT_GPIOP3              135         // GPIO Port P3
N#define INT_GPIOP4              136         // GPIO Port P4
N#define INT_GPIOP5              137         // GPIO Port P5
N#define INT_GPIOP6              138         // GPIO Port P6
N#define INT_GPIOP7              139         // GPIO Port P7
N#define INT_GPIOQ0              140         // GPIO Port Q (Summary or Q0)
N#define INT_GPIOQ1              141         // GPIO Port Q1
N#define INT_GPIOQ2              142         // GPIO Port Q2
N#define INT_GPIOQ3              143         // GPIO Port Q3
N#define INT_GPIOQ4              144         // GPIO Port Q4
N#define INT_GPIOQ5              145         // GPIO Port Q5
N#define INT_GPIOQ6              146         // GPIO Port Q6
N#define INT_GPIOQ7              147         // GPIO Port Q7
N#define INT_PWM1_0              150         // PWM1 Generator 0
N#define INT_PWM1_1              151         // PWM1 Generator 1
N#define INT_PWM1_2              152         // PWM1 Generator 2
N#define INT_PWM1_3              153         // PWM1 Generator 3
N#define INT_PWM1_FAULT          154         // PWM1 Fault
N
N//*****************************************************************************
N//
N// The following are defines for the total number of interrupts.
N//
N//*****************************************************************************
N#define NUM_INTERRUPTS          155
N
N//*****************************************************************************
N//
N// The following are defines for the total number of priority levels.
N//
N//*****************************************************************************
N#define NUM_PRIORITY            8
N#define NUM_PRIORITY_BITS       3
N
N//*****************************************************************************
N//
N// The following definitions are deprecated.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the interrupt assignments.
N//
N//*****************************************************************************
N#define INT_SSI                 23          // SSI Rx and Tx
N#define INT_I2C                 24          // I2C Master and Slave
N#define INT_PWM_FAULT           25          // PWM Fault
N#define INT_PWM0                26          // PWM Generator 0
N#define INT_PWM1                27          // PWM Generator 1
N#define INT_PWM2                28          // PWM Generator 2
N#define INT_QEI                 29          // Quadrature Encoder
N#define INT_ADC0                30          // ADC Sequence 0
N#define INT_ADC1                31          // ADC Sequence 1
N#define INT_ADC2                32          // ADC Sequence 2
N#define INT_ADC3                33          // ADC Sequence 3
N#define INT_PWM3                61          // PWM Generator 3
N
N#endif
N
N#endif // __HW_INTS_H__
L 28 "..\drivers\wav.c" 2
N#include "inc/hw_i2s.h"
L 1 "..\..\..\inc/hw_i2s.h" 1
N//*****************************************************************************
N//
N// hw_i2s.h - Macros for use in accessing the I2S registers.
N//
N// Copyright (c) 2008-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_I2S_H__
N#define __HW_I2S_H__
N
N//*****************************************************************************
N//
N// The following are defines for the Inter-Integrated Circuit Sound register
N// offsets.
N//
N//*****************************************************************************
N#define I2S_O_TXFIFO            0x00000000  // I2S Transmit FIFO Data
N#define I2S_O_TXFIFOCFG         0x00000004  // I2S Transmit FIFO Configuration
N#define I2S_O_TXCFG             0x00000008  // I2S Transmit Module
N                                            // Configuration
N#define I2S_O_TXLIMIT           0x0000000C  // I2S Transmit FIFO Limit
N#define I2S_O_TXISM             0x00000010  // I2S Transmit Interrupt Status
N                                            // and Mask
N#define I2S_O_TXLEV             0x00000018  // I2S Transmit FIFO Level
N#define I2S_O_RXFIFO            0x00000800  // I2S Receive FIFO Data
N#define I2S_O_RXFIFOCFG         0x00000804  // I2S Receive FIFO Configuration
N#define I2S_O_RXCFG             0x00000808  // I2S Receive Module Configuration
N#define I2S_O_RXLIMIT           0x0000080C  // I2S Receive FIFO Limit
N#define I2S_O_RXISM             0x00000810  // I2S Receive Interrupt Status and
N                                            // Mask
N#define I2S_O_RXLEV             0x00000818  // I2S Receive FIFO Level
N#define I2S_O_CFG               0x00000C00  // I2S Module Configuration
N#define I2S_O_IM                0x00000C10  // I2S Interrupt Mask
N#define I2S_O_RIS               0x00000C14  // I2S Raw Interrupt Status
N#define I2S_O_MIS               0x00000C18  // I2S Masked Interrupt Status
N#define I2S_O_IC                0x00000C1C  // I2S Interrupt Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_TXFIFO register.
N//
N//*****************************************************************************
N#define I2S_TXFIFO_M            0xFFFFFFFF  // TX Data
N#define I2S_TXFIFO_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_TXFIFOCFG
N// register.
N//
N//*****************************************************************************
N#define I2S_TXFIFOCFG_CSS       0x00000002  // Compact Stereo Sample Size
N#define I2S_TXFIFOCFG_LRS       0x00000001  // Left-Right Sample Indicator
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_TXCFG register.
N//
N//*****************************************************************************
N#define I2S_TXCFG_JST           0x20000000  // Justification of Output Data
N#define I2S_TXCFG_DLY           0x10000000  // Data Delay
N#define I2S_TXCFG_SCP           0x08000000  // SCLK Polarity
N#define I2S_TXCFG_LRP           0x04000000  // Left/Right Clock Polarity
N#define I2S_TXCFG_WM_M          0x03000000  // Write Mode
N#define I2S_TXCFG_WM_DUAL       0x00000000  // Stereo mode
N#define I2S_TXCFG_WM_COMPACT    0x01000000  // Compact Stereo mode
N#define I2S_TXCFG_WM_MONO       0x02000000  // Mono mode
N#define I2S_TXCFG_FMT           0x00800000  // FIFO Empty
N#define I2S_TXCFG_MSL           0x00400000  // SCLK Master/Slave
N#define I2S_TXCFG_SSZ_M         0x0000FC00  // Sample Size
N#define I2S_TXCFG_SDSZ_M        0x000003F0  // System Data Size
N#define I2S_TXCFG_SSZ_S         10
N#define I2S_TXCFG_SDSZ_S        4
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_TXLIMIT register.
N//
N//*****************************************************************************
N#define I2S_TXLIMIT_LIMIT_M     0x0000001F  // FIFO Limit
N#define I2S_TXLIMIT_LIMIT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_TXISM register.
N//
N//*****************************************************************************
N#define I2S_TXISM_FFI           0x00010000  // Transmit FIFO Service Request
N                                            // Interrupt
N#define I2S_TXISM_FFM           0x00000001  // FIFO Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_TXLEV register.
N//
N//*****************************************************************************
N#define I2S_TXLEV_LEVEL_M       0x0000001F  // Number of Audio Samples
N#define I2S_TXLEV_LEVEL_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_RXFIFO register.
N//
N//*****************************************************************************
N#define I2S_RXFIFO_M            0xFFFFFFFF  // RX Data
N#define I2S_RXFIFO_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_RXFIFOCFG
N// register.
N//
N//*****************************************************************************
N#define I2S_RXFIFOCFG_FMM       0x00000004  // FIFO Mono Mode
N#define I2S_RXFIFOCFG_CSS       0x00000002  // Compact Stereo Sample Size
N#define I2S_RXFIFOCFG_LRS       0x00000001  // Left-Right Sample Indicator
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_RXCFG register.
N//
N//*****************************************************************************
N#define I2S_RXCFG_JST           0x20000000  // Justification of Input Data
N#define I2S_RXCFG_DLY           0x10000000  // Data Delay
N#define I2S_RXCFG_SCP           0x08000000  // SCLK Polarity
N#define I2S_RXCFG_LRP           0x04000000  // Left/Right Clock Polarity
N#define I2S_RXCFG_RM            0x01000000  // Read Mode
N#define I2S_RXCFG_MSL           0x00400000  // SCLK Master/Slave
N#define I2S_RXCFG_SSZ_M         0x0000FC00  // Sample Size
N#define I2S_RXCFG_SDSZ_M        0x000003F0  // System Data Size
N#define I2S_RXCFG_SSZ_S         10
N#define I2S_RXCFG_SDSZ_S        4
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_RXLIMIT register.
N//
N//*****************************************************************************
N#define I2S_RXLIMIT_LIMIT_M     0x0000001F  // FIFO Limit
N#define I2S_RXLIMIT_LIMIT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_RXISM register.
N//
N//*****************************************************************************
N#define I2S_RXISM_FFI           0x00010000  // Receive FIFO Service Request
N                                            // Interrupt
N#define I2S_RXISM_FFM           0x00000001  // FIFO Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_RXLEV register.
N//
N//*****************************************************************************
N#define I2S_RXLEV_LEVEL_M       0x0000001F  // Number of Audio Samples
N#define I2S_RXLEV_LEVEL_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_CFG register.
N//
N//*****************************************************************************
N#define I2S_CFG_RXSLV           0x00000020  // Use External I2S0RXMCLK
N#define I2S_CFG_TXSLV           0x00000010  // Use External I2S0TXMCLK
N#define I2S_CFG_RXEN            0x00000002  // Serial Receive Engine Enable
N#define I2S_CFG_TXEN            0x00000001  // Serial Transmit Engine Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_IM register.
N//
N//*****************************************************************************
N#define I2S_IM_RXRE             0x00000020  // Receive FIFO Read Error
N#define I2S_IM_RXFSR            0x00000010  // Receive FIFO Service Request
N#define I2S_IM_TXWE             0x00000002  // Transmit FIFO Write Error
N#define I2S_IM_TXFSR            0x00000001  // Transmit FIFO Service Request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_RIS register.
N//
N//*****************************************************************************
N#define I2S_RIS_RXRE            0x00000020  // Receive FIFO Read Error
N#define I2S_RIS_RXFSR           0x00000010  // Receive FIFO Service Request
N#define I2S_RIS_TXWE            0x00000002  // Transmit FIFO Write Error
N#define I2S_RIS_TXFSR           0x00000001  // Transmit FIFO Service Request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_MIS register.
N//
N//*****************************************************************************
N#define I2S_MIS_RXRE            0x00000020  // Receive FIFO Read Error
N#define I2S_MIS_RXFSR           0x00000010  // Receive FIFO Service Request
N#define I2S_MIS_TXWE            0x00000002  // Transmit FIFO Write Error
N#define I2S_MIS_TXFSR           0x00000001  // Transmit FIFO Service Request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2S_O_IC register.
N//
N//*****************************************************************************
N#define I2S_IC_RXRE             0x00000020  // Receive FIFO Read Error
N#define I2S_IC_TXWE             0x00000002  // Transmit FIFO Write Error
N
N#endif // __HW_I2S_H__
L 29 "..\drivers\wav.c" 2
N#include "driverlib/gpio.h"
L 1 "..\..\..\driverlib/gpio.h" 1
N//*****************************************************************************
N//
N// gpio.h - Defines and Macros for GPIO API.
N//
N// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __GPIO_H__
N#define __GPIO_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following values define the bit field for the ucPins argument to several
N// of the APIs.
N//
N//*****************************************************************************
N#define GPIO_PIN_0              0x00000001  // GPIO pin 0
N#define GPIO_PIN_1              0x00000002  // GPIO pin 1
N#define GPIO_PIN_2              0x00000004  // GPIO pin 2
N#define GPIO_PIN_3              0x00000008  // GPIO pin 3
N#define GPIO_PIN_4              0x00000010  // GPIO pin 4
N#define GPIO_PIN_5              0x00000020  // GPIO pin 5
N#define GPIO_PIN_6              0x00000040  // GPIO pin 6
N#define GPIO_PIN_7              0x00000080  // GPIO pin 7
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIODirModeSet as the ulPinIO parameter, and
N// returned from GPIODirModeGet.
N//
N//*****************************************************************************
N#define GPIO_DIR_MODE_IN        0x00000000  // Pin is a GPIO input
N#define GPIO_DIR_MODE_OUT       0x00000001  // Pin is a GPIO output
N#define GPIO_DIR_MODE_HW        0x00000002  // Pin is a peripheral function
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOIntTypeSet as the ulIntType parameter, and
N// returned from GPIOIntTypeGet.
N//
N//*****************************************************************************
N#define GPIO_FALLING_EDGE       0x00000000  // Interrupt on falling edge
N#define GPIO_RISING_EDGE        0x00000004  // Interrupt on rising edge
N#define GPIO_BOTH_EDGES         0x00000001  // Interrupt on both edges
N#define GPIO_LOW_LEVEL          0x00000002  // Interrupt on low level
N#define GPIO_HIGH_LEVEL         0x00000007  // Interrupt on high level
N#define GPIO_DISCRETE_INT       0x00010000  // Interrupt for individual pins
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ulStrength parameter,
N// and returned by GPIOPadConfigGet in the *pulStrength parameter.
N//
N//*****************************************************************************
N#define GPIO_STRENGTH_2MA       0x00000001  // 2mA drive strength
N#define GPIO_STRENGTH_4MA       0x00000002  // 4mA drive strength
N#define GPIO_STRENGTH_8MA       0x00000004  // 8mA drive strength
N#define GPIO_STRENGTH_8MA_SC    0x0000000C  // 8mA drive with slew rate control
N
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ulPadType parameter,
N// and returned by GPIOPadConfigGet in the *pulPadType parameter.
N//
N//*****************************************************************************
N#define GPIO_PIN_TYPE_STD       0x00000008  // Push-pull
N#define GPIO_PIN_TYPE_STD_WPU   0x0000000A  // Push-pull with weak pull-up
N#define GPIO_PIN_TYPE_STD_WPD   0x0000000C  // Push-pull with weak pull-down
N#define GPIO_PIN_TYPE_OD        0x00000009  // Open-drain
N#define GPIO_PIN_TYPE_OD_WPU    0x0000000B  // Open-drain with weak pull-up
N#define GPIO_PIN_TYPE_OD_WPD    0x0000000D  // Open-drain with weak pull-down
N#define GPIO_PIN_TYPE_ANALOG    0x00000000  // Analog comparator
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void GPIODirModeSet(unsigned long ulPort, unsigned char ucPins,
N                           unsigned long ulPinIO);
Nextern unsigned long GPIODirModeGet(unsigned long ulPort, unsigned char ucPin);
Nextern void GPIOIntTypeSet(unsigned long ulPort, unsigned char ucPins,
N                           unsigned long ulIntType);
Nextern unsigned long GPIOIntTypeGet(unsigned long ulPort, unsigned char ucPin);
Nextern void GPIOPadConfigSet(unsigned long ulPort, unsigned char ucPins,
N                             unsigned long ulStrength,
N                             unsigned long ulPadType);
Nextern void GPIOPadConfigGet(unsigned long ulPort, unsigned char ucPin,
N                             unsigned long *pulStrength,
N                             unsigned long *pulPadType);
Nextern void GPIOPinIntEnable(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinIntDisable(unsigned long ulPort, unsigned char ucPins);
Nextern long GPIOPinIntStatus(unsigned long ulPort, tBoolean bMasked);
Nextern void GPIOPinIntClear(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPortIntRegister(unsigned long ulPort,
N                                void (*pfnIntHandler)(void));
Nextern void GPIOPortIntUnregister(unsigned long ulPort);
Nextern long GPIOPinRead(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinWrite(unsigned long ulPort, unsigned char ucPins,
N                         unsigned char ucVal);
Nextern void GPIOPinConfigure(unsigned long ulPinConfig);
Nextern void GPIOPinTypeADC(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeCAN(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeComparator(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeEPI(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeEthernetLED(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeEthernetMII(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeFan(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeGPIOInput(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeGPIOOutput(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeGPIOOutputOD(unsigned long ulPort,
N                                    unsigned char ucPins);
Nextern void GPIOPinTypeI2C(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeI2CSCL(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeI2S(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeLPC(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypePECIRx(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypePECITx(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypePWM(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeQEI(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeSSI(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeTimer(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeUART(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeUSBAnalog(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOPinTypeUSBDigital(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIODMATriggerEnable(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIODMATriggerDisable(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOADCTriggerEnable(unsigned long ulPort, unsigned char ucPins);
Nextern void GPIOADCTriggerDisable(unsigned long ulPort, unsigned char ucPins);
N
N//****************************************************************************
N//
N// The definitions for GPIOPinConfigure previously resided in this file but
N// have been moved to pin_map.h and made part-specific (in other words, only
N// those definitions that are valid based on the selected part, as defined by
N// PART_<partnum>, will be made available).  For backwards compatibility,
N// pin_map.h is included here so that the expected definitions will still be
N// available (though part-specific now, so some that were previously available
N// but inappropriate for the given part will not be available).
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N#include "pin_map.h"
L 1 "..\..\..\driverlib/pin_map.h" 1
N//*****************************************************************************
N//
N// pin_map.h - Mapping of peripherals to pins for all parts.
N//
N// Copyright (c) 2007-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __PIN_MAP_H__
N#define __PIN_MAP_H__
N
N//*****************************************************************************
N//
N// LM3S101 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S101
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define 32KHZ_PERIPH            SYSCTL_PERIPH_GPIOB
S#define 32KHZ_PORT              GPIO_PORTB_BASE
S#define 32KHZ_PIN               GPIO_PIN_1
S
N#endif // PART_LM3S101
N
N//*****************************************************************************
N//
N// LM3S102 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S102
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define 32KHZ_PERIPH            SYSCTL_PERIPH_GPIOB
S#define 32KHZ_PORT              GPIO_PORTB_BASE
S#define 32KHZ_PIN               GPIO_PIN_1
S
N#endif // PART_LM3S102
N
N//*****************************************************************************
N//
N// LM3S300 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S300
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S300
N
N//*****************************************************************************
N//
N// LM3S301 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S301
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S301
N
N//*****************************************************************************
N//
N// LM3S308 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S308
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S308
N
N//*****************************************************************************
N//
N// LM3S310 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S310
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S310
N
N//*****************************************************************************
N//
N// LM3S315 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S315
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S315
N
N//*****************************************************************************
N//
N// LM3S316 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S316
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S316
N
N//*****************************************************************************
N//
N// LM3S317 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S317
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOB
S#define FAULT_PORT              GPIO_PORTB_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S317
N
N//*****************************************************************************
N//
N// LM3S328 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S328
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S328
N
N//*****************************************************************************
N//
N// LM3S600 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S600
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S600
N
N//*****************************************************************************
N//
N// LM3S601 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S601
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define IDX_PERIPH              SYSCTL_PERIPH_GPIOD
S#define IDX_PORT                GPIO_PORTD_BASE
S#define IDX_PIN                 GPIO_PIN_7
S
S#define PHA_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHA_PORT                GPIO_PORTC_BASE
S#define PHA_PIN                 GPIO_PIN_4
S
S#define PHB_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHB_PORT                GPIO_PORTC_BASE
S#define PHB_PIN                 GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S601
N
N//*****************************************************************************
N//
N// LM3S608 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S608
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S608
N
N//*****************************************************************************
N//
N// LM3S610 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S610
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S610
N
N//*****************************************************************************
N//
N// LM3S611 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S611
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S611
N
N//*****************************************************************************
N//
N// LM3S612 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S612
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S612
N
N//*****************************************************************************
N//
N// LM3S613 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S613
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S613
N
N//*****************************************************************************
N//
N// LM3S615 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S615
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S615
N
N//*****************************************************************************
N//
N// LM3S617 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S617
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOB
S#define FAULT_PORT              GPIO_PORTB_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S617
N
N//*****************************************************************************
N//
N// LM3S618 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S618
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOB
S#define FAULT_PORT              GPIO_PORTB_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define IDX_PERIPH              SYSCTL_PERIPH_GPIOB
S#define IDX_PORT                GPIO_PORTB_BASE
S#define IDX_PIN                 GPIO_PIN_2
S
S#define PHA_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHA_PORT                GPIO_PORTC_BASE
S#define PHA_PIN                 GPIO_PIN_4
S
S#define PHB_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHB_PORT                GPIO_PORTC_BASE
S#define PHB_PIN                 GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S618
N
N//*****************************************************************************
N//
N// LM3S628 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S628
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S628
N
N//*****************************************************************************
N//
N// LM3S800 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S800
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S800
N
N//*****************************************************************************
N//
N// LM3S801 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S801
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define IDX_PERIPH              SYSCTL_PERIPH_GPIOD
S#define IDX_PORT                GPIO_PORTD_BASE
S#define IDX_PIN                 GPIO_PIN_7
S
S#define PHA_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHA_PORT                GPIO_PORTC_BASE
S#define PHA_PIN                 GPIO_PIN_4
S
S#define PHB_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHB_PORT                GPIO_PORTC_BASE
S#define PHB_PIN                 GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S801
N
N//*****************************************************************************
N//
N// LM3S808 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S808
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S808
N
N//*****************************************************************************
N//
N// LM3S811 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S811
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S811
N
N//*****************************************************************************
N//
N// LM3S812 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S812
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S812
N
N//*****************************************************************************
N//
N// LM3S815 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S815
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S815
N
N//*****************************************************************************
N//
N// LM3S817 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S817
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOB
S#define FAULT_PORT              GPIO_PORTB_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S817
N
N//*****************************************************************************
N//
N// LM3S818 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S818
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOB
S#define FAULT_PORT              GPIO_PORTB_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define IDX_PERIPH              SYSCTL_PERIPH_GPIOB
S#define IDX_PORT                GPIO_PORTB_BASE
S#define IDX_PIN                 GPIO_PIN_2
S
S#define PHA_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHA_PORT                GPIO_PORTC_BASE
S#define PHA_PIN                 GPIO_PIN_4
S
S#define PHB_PERIPH              SYSCTL_PERIPH_GPIOC
S#define PHB_PORT                GPIO_PORTC_BASE
S#define PHB_PIN                 GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S818
N
N//*****************************************************************************
N//
N// LM3S828 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S828
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2CSCL_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSCL_PORT             GPIO_PORTB_BASE
S#define I2CSCL_PIN              GPIO_PIN_2
S
S#define I2CSDA_PERIPH           SYSCTL_PERIPH_GPIOB
S#define I2CSDA_PORT             GPIO_PORTB_BASE
S#define I2CSDA_PIN              GPIO_PIN_3
S
S#define SSICLK_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSICLK_PORT             GPIO_PORTA_BASE
S#define SSICLK_PIN              GPIO_PIN_2
S
S#define SSIFSS_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSIFSS_PORT             GPIO_PORTA_BASE
S#define SSIFSS_PIN              GPIO_PIN_3
S
S#define SSIRX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSIRX_PORT              GPIO_PORTA_BASE
S#define SSIRX_PIN               GPIO_PIN_4
S
S#define SSITX_PERIPH            SYSCTL_PERIPH_GPIOA
S#define SSITX_PORT              GPIO_PORTA_BASE
S#define SSITX_PIN               GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S828
N
N//*****************************************************************************
N//
N// LM3S1110 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1110
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1110
N
N//*****************************************************************************
N//
N// LM3S1133 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1133
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1133
N
N//*****************************************************************************
N//
N// LM3S1138 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1138
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOG
S#define CCP3_PORT               GPIO_PORTG_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP4_PORT               GPIO_PORTF_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1138
N
N//*****************************************************************************
N//
N// LM3S1150 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1150
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1150
N
N//*****************************************************************************
N//
N// LM3S1162 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1162
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1162
N
N//*****************************************************************************
N//
N// LM3S1165 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1165
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP6_PORT               GPIO_PORTB_BASE
S#define CCP6_PIN                GPIO_PIN_5
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1165
N
N//*****************************************************************************
N//
N// LM3S1332 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1332
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1332
N
N//*****************************************************************************
N//
N// LM3S1435 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1435
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1435
N
N//*****************************************************************************
N//
N// LM3S1439 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1439
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1439
N
N//*****************************************************************************
N//
N// LM3S1512 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1512
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C2O_PORT                GPIO_PORTF_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP4_PORT               GPIO_PORTD_BASE
S#define CCP4_PIN                GPIO_PIN_5
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1512
N
N//*****************************************************************************
N//
N// LM3S1538 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1538
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1538
N
N//*****************************************************************************
N//
N// LM3S1601 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1601
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1601
N
N//*****************************************************************************
N//
N// LM3S1607 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1607
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_1
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_0
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_5
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U2RX_PORT               GPIO_PORTB_BASE
S#define U2RX_PIN                GPIO_PIN_4
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOE
S#define U2TX_PORT               GPIO_PORTE_BASE
S#define U2TX_PIN                GPIO_PIN_4
S
N#endif // PART_LM3S1607
N
N//*****************************************************************************
N//
N// LM3S1608 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1608
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1608
N
N//*****************************************************************************
N//
N// LM3S1620 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1620
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1620
N
N//*****************************************************************************
N//
N// LM3S1621 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1621
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1621
N
N//*****************************************************************************
N//
N// LM3S1625 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1625
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_7
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1625
N
N//*****************************************************************************
N//
N// LM3S1626 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1626
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_6
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_5
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM0_PORT               GPIO_PORTA_BASE
S#define PWM0_PIN                GPIO_PIN_6
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM1_PORT               GPIO_PORTA_BASE
S#define PWM1_PIN                GPIO_PIN_7
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_4
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_5
S
N#endif // PART_LM3S1626
N
N//*****************************************************************************
N//
N// LM3S1627 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1627
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_6
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_5
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define IDX0_PORT               GPIO_PORTB_BASE
S#define IDX0_PIN                GPIO_PIN_4
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM2_PORT               GPIO_PORTD_BASE
S#define PWM2_PIN                GPIO_PIN_2
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM3_PORT               GPIO_PORTD_BASE
S#define PWM3_PIN                GPIO_PIN_3
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM4_PORT               GPIO_PORTA_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM5_PORT               GPIO_PORTA_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1627
N
N//*****************************************************************************
N//
N// LM3S1635 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1635
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1635
N
N//*****************************************************************************
N//
N// LM3S1637 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1637
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1637
N
N//*****************************************************************************
N//
N// LM3S1651 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1651
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S1651
N
N//*****************************************************************************
N//
N// LM3S1751 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1751
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1751
N
N//*****************************************************************************
N//
N// LM3S1776 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1776
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define FAULT1_PERIPH           SYSCTL_PERIPH_GPIOB
S#define FAULT1_PORT             GPIO_PORTB_BASE
S#define FAULT1_PIN              GPIO_PIN_6
S
S#define FAULT2_PERIPH           SYSCTL_PERIPH_GPIOC
S#define FAULT2_PORT             GPIO_PORTC_BASE
S#define FAULT2_PIN              GPIO_PIN_5
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM4_PORT               GPIO_PORTA_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM5_PORT               GPIO_PORTA_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define PWM6_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PWM6_PORT               GPIO_PORTC_BASE
S#define PWM6_PIN                GPIO_PIN_4
S
S#define PWM7_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PWM7_PORT               GPIO_PORTC_BASE
S#define PWM7_PIN                GPIO_PIN_6
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1776
N
N//*****************************************************************************
N//
N// LM3S1811 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1811
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1811
N
N//*****************************************************************************
N//
N// LM3S1816 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1816
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1816
N
N//*****************************************************************************
N//
N// LM3S1850 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1850
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1850
N
N//*****************************************************************************
N//
N// LM3S1911 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1911
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1911
N
N//*****************************************************************************
N//
N// LM3S1918 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1918
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1918
N
N//*****************************************************************************
N//
N// LM3S1937 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1937
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S1937
N
N//*****************************************************************************
N//
N// LM3S1958 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1958
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1958
N
N//*****************************************************************************
N//
N// LM3S1960 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1960
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C2O_PORT                GPIO_PORTF_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP4_PORT               GPIO_PORTF_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define IDX1_PERIPH             SYSCTL_PERIPH_GPIOH
S#define IDX1_PORT               GPIO_PORTH_BASE
S#define IDX1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHA1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PHA1_PORT               GPIO_PORTG_BASE
S#define PHA1_PIN                GPIO_PIN_6
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PHB0_PORT               GPIO_PORTH_BASE
S#define PHB0_PIN                GPIO_PIN_3
S
S#define PHB1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PHB1_PORT               GPIO_PORTG_BASE
S#define PHB1_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1960
N
N//*****************************************************************************
N//
N// LM3S1968 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1968
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOG
S#define CCP3_PORT               GPIO_PORTG_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOH
S#define FAULT_PORT              GPIO_PORTH_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define IDX1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define IDX1_PORT               GPIO_PORTF_BASE
S#define IDX1_PIN                GPIO_PIN_1
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHA1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PHA1_PORT               GPIO_PORTG_BASE
S#define PHA1_PIN                GPIO_PIN_6
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define PHB1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PHB1_PORT               GPIO_PORTG_BASE
S#define PHB1_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM0_PORT               GPIO_PORTG_BASE
S#define PWM0_PIN                GPIO_PIN_2
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S1968
N
N//*****************************************************************************
N//
N// LM3S1B21 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1B21
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1B21
N
N//*****************************************************************************
N//
N// LM3S1C21 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1C21
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1C21
N
N//*****************************************************************************
N//
N// LM3S1C26 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1C26
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1C26
N
N//*****************************************************************************
N//
N// LM3S1C58 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1C58
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S
S#define GPIO_PF7_CCP4           0x00051C01
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S
S#define GPIO_PG4_CCP3           0x00061001
S
S#define GPIO_PG5_CCP5           0x00061401
S
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S
S#define GPIO_PH1_CCP7           0x00070401
S
N#endif // PART_LM3S1C58
N
N//*****************************************************************************
N//
N// LM3S1D21 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1D21
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1D21
N
N//*****************************************************************************
N//
N// LM3S1D26 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1D26
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1D26
N
N//*****************************************************************************
N//
N// LM3S1F11 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1F11
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1F11
N
N//*****************************************************************************
N//
N// LM3S1F16 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1F16
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1F16
N
N//*****************************************************************************
N//
N// LM3S1G21 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1G21
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1G21
N
N//*****************************************************************************
N//
N// LM3S1G58 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1G58
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S
S#define GPIO_PF7_CCP4           0x00051C01
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S
S#define GPIO_PG4_CCP3           0x00061001
S
S#define GPIO_PG5_CCP5           0x00061401
S
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S
S#define GPIO_PH1_CCP7           0x00070401
S
N#endif // PART_LM3S1G58
N
N//*****************************************************************************
N//
N// LM3S1H11 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1H11
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1H11
N
N//*****************************************************************************
N//
N// LM3S1H16 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1H16
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1H16
N
N//*****************************************************************************
N//
N// LM3S1J11 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1J11
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH2_C1O            0x00070802
S
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1J11
N
N//*****************************************************************************
N//
N// LM3S1J16 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1J16
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1J16
N
N//*****************************************************************************
N//
N// LM3S1N11 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1N11
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH2_C1O            0x00070802
S
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1N11
N
N//*****************************************************************************
N//
N// LM3S1N16 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1N16
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1N16
N
N//*****************************************************************************
N//
N// LM3S1P51 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1P51
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S1P51
N
N//*****************************************************************************
N//
N// LM3S1R21 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1R21
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_EPI0S12        0x00051C08
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S1R21
N
N//*****************************************************************************
N//
N// LM3S1R26 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1R26
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1R26
N
N//*****************************************************************************
N//
N// LM3S1W16 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1W16
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1W16
N
N//*****************************************************************************
N//
N// LM3S1Z16 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S1Z16
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S1Z16
N
N//*****************************************************************************
N//
N// LM3S2016 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2016
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2016
N
N//*****************************************************************************
N//
N// LM3S2110 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2110
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2110
N
N//*****************************************************************************
N//
N// LM3S2139 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2139
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2139
N
N//*****************************************************************************
N//
N// LM3S2276 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2276
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0RX_PORT             GPIO_PORTB_BASE
S#define CAN0RX_PIN              GPIO_PIN_4
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0TX_PORT             GPIO_PORTB_BASE
S#define CAN0TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_7
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define FAULT1_PERIPH           SYSCTL_PERIPH_GPIOB
S#define FAULT1_PORT             GPIO_PORTB_BASE
S#define FAULT1_PIN              GPIO_PIN_6
S
S#define FAULT2_PERIPH           SYSCTL_PERIPH_GPIOC
S#define FAULT2_PORT             GPIO_PORTC_BASE
S#define FAULT2_PIN              GPIO_PIN_5
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM4_PORT               GPIO_PORTA_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM5_PORT               GPIO_PORTA_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define PWM6_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PWM6_PORT               GPIO_PORTC_BASE
S#define PWM6_PIN                GPIO_PIN_4
S
S#define PWM7_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PWM7_PORT               GPIO_PORTC_BASE
S#define PWM7_PIN                GPIO_PIN_6
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2276
N
N//*****************************************************************************
N//
N// LM3S2410 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2410
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2410
N
N//*****************************************************************************
N//
N// LM3S2412 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2412
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2412
N
N//*****************************************************************************
N//
N// LM3S2432 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2432
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2432
N
N//*****************************************************************************
N//
N// LM3S2533 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2533
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2533
N
N//*****************************************************************************
N//
N// LM3S2601 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2601
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2601
N
N//*****************************************************************************
N//
N// LM3S2608 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2608
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2608
N
N//*****************************************************************************
N//
N// LM3S2616 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2616
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_7
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_7
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define CAN0RX_PORT             GPIO_PORTA_BASE
S#define CAN0RX_PIN              GPIO_PIN_4
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define CAN0TX_PORT             GPIO_PORTA_BASE
S#define CAN0TX_PIN              GPIO_PIN_5
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM0_PORT               GPIO_PORTA_BASE
S#define PWM0_PIN                GPIO_PIN_6
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM1_PORT               GPIO_PORTA_BASE
S#define PWM1_PIN                GPIO_PIN_7
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM4_PORT               GPIO_PORTA_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM5_PORT               GPIO_PORTA_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2616
N
N//*****************************************************************************
N//
N// LM3S2620 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2620
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C2O_PORT                GPIO_PORTE_BASE
S#define C2O_PIN                 GPIO_PIN_7
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PHB0_PORT               GPIO_PORTH_BASE
S#define PHB0_PIN                GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM0_PORT               GPIO_PORTG_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM1_PORT               GPIO_PORTG_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM2_PORT               GPIO_PORTD_BASE
S#define PWM2_PIN                GPIO_PIN_2
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM3_PORT               GPIO_PORTD_BASE
S#define PWM3_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2620
N
N//*****************************************************************************
N//
N// LM3S2637 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2637
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2637
N
N//*****************************************************************************
N//
N// LM3S2651 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2651
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2651
N
N//*****************************************************************************
N//
N// LM3S2671 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2671
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_6
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_7
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_7
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_5
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_1
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM0_PORT               GPIO_PORTA_BASE
S#define PWM0_PIN                GPIO_PIN_6
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM1_PORT               GPIO_PORTA_BASE
S#define PWM1_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2671
N
N//*****************************************************************************
N//
N// LM3S2678 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2678
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_1
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_0
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0RX_PORT             GPIO_PORTB_BASE
S#define CAN0RX_PIN              GPIO_PIN_4
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0TX_PORT             GPIO_PORTB_BASE
S#define CAN0TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_6
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP1_PORT               GPIO_PORTC_BASE
S#define CCP1_PIN                GPIO_PIN_5
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOB
S#define FAULT0_PORT             GPIO_PORTB_BASE
S#define FAULT0_PIN              GPIO_PIN_3
S
S#define FAULT1_PERIPH           SYSCTL_PERIPH_GPIOB
S#define FAULT1_PORT             GPIO_PORTB_BASE
S#define FAULT1_PIN              GPIO_PIN_6
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define IDX0_PORT               GPIO_PORTB_BASE
S#define IDX0_PIN                GPIO_PIN_2
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM0_PORT               GPIO_PORTA_BASE
S#define PWM0_PIN                GPIO_PIN_6
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM1_PORT               GPIO_PORTA_BASE
S#define PWM1_PIN                GPIO_PIN_7
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2678
N
N//*****************************************************************************
N//
N// LM3S2730 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2730
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2730
N
N//*****************************************************************************
N//
N// LM3S2739 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2739
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2739
N
N//*****************************************************************************
N//
N// LM3S2776 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2776
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0RX_PORT             GPIO_PORTB_BASE
S#define CAN0RX_PIN              GPIO_PIN_4
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0TX_PORT             GPIO_PORTB_BASE
S#define CAN0TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_7
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define FAULT1_PERIPH           SYSCTL_PERIPH_GPIOB
S#define FAULT1_PORT             GPIO_PORTB_BASE
S#define FAULT1_PIN              GPIO_PIN_6
S
S#define FAULT2_PERIPH           SYSCTL_PERIPH_GPIOC
S#define FAULT2_PORT             GPIO_PORTC_BASE
S#define FAULT2_PIN              GPIO_PIN_5
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM4_PORT               GPIO_PORTA_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM5_PORT               GPIO_PORTA_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define PWM6_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PWM6_PORT               GPIO_PORTC_BASE
S#define PWM6_PIN                GPIO_PIN_4
S
S#define PWM7_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PWM7_PORT               GPIO_PORTC_BASE
S#define PWM7_PIN                GPIO_PIN_6
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2776
N
N//*****************************************************************************
N//
N// LM3S2793 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2793
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S2793
N
N//*****************************************************************************
N//
N// LM3S2911 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2911
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2911
N
N//*****************************************************************************
N//
N// LM3S2918 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2918
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S2918
N
N//*****************************************************************************
N//
N// LM3S2939 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2939
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PHB0_PORT               GPIO_PORTH_BASE
S#define PHB0_PIN                GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2939
N
N//*****************************************************************************
N//
N// LM3S2948 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2948
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOG
S#define CCP3_PORT               GPIO_PORTG_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2948
N
N//*****************************************************************************
N//
N// LM3S2950 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2950
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C2O_PORT                GPIO_PORTF_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP5_PORT               GPIO_PORTE_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PHB0_PORT               GPIO_PORTH_BASE
S#define PHB0_PIN                GPIO_PIN_3
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM0_PORT               GPIO_PORTG_BASE
S#define PWM0_PIN                GPIO_PIN_2
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM1_PORT               GPIO_PORTG_BASE
S#define PWM1_PIN                GPIO_PIN_3
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2950
N
N//*****************************************************************************
N//
N// LM3S2965 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2965
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP4_PORT               GPIO_PORTD_BASE
S#define CCP4_PIN                GPIO_PIN_5
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOG
S#define CCP5_PORT               GPIO_PORTG_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define IDX1_PERIPH             SYSCTL_PERIPH_GPIOH
S#define IDX1_PORT               GPIO_PORTH_BASE
S#define IDX1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHA1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PHA1_PORT               GPIO_PORTG_BASE
S#define PHA1_PIN                GPIO_PIN_6
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PHB0_PORT               GPIO_PORTH_BASE
S#define PHB0_PIN                GPIO_PIN_3
S
S#define PHB1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PHB1_PORT               GPIO_PORTG_BASE
S#define PHB1_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM0_PORT               GPIO_PORTG_BASE
S#define PWM0_PIN                GPIO_PIN_2
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM1_PORT               GPIO_PORTG_BASE
S#define PWM1_PIN                GPIO_PIN_3
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S2965
N
N//*****************************************************************************
N//
N// LM3S2B93 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2B93
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S2B93
N
N//*****************************************************************************
N//
N// LM3S2D93 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2D93
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S2D93
N
N//*****************************************************************************
N//
N// LM3S2U93 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S2U93
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S2U93
N
N//*****************************************************************************
N//
N// LM3S3634 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3634
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_1
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_0
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_5
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
N#endif // PART_LM3S3634
N
N//*****************************************************************************
N//
N// LM3S3651 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3651
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_6
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_7
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_3
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP5_PORT               GPIO_PORTD_BASE
S#define CCP5_PIN                GPIO_PIN_2
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP6_PORT               GPIO_PORTD_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP7_PORT               GPIO_PORTD_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0ID_PERIPH           SYSCTL_PERIPH_GPIOB
S#define USB0ID_PORT             GPIO_PORTB_BASE
S#define USB0ID_PIN              GPIO_PIN_0
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
S#define USB0VBUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define USB0VBUS_PORT           GPIO_PORTB_BASE
S#define USB0VBUS_PIN            GPIO_PIN_1
S
N#endif // PART_LM3S3651
N
N//*****************************************************************************
N//
N// LM3S3654 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3654
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_USB0EPEN       0x00001808
S
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S
S#define GPIO_PB0_CCP0           0x00010001
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S3654
N
N//*****************************************************************************
N//
N// LM3S3739 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3739
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_7
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_6
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_5
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_4
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_7
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_6
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_5
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_4
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_6
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOG
S#define CCP3_PORT               GPIO_PORTG_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP5_PORT               GPIO_PORTD_BASE
S#define CCP5_PIN                GPIO_PIN_2
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP7_PORT               GPIO_PORTD_BASE
S#define CCP7_PIN                GPIO_PIN_3
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U2RX_PORT               GPIO_PORTD_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U2TX_PORT               GPIO_PORTD_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0EPEN_PORT           GPIO_PORTH_BASE
S#define USB0EPEN_PIN            GPIO_PIN_3
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0PFLT_PORT           GPIO_PORTH_BASE
S#define USB0PFLT_PIN            GPIO_PIN_4
S
N#endif // PART_LM3S3739
N
N//*****************************************************************************
N//
N// LM3S3748 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3748
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_7
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_6
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_5
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_4
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_7
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_6
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_5
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_3
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP2_PORT               GPIO_PORTF_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOG
S#define CCP3_PORT               GPIO_PORTG_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_4
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP5_PORT               GPIO_PORTD_BASE
S#define CCP5_PIN                GPIO_PIN_2
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP7_PORT               GPIO_PORTH_BASE
S#define CCP7_PIN                GPIO_PIN_1
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOF
S#define FAULT0_PORT             GPIO_PORTF_BASE
S#define FAULT0_PIN              GPIO_PIN_4
S
S#define FAULT1_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT1_PORT             GPIO_PORTG_BASE
S#define FAULT1_PIN              GPIO_PIN_5
S
S#define FAULT2_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT2_PORT             GPIO_PORTG_BASE
S#define FAULT2_PIN              GPIO_PIN_3
S
S#define FAULT3_PERIPH           SYSCTL_PERIPH_GPIOH
S#define FAULT3_PORT             GPIO_PORTH_BASE
S#define FAULT3_PIN              GPIO_PIN_2
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM2_PORT               GPIO_PORTF_BASE
S#define PWM2_PIN                GPIO_PIN_2
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM3_PORT               GPIO_PORTF_BASE
S#define PWM3_PIN                GPIO_PIN_3
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM4_PORT               GPIO_PORTG_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM5_PORT               GPIO_PORTG_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define PWM6_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM6_PORT               GPIO_PORTG_BASE
S#define PWM6_PIN                GPIO_PIN_6
S
S#define PWM7_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM7_PORT               GPIO_PORTG_BASE
S#define PWM7_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOC
S#define U1RX_PORT               GPIO_PORTC_BASE
S#define U1RX_PIN                GPIO_PIN_6
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOC
S#define U1TX_PORT               GPIO_PORTC_BASE
S#define U1TX_PIN                GPIO_PIN_7
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0EPEN_PORT           GPIO_PORTH_BASE
S#define USB0EPEN_PIN            GPIO_PIN_3
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0PFLT_PORT           GPIO_PORTH_BASE
S#define USB0PFLT_PIN            GPIO_PIN_4
S
N#endif // PART_LM3S3748
N
N//*****************************************************************************
N//
N// LM3S3749 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3749
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_7
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_6
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_5
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_4
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_7
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_6
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_5
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_4
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_7
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_3
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP2_PORT               GPIO_PORTF_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP3_PORT               GPIO_PORTA_BASE
S#define CCP3_PIN                GPIO_PIN_7
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP4_PORT               GPIO_PORTF_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP6_PORT               GPIO_PORTD_BASE
S#define CCP6_PIN                GPIO_PIN_2
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT0_PORT             GPIO_PORTG_BASE
S#define FAULT0_PIN              GPIO_PIN_2
S
S#define FAULT1_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT1_PORT             GPIO_PORTG_BASE
S#define FAULT1_PIN              GPIO_PIN_4
S
S#define FAULT2_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT2_PORT             GPIO_PORTG_BASE
S#define FAULT2_PIN              GPIO_PIN_3
S
S#define FAULT3_PERIPH           SYSCTL_PERIPH_GPIOH
S#define FAULT3_PORT             GPIO_PORTH_BASE
S#define FAULT3_PIN              GPIO_PIN_2
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOG
S#define I2C1SCL_PORT            GPIO_PORTG_BASE
S#define I2C1SCL_PIN             GPIO_PIN_0
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOG
S#define I2C1SDA_PORT            GPIO_PORTG_BASE
S#define I2C1SDA_PIN             GPIO_PIN_1
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOG
S#define IDX0_PORT               GPIO_PORTG_BASE
S#define IDX0_PIN                GPIO_PIN_5
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHA0_PORT               GPIO_PORTF_BASE
S#define PHA0_PIN                GPIO_PIN_6
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_6
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define PWM6_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM6_PORT               GPIO_PORTG_BASE
S#define PWM6_PIN                GPIO_PIN_6
S
S#define PWM7_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM7_PORT               GPIO_PORTG_BASE
S#define PWM7_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U2RX_PORT               GPIO_PORTD_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U2TX_PORT               GPIO_PORTD_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0EPEN_PORT           GPIO_PORTH_BASE
S#define USB0EPEN_PIN            GPIO_PIN_3
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0PFLT_PORT           GPIO_PORTH_BASE
S#define USB0PFLT_PIN            GPIO_PIN_4
S
N#endif // PART_LM3S3749
N
N//*****************************************************************************
N//
N// LM3S3826 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3826
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S3826
N
N//*****************************************************************************
N//
N// LM3S3J26 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3J26
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S3J26
N
N//*****************************************************************************
N//
N// LM3S3N26 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3N26
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S3N26
N
N//*****************************************************************************
N//
N// LM3S3W26 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3W26
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S3W26
N
N//*****************************************************************************
N//
N// LM3S3Z26 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S3Z26
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S3Z26
N
N//*****************************************************************************
N//
N// LM3S5632 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5632
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_5
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
N#endif // PART_LM3S5632
N
N//*****************************************************************************
N//
N// LM3S5651 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5651
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5651
N
N//*****************************************************************************
N//
N// LM3S5652 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5652
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_5
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP2_PORT               GPIO_PORTE_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP3_PORT               GPIO_PORTA_BASE
S#define CCP3_PIN                GPIO_PIN_7
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0ID_PERIPH           SYSCTL_PERIPH_GPIOB
S#define USB0ID_PORT             GPIO_PORTB_BASE
S#define USB0ID_PIN              GPIO_PIN_0
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
S#define USB0VBUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define USB0VBUS_PORT           GPIO_PORTB_BASE
S#define USB0VBUS_PIN            GPIO_PIN_1
S
N#endif // PART_LM3S5652
N
N//*****************************************************************************
N//
N// LM3S5656 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5656
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5656
N
N//*****************************************************************************
N//
N// LM3S5662 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5662
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0RX_PORT             GPIO_PORTB_BASE
S#define CAN0RX_PIN              GPIO_PIN_4
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0TX_PORT             GPIO_PORTB_BASE
S#define CAN0TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_2
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOB
S#define FAULT0_PORT             GPIO_PORTB_BASE
S#define FAULT0_PIN              GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM2_PORT               GPIO_PORTD_BASE
S#define PWM2_PIN                GPIO_PIN_2
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM3_PORT               GPIO_PORTD_BASE
S#define PWM3_PIN                GPIO_PIN_3
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM4_PORT               GPIO_PORTA_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM5_PORT               GPIO_PORTA_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0ID_PERIPH           SYSCTL_PERIPH_GPIOB
S#define USB0ID_PORT             GPIO_PORTB_BASE
S#define USB0ID_PIN              GPIO_PIN_0
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
S#define USB0VBUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define USB0VBUS_PORT           GPIO_PORTB_BASE
S#define USB0VBUS_PIN            GPIO_PIN_1
S
N#endif // PART_LM3S5662
N
N//*****************************************************************************
N//
N// LM3S5732 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5732
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_5
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
N#endif // PART_LM3S5732
N
N//*****************************************************************************
N//
N// LM3S5737 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5737
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_7
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_6
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_5
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_4
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_7
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_6
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_5
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_4
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_1
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
N#endif // PART_LM3S5737
N
N//*****************************************************************************
N//
N// LM3S5739 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5739
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_7
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_6
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_5
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_4
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_7
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_6
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_5
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_4
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define CAN0RX_PORT             GPIO_PORTA_BASE
S#define CAN0RX_PIN              GPIO_PIN_6
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define CAN0TX_PORT             GPIO_PORTA_BASE
S#define CAN0TX_PIN              GPIO_PIN_7
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP0_PORT               GPIO_PORTC_BASE
S#define CCP0_PIN                GPIO_PIN_6
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define CCP1_PORT               GPIO_PORTF_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOG
S#define CCP3_PORT               GPIO_PORTG_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP5_PORT               GPIO_PORTD_BASE
S#define CCP5_PIN                GPIO_PIN_2
S
S#define CCP6_PERIPH             SYSCTL_PERIPH_GPIOH
S#define CCP6_PORT               GPIO_PORTH_BASE
S#define CCP6_PIN                GPIO_PIN_0
S
S#define CCP7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP7_PORT               GPIO_PORTD_BASE
S#define CCP7_PIN                GPIO_PIN_3
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOG
S#define I2C1SCL_PORT            GPIO_PORTG_BASE
S#define I2C1SCL_PIN             GPIO_PIN_0
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOG
S#define I2C1SDA_PORT            GPIO_PORTG_BASE
S#define I2C1SDA_PIN             GPIO_PIN_1
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1RX_PORT               GPIO_PORTB_BASE
S#define U1RX_PIN                GPIO_PIN_0
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOB
S#define U1TX_PORT               GPIO_PORTB_BASE
S#define U1TX_PIN                GPIO_PIN_1
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U2RX_PORT               GPIO_PORTD_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U2TX_PORT               GPIO_PORTD_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0EPEN_PORT           GPIO_PORTH_BASE
S#define USB0EPEN_PIN            GPIO_PIN_3
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0PFLT_PORT           GPIO_PORTH_BASE
S#define USB0PFLT_PIN            GPIO_PIN_4
S
N#endif // PART_LM3S5739
N
N//*****************************************************************************
N//
N// LM3S5747 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5747
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_7
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_6
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_5
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_4
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_7
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_6
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_5
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_4
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0RX_PORT             GPIO_PORTB_BASE
S#define CAN0RX_PIN              GPIO_PIN_4
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0TX_PORT             GPIO_PORTB_BASE
S#define CAN0TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOE
S#define FAULT0_PORT             GPIO_PORTE_BASE
S#define FAULT0_PIN              GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM2_PORT               GPIO_PORTD_BASE
S#define PWM2_PIN                GPIO_PIN_2
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM3_PORT               GPIO_PORTD_BASE
S#define PWM3_PIN                GPIO_PIN_3
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
N#endif // PART_LM3S5747
N
N//*****************************************************************************
N//
N// LM3S5749 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5749
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_7
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_6
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_5
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_4
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_7
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_6
S
S#define ADC6_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC6_PORT               GPIO_PORTD_BASE
S#define ADC6_PIN                GPIO_PIN_5
S
S#define ADC7_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC7_PORT               GPIO_PORTD_BASE
S#define ADC7_PIN                GPIO_PIN_4
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C0O_PORT                GPIO_PORTF_BASE
S#define C0O_PIN                 GPIO_PIN_4
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOF
S#define C1O_PORT                GPIO_PORTF_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_1
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT0_PORT             GPIO_PORTG_BASE
S#define FAULT0_PIN              GPIO_PIN_2
S
S#define FAULT1_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT1_PORT             GPIO_PORTG_BASE
S#define FAULT1_PIN              GPIO_PIN_4
S
S#define FAULT2_PERIPH           SYSCTL_PERIPH_GPIOG
S#define FAULT2_PORT             GPIO_PORTG_BASE
S#define FAULT2_PIN              GPIO_PIN_3
S
S#define FAULT3_PERIPH           SYSCTL_PERIPH_GPIOH
S#define FAULT3_PORT             GPIO_PORTH_BASE
S#define FAULT3_PIN              GPIO_PIN_2
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOG
S#define IDX0_PORT               GPIO_PORTG_BASE
S#define IDX0_PIN                GPIO_PIN_5
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHA0_PORT               GPIO_PORTF_BASE
S#define PHA0_PIN                GPIO_PIN_6
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM0_PORT               GPIO_PORTG_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM1_PORT               GPIO_PORTG_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM2_PORT               GPIO_PORTH_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOH
S#define PWM3_PORT               GPIO_PORTH_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM4_PORT               GPIO_PORTF_BASE
S#define PWM4_PIN                GPIO_PIN_2
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM5_PORT               GPIO_PORTF_BASE
S#define PWM5_PIN                GPIO_PIN_3
S
S#define PWM6_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM6_PORT               GPIO_PORTG_BASE
S#define PWM6_PIN                GPIO_PIN_6
S
S#define PWM7_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM7_PORT               GPIO_PORTG_BASE
S#define PWM7_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0EPEN_PORT           GPIO_PORTH_BASE
S#define USB0EPEN_PIN            GPIO_PIN_3
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOH
S#define USB0PFLT_PORT           GPIO_PORTH_BASE
S#define USB0PFLT_PIN            GPIO_PIN_4
S
N#endif // PART_LM3S5749
N
N//*****************************************************************************
N//
N// LM3S5752 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5752
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define ADC4_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC4_PORT               GPIO_PORTD_BASE
S#define ADC4_PIN                GPIO_PIN_3
S
S#define ADC5_PERIPH             SYSCTL_PERIPH_GPIOD
S#define ADC5_PORT               GPIO_PORTD_BASE
S#define ADC5_PIN                GPIO_PIN_2
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_5
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP2_PORT               GPIO_PORTE_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP3_PORT               GPIO_PORTA_BASE
S#define CCP3_PIN                GPIO_PIN_7
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0ID_PERIPH           SYSCTL_PERIPH_GPIOB
S#define USB0ID_PORT             GPIO_PORTB_BASE
S#define USB0ID_PIN              GPIO_PIN_0
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
S#define USB0VBUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define USB0VBUS_PORT           GPIO_PORTB_BASE
S#define USB0VBUS_PIN            GPIO_PIN_1
S
N#endif // PART_LM3S5752
N
N//*****************************************************************************
N//
N// LM3S5762 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5762
S
S#define ADC0_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC0_PORT               GPIO_PORTE_BASE
S#define ADC0_PIN                GPIO_PIN_3
S
S#define ADC1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC1_PORT               GPIO_PORTE_BASE
S#define ADC1_PIN                GPIO_PIN_2
S
S#define ADC2_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC2_PORT               GPIO_PORTE_BASE
S#define ADC2_PIN                GPIO_PIN_1
S
S#define ADC3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define ADC3_PORT               GPIO_PORTE_BASE
S#define ADC3_PIN                GPIO_PIN_0
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0RX_PORT             GPIO_PORTB_BASE
S#define CAN0RX_PIN              GPIO_PIN_4
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOB
S#define CAN0TX_PORT             GPIO_PORTB_BASE
S#define CAN0TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_2
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP1_PORT               GPIO_PORTB_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP2_PORT               GPIO_PORTC_BASE
S#define CCP2_PIN                GPIO_PIN_4
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define FAULT0_PERIPH           SYSCTL_PERIPH_GPIOB
S#define FAULT0_PORT             GPIO_PORTB_BASE
S#define FAULT0_PIN              GPIO_PIN_3
S
S#define NMI_PERIPH              SYSCTL_PERIPH_GPIOB
S#define NMI_PORT                GPIO_PORTB_BASE
S#define NMI_PIN                 GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM2_PORT               GPIO_PORTD_BASE
S#define PWM2_PIN                GPIO_PIN_2
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM3_PORT               GPIO_PORTD_BASE
S#define PWM3_PIN                GPIO_PIN_3
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM4_PORT               GPIO_PORTA_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOA
S#define PWM5_PORT               GPIO_PORTA_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define USB0EPEN_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0EPEN_PORT           GPIO_PORTC_BASE
S#define USB0EPEN_PIN            GPIO_PIN_5
S
S#define USB0ID_PERIPH           SYSCTL_PERIPH_GPIOB
S#define USB0ID_PORT             GPIO_PORTB_BASE
S#define USB0ID_PIN              GPIO_PIN_0
S
S#define USB0PFLT_PERIPH         SYSCTL_PERIPH_GPIOC
S#define USB0PFLT_PORT           GPIO_PORTC_BASE
S#define USB0PFLT_PIN            GPIO_PIN_6
S
S#define USB0VBUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define USB0VBUS_PORT           GPIO_PORTB_BASE
S#define USB0VBUS_PIN            GPIO_PIN_1
S
N#endif // PART_LM3S5762
N
N//*****************************************************************************
N//
N// LM3S5791 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5791
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S5791
N
N//*****************************************************************************
N//
N// LM3S5951 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5951
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5951
N
N//*****************************************************************************
N//
N// LM3S5956 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5956
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5956
N
N//*****************************************************************************
N//
N// LM3S5B91 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5B91
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S5B91
N
N//*****************************************************************************
N//
N// LM3S5C31 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5C31
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5C31
N
N//*****************************************************************************
N//
N// LM3S5C36 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5C36
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5C36
N
N//*****************************************************************************
N//
N// LM3S5C51 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5C51
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5C51
N
N//*****************************************************************************
N//
N// LM3S5C56 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5C56
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5C56
N
N//*****************************************************************************
N//
N// LM3S5D51 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5D51
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5D51
N
N//*****************************************************************************
N//
N// LM3S5D56 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5D56
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5D56
N
N//*****************************************************************************
N//
N// LM3S5D91 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5D91
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S5D91
N
N//*****************************************************************************
N//
N// LM3S5G31 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5G31
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5G31
N
N//*****************************************************************************
N//
N// LM3S5G36 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5G36
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5G36
N
N//*****************************************************************************
N//
N// LM3S5G51 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5G51
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5G51
N
N//*****************************************************************************
N//
N// LM3S5G56 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5G56
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5G56
N
N//*****************************************************************************
N//
N// LM3S5K31 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5K31
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5K31
N
N//*****************************************************************************
N//
N// LM3S5K36 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5K36
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5K36
N
N//*****************************************************************************
N//
N// LM3S5P31 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5P31
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5P31
N
N//*****************************************************************************
N//
N// LM3S5P36 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5P36
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5P36
N
N//*****************************************************************************
N//
N// LM3S5P3B Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5P3B
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5P3B
N
N//*****************************************************************************
N//
N// LM3S5P51 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5P51
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5P51
N
N//*****************************************************************************
N//
N// LM3S5P56 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5P56
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5P56
N
N//*****************************************************************************
N//
N// LM3S5R31 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5R31
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S5R31
N
N//*****************************************************************************
N//
N// LM3S5R36 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5R36
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5R36
N
N//*****************************************************************************
N//
N// LM3S5T36 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5T36
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5T36
N
N//*****************************************************************************
N//
N// LM3S5U91 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5U91
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S5U91
N
N//*****************************************************************************
N//
N// LM3S5Y36 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S5Y36
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHB0           0x00040C04
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
N#endif // PART_LM3S5Y36
N
N//*****************************************************************************
N//
N// LM3S6100 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6100
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6100
N
N//*****************************************************************************
N//
N// LM3S6110 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6110
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOB
S#define FAULT_PORT              GPIO_PORTB_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6110
N
N//*****************************************************************************
N//
N// LM3S6420 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6420
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6420
N
N//*****************************************************************************
N//
N// LM3S6422 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6422
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6422
N
N//*****************************************************************************
N//
N// LM3S6432 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6432
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S6432
N
N//*****************************************************************************
N//
N// LM3S6537 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6537
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S6537
N
N//*****************************************************************************
N//
N// LM3S6610 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6610
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C2O_PORT                GPIO_PORTE_BASE
S#define C2O_PIN                 GPIO_PIN_7
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_0
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6610
N
N//*****************************************************************************
N//
N// LM3S6611 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6611
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6611
N
N//*****************************************************************************
N//
N// LM3S6618 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6618
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOG
S#define I2C1SCL_PORT            GPIO_PORTG_BASE
S#define I2C1SCL_PIN             GPIO_PIN_0
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S6618
N
N//*****************************************************************************
N//
N// LM3S6633 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6633
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S6633
N
N//*****************************************************************************
N//
N// LM3S6637 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6637
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S6637
N
N//*****************************************************************************
N//
N// LM3S6730 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6730
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6730
N
N//*****************************************************************************
N//
N// LM3S6753 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6753
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S6753
N
N//*****************************************************************************
N//
N// LM3S6816 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6816
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOE
S#define FAULT_PORT              GPIO_PORTE_BASE
S#define FAULT_PIN               GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6816
N
N//*****************************************************************************
N//
N// LM3S6911 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6911
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOE
S#define C1O_PORT                GPIO_PORTE_BASE
S#define C1O_PIN                 GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6911
N
N//*****************************************************************************
N//
N// LM3S6916 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6916
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOE
S#define FAULT_PORT              GPIO_PORTE_BASE
S#define FAULT_PIN               GPIO_PIN_1
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6916
N
N//*****************************************************************************
N//
N// LM3S6918 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6918
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP4_PORT               GPIO_PORTC_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOG
S#define I2C1SCL_PORT            GPIO_PORTG_BASE
S#define I2C1SCL_PIN             GPIO_PIN_0
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S6918
N
N//*****************************************************************************
N//
N// LM3S6938 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6938
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_6
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_0
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6938
N
N//*****************************************************************************
N//
N// LM3S6950 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6950
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_6
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PHA0_PORT               GPIO_PORTD_BASE
S#define PHA0_PIN                GPIO_PIN_1
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_6
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_7
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6950
N
N//*****************************************************************************
N//
N// LM3S6952 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6952
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_6
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_0
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PHB0_PORT               GPIO_PORTF_BASE
S#define PHB0_PIN                GPIO_PIN_0
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM0_PORT               GPIO_PORTD_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6952
N
N//*****************************************************************************
N//
N// LM3S6965 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6965
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP1_PORT               GPIO_PORTD_BASE
S#define CCP1_PIN                GPIO_PIN_7
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP2_PORT               GPIO_PORTD_BASE
S#define CCP2_PIN                GPIO_PIN_5
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_0
S
S#define IDX1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define IDX1_PORT               GPIO_PORTF_BASE
S#define IDX1_PIN                GPIO_PIN_1
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHA1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PHA1_PORT               GPIO_PORTE_BASE
S#define PHA1_PIN                GPIO_PIN_3
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PHB1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PHB1_PORT               GPIO_PORTE_BASE
S#define PHB1_PIN                GPIO_PIN_2
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM1_PORT               GPIO_PORTD_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S6965
N
N//*****************************************************************************
N//
N// LM3S6C11 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6C11
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S
N#endif // PART_LM3S6C11
N
N//*****************************************************************************
N//
N// LM3S6C65 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6C65
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S
S#define GPIO_PE7_PWM5           0x00041C01
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
N#endif // PART_LM3S6C65
N
N//*****************************************************************************
N//
N// LM3S6G11 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6G11
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_C1O            0x00041802
S
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S
N#endif // PART_LM3S6G11
N
N//*****************************************************************************
N//
N// LM3S6G65 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S6G65
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S
S#define GPIO_PA5_SSI0TX         0x00001401
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S
S#define GPIO_PE7_PWM5           0x00041C01
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
N#endif // PART_LM3S6G65
N
N//*****************************************************************************
N//
N// LM3S8530 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8530
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CAN2RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define CAN2RX_PORT             GPIO_PORTE_BASE
S#define CAN2RX_PIN              GPIO_PIN_4
S
S#define CAN2TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define CAN2TX_PORT             GPIO_PORTE_BASE
S#define CAN2TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S8530
N
N//*****************************************************************************
N//
N// LM3S8538 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8538
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_6
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_0
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S8538
N
N//*****************************************************************************
N//
N// LM3S8630 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8630
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S8630
N
N//*****************************************************************************
N//
N// LM3S8730 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8730
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S8730
N
N//*****************************************************************************
N//
N// LM3S8733 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8733
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S8733
N
N//*****************************************************************************
N//
N// LM3S8738 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8738
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S8738
N
N//*****************************************************************************
N//
N// LM3S8930 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8930
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S8930
N
N//*****************************************************************************
N//
N// LM3S8933 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8933
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOD
S#define C0O_PORT                GPIO_PORTD_BASE
S#define C0O_PIN                 GPIO_PIN_7
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP3_PORT               GPIO_PORTD_BASE
S#define CCP3_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S8933
N
N//*****************************************************************************
N//
N// LM3S8938 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8938
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_6
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define C1O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C1O_PORT                GPIO_PORTC_BASE
S#define C1O_PIN                 GPIO_PIN_5
S
S#define C1_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C1_MINUS_PORT           GPIO_PORTB_BASE
S#define C1_MINUS_PIN            GPIO_PIN_5
S
S#define C1_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C1_PLUS_PORT            GPIO_PORTC_BASE
S#define C1_PLUS_PIN             GPIO_PIN_5
S
S#define C2O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C2O_PORT                GPIO_PORTC_BASE
S#define C2O_PIN                 GPIO_PIN_6
S
S#define C2_MINUS_PERIPH         SYSCTL_PERIPH_GPIOC
S#define C2_MINUS_PORT           GPIO_PORTC_BASE
S#define C2_MINUS_PIN            GPIO_PIN_7
S
S#define C2_PLUS_PERIPH          SYSCTL_PERIPH_GPIOC
S#define C2_PLUS_PORT            GPIO_PORTC_BASE
S#define C2_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP1_PORT               GPIO_PORTE_BASE
S#define CCP1_PIN                GPIO_PIN_3
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP3_PORT               GPIO_PORTE_BASE
S#define CCP3_PIN                GPIO_PIN_0
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define CCP4_PORT               GPIO_PORTE_BASE
S#define CCP4_PIN                GPIO_PIN_2
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP5_PORT               GPIO_PORTC_BASE
S#define CCP5_PIN                GPIO_PIN_4
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define I2C1SCL_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SCL_PORT            GPIO_PORTA_BASE
S#define I2C1SCL_PIN             GPIO_PIN_6
S
S#define I2C1SDA_PERIPH          SYSCTL_PERIPH_GPIOA
S#define I2C1SDA_PORT            GPIO_PORTA_BASE
S#define I2C1SDA_PIN             GPIO_PIN_7
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
S#define U2RX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2RX_PORT               GPIO_PORTG_BASE
S#define U2RX_PIN                GPIO_PIN_0
S
S#define U2TX_PERIPH             SYSCTL_PERIPH_GPIOG
S#define U2TX_PORT               GPIO_PORTG_BASE
S#define U2TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S8938
N
N//*****************************************************************************
N//
N// LM3S8962 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8962
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOB
S#define C0O_PORT                GPIO_PORTB_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define CCP0_PORT               GPIO_PORTD_BASE
S#define CCP0_PIN                GPIO_PIN_4
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOD
S#define FAULT_PORT              GPIO_PORTD_BASE
S#define FAULT_PIN               GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOD
S#define IDX0_PORT               GPIO_PORTD_BASE
S#define IDX0_PIN                GPIO_PIN_7
S
S#define IDX1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define IDX1_PORT               GPIO_PORTF_BASE
S#define IDX1_PIN                GPIO_PIN_1
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHA1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PHA1_PORT               GPIO_PORTE_BASE
S#define PHA1_PIN                GPIO_PIN_3
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_6
S
S#define PHB1_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PHB1_PORT               GPIO_PORTE_BASE
S#define PHB1_PIN                GPIO_PIN_2
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOG
S#define PWM1_PORT               GPIO_PORTG_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM2_PORT               GPIO_PORTB_BASE
S#define PWM2_PIN                GPIO_PIN_0
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOB
S#define PWM3_PORT               GPIO_PORTB_BASE
S#define PWM3_PIN                GPIO_PIN_1
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S8962
N
N//*****************************************************************************
N//
N// LM3S8970 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8970
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CAN1RX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1RX_PORT             GPIO_PORTF_BASE
S#define CAN1RX_PIN              GPIO_PIN_0
S
S#define CAN1TX_PERIPH           SYSCTL_PERIPH_GPIOF
S#define CAN1TX_PORT             GPIO_PORTF_BASE
S#define CAN1TX_PIN              GPIO_PIN_1
S
S#define CAN2RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define CAN2RX_PORT             GPIO_PORTE_BASE
S#define CAN2RX_PIN              GPIO_PIN_4
S
S#define CAN2TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define CAN2TX_PORT             GPIO_PORTE_BASE
S#define CAN2TX_PIN              GPIO_PIN_5
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define I2C0SCL_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SCL_PORT            GPIO_PORTB_BASE
S#define I2C0SCL_PIN             GPIO_PIN_2
S
S#define I2C0SDA_PERIPH          SYSCTL_PERIPH_GPIOB
S#define I2C0SDA_PORT            GPIO_PORTB_BASE
S#define I2C0SDA_PIN             GPIO_PIN_3
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SSI1CLK_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1CLK_PORT            GPIO_PORTE_BASE
S#define SSI1CLK_PIN             GPIO_PIN_0
S
S#define SSI1FSS_PERIPH          SYSCTL_PERIPH_GPIOE
S#define SSI1FSS_PORT            GPIO_PORTE_BASE
S#define SSI1FSS_PIN             GPIO_PIN_1
S
S#define SSI1RX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1RX_PORT             GPIO_PORTE_BASE
S#define SSI1RX_PIN              GPIO_PIN_2
S
S#define SSI1TX_PERIPH           SYSCTL_PERIPH_GPIOE
S#define SSI1TX_PORT             GPIO_PORTE_BASE
S#define SSI1TX_PIN              GPIO_PIN_3
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
S#define U1RX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1RX_PORT               GPIO_PORTD_BASE
S#define U1RX_PIN                GPIO_PIN_2
S
S#define U1TX_PERIPH             SYSCTL_PERIPH_GPIOD
S#define U1TX_PORT               GPIO_PORTD_BASE
S#define U1TX_PIN                GPIO_PIN_3
S
N#endif // PART_LM3S8970
N
N//*****************************************************************************
N//
N// LM3S8971 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8971
S
S#define C0O_PERIPH              SYSCTL_PERIPH_GPIOC
S#define C0O_PORT                GPIO_PORTC_BASE
S#define C0O_PIN                 GPIO_PIN_5
S
S#define C0_MINUS_PERIPH         SYSCTL_PERIPH_GPIOB
S#define C0_MINUS_PORT           GPIO_PORTB_BASE
S#define C0_MINUS_PIN            GPIO_PIN_4
S
S#define C0_PLUS_PERIPH          SYSCTL_PERIPH_GPIOB
S#define C0_PLUS_PORT            GPIO_PORTB_BASE
S#define C0_PLUS_PIN             GPIO_PIN_6
S
S#define CAN0RX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0RX_PORT             GPIO_PORTD_BASE
S#define CAN0RX_PIN              GPIO_PIN_0
S
S#define CAN0TX_PERIPH           SYSCTL_PERIPH_GPIOD
S#define CAN0TX_PORT             GPIO_PORTD_BASE
S#define CAN0TX_PIN              GPIO_PIN_1
S
S#define CCP0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP0_PORT               GPIO_PORTB_BASE
S#define CCP0_PIN                GPIO_PIN_0
S
S#define CCP1_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP1_PORT               GPIO_PORTA_BASE
S#define CCP1_PIN                GPIO_PIN_6
S
S#define CCP2_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP2_PORT               GPIO_PORTB_BASE
S#define CCP2_PIN                GPIO_PIN_1
S
S#define CCP3_PERIPH             SYSCTL_PERIPH_GPIOC
S#define CCP3_PORT               GPIO_PORTC_BASE
S#define CCP3_PIN                GPIO_PIN_6
S
S#define CCP4_PERIPH             SYSCTL_PERIPH_GPIOA
S#define CCP4_PORT               GPIO_PORTA_BASE
S#define CCP4_PIN                GPIO_PIN_7
S
S#define CCP5_PERIPH             SYSCTL_PERIPH_GPIOB
S#define CCP5_PORT               GPIO_PORTB_BASE
S#define CCP5_PIN                GPIO_PIN_5
S
S#define FAULT_PERIPH            SYSCTL_PERIPH_GPIOB
S#define FAULT_PORT              GPIO_PORTB_BASE
S#define FAULT_PIN               GPIO_PIN_3
S
S#define IDX0_PERIPH             SYSCTL_PERIPH_GPIOB
S#define IDX0_PORT               GPIO_PORTB_BASE
S#define IDX0_PIN                GPIO_PIN_2
S
S#define LED0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED0_PORT               GPIO_PORTF_BASE
S#define LED0_PIN                GPIO_PIN_3
S
S#define LED1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define LED1_PORT               GPIO_PORTF_BASE
S#define LED1_PIN                GPIO_PIN_2
S
S#define PHA0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHA0_PORT               GPIO_PORTC_BASE
S#define PHA0_PIN                GPIO_PIN_4
S
S#define PHB0_PERIPH             SYSCTL_PERIPH_GPIOC
S#define PHB0_PORT               GPIO_PORTC_BASE
S#define PHB0_PIN                GPIO_PIN_7
S
S#define PWM0_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM0_PORT               GPIO_PORTF_BASE
S#define PWM0_PIN                GPIO_PIN_0
S
S#define PWM1_PERIPH             SYSCTL_PERIPH_GPIOF
S#define PWM1_PORT               GPIO_PORTF_BASE
S#define PWM1_PIN                GPIO_PIN_1
S
S#define PWM2_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM2_PORT               GPIO_PORTD_BASE
S#define PWM2_PIN                GPIO_PIN_2
S
S#define PWM3_PERIPH             SYSCTL_PERIPH_GPIOD
S#define PWM3_PORT               GPIO_PORTD_BASE
S#define PWM3_PIN                GPIO_PIN_3
S
S#define PWM4_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM4_PORT               GPIO_PORTE_BASE
S#define PWM4_PIN                GPIO_PIN_0
S
S#define PWM5_PERIPH             SYSCTL_PERIPH_GPIOE
S#define PWM5_PORT               GPIO_PORTE_BASE
S#define PWM5_PIN                GPIO_PIN_1
S
S#define SSI0CLK_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0CLK_PORT            GPIO_PORTA_BASE
S#define SSI0CLK_PIN             GPIO_PIN_2
S
S#define SSI0FSS_PERIPH          SYSCTL_PERIPH_GPIOA
S#define SSI0FSS_PORT            GPIO_PORTA_BASE
S#define SSI0FSS_PIN             GPIO_PIN_3
S
S#define SSI0RX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0RX_PORT             GPIO_PORTA_BASE
S#define SSI0RX_PIN              GPIO_PIN_4
S
S#define SSI0TX_PERIPH           SYSCTL_PERIPH_GPIOA
S#define SSI0TX_PORT             GPIO_PORTA_BASE
S#define SSI0TX_PIN              GPIO_PIN_5
S
S#define SWCLK_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWCLK_PORT              GPIO_PORTC_BASE
S#define SWCLK_PIN               GPIO_PIN_0
S
S#define SWDIO_PERIPH            SYSCTL_PERIPH_GPIOC
S#define SWDIO_PORT              GPIO_PORTC_BASE
S#define SWDIO_PIN               GPIO_PIN_1
S
S#define SWO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define SWO_PORT                GPIO_PORTC_BASE
S#define SWO_PIN                 GPIO_PIN_3
S
S#define TCK_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TCK_PORT                GPIO_PORTC_BASE
S#define TCK_PIN                 GPIO_PIN_0
S
S#define TDI_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDI_PORT                GPIO_PORTC_BASE
S#define TDI_PIN                 GPIO_PIN_2
S
S#define TDO_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TDO_PORT                GPIO_PORTC_BASE
S#define TDO_PIN                 GPIO_PIN_3
S
S#define TMS_PERIPH              SYSCTL_PERIPH_GPIOC
S#define TMS_PORT                GPIO_PORTC_BASE
S#define TMS_PIN                 GPIO_PIN_1
S
S#define TRST_PERIPH             SYSCTL_PERIPH_GPIOB
S#define TRST_PORT               GPIO_PORTB_BASE
S#define TRST_PIN                GPIO_PIN_7
S
S#define U0RX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0RX_PORT               GPIO_PORTA_BASE
S#define U0RX_PIN                GPIO_PIN_0
S
S#define U0TX_PERIPH             SYSCTL_PERIPH_GPIOA
S#define U0TX_PORT               GPIO_PORTA_BASE
S#define U0TX_PIN                GPIO_PIN_1
S
N#endif // PART_LM3S8971
N
N//*****************************************************************************
N//
N// LM3S8C62 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8C62
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S
S#define GPIO_PD6_FAULT0         0x00031801
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S
S#define GPIO_PE7_PWM5           0x00041C01
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_PWM5           0x00060404
S
N#endif // PART_LM3S8C62
N
N//*****************************************************************************
N//
N// LM3S8G62 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S8G62
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S
S#define GPIO_PD6_FAULT0         0x00031801
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_CCP3           0x00040003
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_CCP2           0x00041006
S
S#define GPIO_PE5_CCP5           0x00041401
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S
S#define GPIO_PE7_PWM5           0x00041C01
S
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_PWM4           0x00060004
S
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_PWM5           0x00060404
S
N#endif // PART_LM3S8G62
N
N//*****************************************************************************
N//
N// LM3S9781 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9781
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_CAN2RX         0x00041002
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_CAN2TX         0x00041402
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9781
N
N//*****************************************************************************
N//
N// LM3S9790 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9790
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S9790
N
N//*****************************************************************************
N//
N// LM3S9792 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9792
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9792
N
N//*****************************************************************************
N//
N// LM3S9971 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9971
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9971
N
N//*****************************************************************************
N//
N// LM3S9997 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9997
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S9997
N
N//*****************************************************************************
N//
N// LM3S9B81 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9B81
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_CAN2RX         0x00041002
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_CAN2TX         0x00041402
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9B81
N
N//*****************************************************************************
N//
N// LM3S9B90 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9B90
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S9B90
N
N//*****************************************************************************
N//
N// LM3S9B92 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9B92
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9B92
N
N//*****************************************************************************
N//
N// LM3S9B95 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9B95
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9B95
N
N//*****************************************************************************
N//
N// LM3S9B96 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9B96
N
N#define GPIO_PA0_U0RX           0x00000001
N#define GPIO_PA0_I2C1SCL        0x00000008
N#define GPIO_PA0_U1RX           0x00000009
N
N#define GPIO_PA1_U0TX           0x00000401
N#define GPIO_PA1_I2C1SDA        0x00000408
N#define GPIO_PA1_U1TX           0x00000409
N
N#define GPIO_PA2_SSI0CLK        0x00000801
N#define GPIO_PA2_PWM4           0x00000804
N#define GPIO_PA2_I2S0RXSD       0x00000809
N
N#define GPIO_PA3_SSI0FSS        0x00000C01
N#define GPIO_PA3_PWM5           0x00000C04
N#define GPIO_PA3_I2S0RXMCLK     0x00000C09
N
N#define GPIO_PA4_SSI0RX         0x00001001
N#define GPIO_PA4_PWM6           0x00001004
N#define GPIO_PA4_CAN0RX         0x00001005
N#define GPIO_PA4_I2S0TXSCK      0x00001009
N
N#define GPIO_PA5_SSI0TX         0x00001401
N#define GPIO_PA5_PWM7           0x00001404
N#define GPIO_PA5_CAN0TX         0x00001405
N#define GPIO_PA5_I2S0TXWS       0x00001409
N
N#define GPIO_PA6_I2C1SCL        0x00001801
N#define GPIO_PA6_CCP1           0x00001802
N#define GPIO_PA6_PWM0           0x00001804
N#define GPIO_PA6_PWM4           0x00001805
N#define GPIO_PA6_CAN0RX         0x00001806
N#define GPIO_PA6_USB0EPEN       0x00001808
N#define GPIO_PA6_U1CTS          0x00001809
N
N#define GPIO_PA7_I2C1SDA        0x00001C01
N#define GPIO_PA7_CCP4           0x00001C02
N#define GPIO_PA7_PWM1           0x00001C04
N#define GPIO_PA7_PWM5           0x00001C05
N#define GPIO_PA7_CAN0TX         0x00001C06
N#define GPIO_PA7_CCP3           0x00001C07
N#define GPIO_PA7_USB0PFLT       0x00001C08
N#define GPIO_PA7_U1DCD          0x00001C09
N
N#define GPIO_PB0_CCP0           0x00010001
N#define GPIO_PB0_PWM2           0x00010002
N#define GPIO_PB0_U1RX           0x00010005
N
N#define GPIO_PB1_CCP2           0x00010401
N#define GPIO_PB1_PWM3           0x00010402
N#define GPIO_PB1_CCP1           0x00010404
N#define GPIO_PB1_U1TX           0x00010405
N
N#define GPIO_PB2_I2C0SCL        0x00010801
N#define GPIO_PB2_IDX0           0x00010802
N#define GPIO_PB2_CCP3           0x00010804
N#define GPIO_PB2_CCP0           0x00010805
N#define GPIO_PB2_USB0EPEN       0x00010808
N
N#define GPIO_PB3_I2C0SDA        0x00010C01
N#define GPIO_PB3_FAULT0         0x00010C02
N#define GPIO_PB3_FAULT3         0x00010C04
N#define GPIO_PB3_USB0PFLT       0x00010C08
N
N#define GPIO_PB4_U2RX           0x00011004
N#define GPIO_PB4_CAN0RX         0x00011005
N#define GPIO_PB4_IDX0           0x00011006
N#define GPIO_PB4_U1RX           0x00011007
N#define GPIO_PB4_EPI0S23        0x00011008
N
N#define GPIO_PB5_C0O            0x00011401
N#define GPIO_PB5_CCP5           0x00011402
N#define GPIO_PB5_CCP6           0x00011403
N#define GPIO_PB5_CCP0           0x00011404
N#define GPIO_PB5_CAN0TX         0x00011405
N#define GPIO_PB5_CCP2           0x00011406
N#define GPIO_PB5_U1TX           0x00011407
N#define GPIO_PB5_EPI0S22        0x00011408
N
N#define GPIO_PB6_CCP1           0x00011801
N#define GPIO_PB6_CCP7           0x00011802
N#define GPIO_PB6_C0O            0x00011803
N#define GPIO_PB6_FAULT1         0x00011804
N#define GPIO_PB6_IDX0           0x00011805
N#define GPIO_PB6_CCP5           0x00011806
N#define GPIO_PB6_I2S0TXSCK      0x00011809
N
N#define GPIO_PB7_NMI            0x00011C04
N
N#define GPIO_PC0_TCK            0x00020003
N#define GPIO_PC0_SWCLK          0x00020003
N
N#define GPIO_PC1_TMS            0x00020403
N#define GPIO_PC1_SWDIO          0x00020403
N
N#define GPIO_PC2_TDI            0x00020803
N
N#define GPIO_PC3_SWO            0x00020C03
N#define GPIO_PC3_TDO            0x00020C03
N
N#define GPIO_PC4_CCP5           0x00021001
N#define GPIO_PC4_PHA0           0x00021002
N#define GPIO_PC4_PWM6           0x00021004
N#define GPIO_PC4_CCP2           0x00021005
N#define GPIO_PC4_CCP4           0x00021006
N#define GPIO_PC4_EPI0S2         0x00021008
N#define GPIO_PC4_CCP1           0x00021009
N
N#define GPIO_PC5_CCP1           0x00021401
N#define GPIO_PC5_C1O            0x00021402
N#define GPIO_PC5_C0O            0x00021403
N#define GPIO_PC5_FAULT2         0x00021404
N#define GPIO_PC5_CCP3           0x00021405
N#define GPIO_PC5_USB0EPEN       0x00021406
N#define GPIO_PC5_EPI0S3         0x00021408
N
N#define GPIO_PC6_CCP3           0x00021801
N#define GPIO_PC6_PHB0           0x00021802
N#define GPIO_PC6_C2O            0x00021803
N#define GPIO_PC6_PWM7           0x00021804
N#define GPIO_PC6_U1RX           0x00021805
N#define GPIO_PC6_CCP0           0x00021806
N#define GPIO_PC6_USB0PFLT       0x00021807
N#define GPIO_PC6_EPI0S4         0x00021808
N
N#define GPIO_PC7_CCP4           0x00021C01
N#define GPIO_PC7_PHB0           0x00021C02
N#define GPIO_PC7_CCP0           0x00021C04
N#define GPIO_PC7_U1TX           0x00021C05
N#define GPIO_PC7_USB0PFLT       0x00021C06
N#define GPIO_PC7_C1O            0x00021C07
N#define GPIO_PC7_EPI0S5         0x00021C08
N
N#define GPIO_PD0_PWM0           0x00030001
N#define GPIO_PD0_CAN0RX         0x00030002
N#define GPIO_PD0_IDX0           0x00030003
N#define GPIO_PD0_U2RX           0x00030004
N#define GPIO_PD0_U1RX           0x00030005
N#define GPIO_PD0_CCP6           0x00030006
N#define GPIO_PD0_I2S0RXSCK      0x00030008
N#define GPIO_PD0_U1CTS          0x00030009
N
N#define GPIO_PD1_PWM1           0x00030401
N#define GPIO_PD1_CAN0TX         0x00030402
N#define GPIO_PD1_PHA0           0x00030403
N#define GPIO_PD1_U2TX           0x00030404
N#define GPIO_PD1_U1TX           0x00030405
N#define GPIO_PD1_CCP7           0x00030406
N#define GPIO_PD1_I2S0RXWS       0x00030408
N#define GPIO_PD1_U1DCD          0x00030409
N#define GPIO_PD1_CCP2           0x0003040A
N#define GPIO_PD1_PHB1           0x0003040B
N
N#define GPIO_PD2_U1RX           0x00030801
N#define GPIO_PD2_CCP6           0x00030802
N#define GPIO_PD2_PWM2           0x00030803
N#define GPIO_PD2_CCP5           0x00030804
N#define GPIO_PD2_EPI0S20        0x00030808
N
N#define GPIO_PD3_U1TX           0x00030C01
N#define GPIO_PD3_CCP7           0x00030C02
N#define GPIO_PD3_PWM3           0x00030C03
N#define GPIO_PD3_CCP0           0x00030C04
N#define GPIO_PD3_EPI0S21        0x00030C08
N
N#define GPIO_PD4_CCP0           0x00031001
N#define GPIO_PD4_CCP3           0x00031002
N#define GPIO_PD4_I2S0RXSD       0x00031008
N#define GPIO_PD4_U1RI           0x00031009
N#define GPIO_PD4_EPI0S19        0x0003100A
N
N#define GPIO_PD5_CCP2           0x00031401
N#define GPIO_PD5_CCP4           0x00031402
N#define GPIO_PD5_I2S0RXMCLK     0x00031408
N#define GPIO_PD5_U2RX           0x00031409
N#define GPIO_PD5_EPI0S28        0x0003140A
N
N#define GPIO_PD6_FAULT0         0x00031801
N#define GPIO_PD6_I2S0TXSCK      0x00031808
N#define GPIO_PD6_U2TX           0x00031809
N#define GPIO_PD6_EPI0S29        0x0003180A
N
N#define GPIO_PD7_IDX0           0x00031C01
N#define GPIO_PD7_C0O            0x00031C02
N#define GPIO_PD7_CCP1           0x00031C03
N#define GPIO_PD7_I2S0TXWS       0x00031C08
N#define GPIO_PD7_U1DTR          0x00031C09
N#define GPIO_PD7_EPI0S30        0x00031C0A
N
N#define GPIO_PE0_PWM4           0x00040001
N#define GPIO_PE0_SSI1CLK        0x00040002
N#define GPIO_PE0_CCP3           0x00040003
N#define GPIO_PE0_EPI0S8         0x00040008
N#define GPIO_PE0_USB0PFLT       0x00040009
N
N#define GPIO_PE1_PWM5           0x00040401
N#define GPIO_PE1_SSI1FSS        0x00040402
N#define GPIO_PE1_FAULT0         0x00040403
N#define GPIO_PE1_CCP2           0x00040404
N#define GPIO_PE1_CCP6           0x00040405
N#define GPIO_PE1_EPI0S9         0x00040408
N
N#define GPIO_PE2_CCP4           0x00040801
N#define GPIO_PE2_SSI1RX         0x00040802
N#define GPIO_PE2_PHB1           0x00040803
N#define GPIO_PE2_PHA0           0x00040804
N#define GPIO_PE2_CCP2           0x00040805
N#define GPIO_PE2_EPI0S24        0x00040808
N
N#define GPIO_PE3_CCP1           0x00040C01
N#define GPIO_PE3_SSI1TX         0x00040C02
N#define GPIO_PE3_PHA1           0x00040C03
N#define GPIO_PE3_PHB0           0x00040C04
N#define GPIO_PE3_CCP7           0x00040C05
N#define GPIO_PE3_EPI0S25        0x00040C08
N
N#define GPIO_PE4_CCP3           0x00041001
N#define GPIO_PE4_FAULT0         0x00041004
N#define GPIO_PE4_U2TX           0x00041005
N#define GPIO_PE4_CCP2           0x00041006
N#define GPIO_PE4_I2S0TXWS       0x00041009
N
N#define GPIO_PE5_CCP5           0x00041401
N#define GPIO_PE5_I2S0TXSD       0x00041409
N
N#define GPIO_PE6_PWM4           0x00041801
N#define GPIO_PE6_C1O            0x00041802
N#define GPIO_PE6_U1CTS          0x00041809
N
N#define GPIO_PE7_PWM5           0x00041C01
N#define GPIO_PE7_C2O            0x00041C02
N#define GPIO_PE7_U1DCD          0x00041C09
N
N#define GPIO_PF0_CAN1RX         0x00050001
N#define GPIO_PF0_PHB0           0x00050002
N#define GPIO_PF0_PWM0           0x00050003
N#define GPIO_PF0_I2S0TXSD       0x00050008
N#define GPIO_PF0_U1DSR          0x00050009
N
N#define GPIO_PF1_CAN1TX         0x00050401
N#define GPIO_PF1_IDX1           0x00050402
N#define GPIO_PF1_PWM1           0x00050403
N#define GPIO_PF1_I2S0TXMCLK     0x00050408
N#define GPIO_PF1_U1RTS          0x00050409
N#define GPIO_PF1_CCP3           0x0005040A
N
N#define GPIO_PF2_LED1           0x00050801
N#define GPIO_PF2_PWM4           0x00050802
N#define GPIO_PF2_PWM2           0x00050804
N#define GPIO_PF2_SSI1CLK        0x00050809
N
N#define GPIO_PF3_LED0           0x00050C01
N#define GPIO_PF3_PWM5           0x00050C02
N#define GPIO_PF3_PWM3           0x00050C04
N#define GPIO_PF3_SSI1FSS        0x00050C09
N
N#define GPIO_PF4_CCP0           0x00051001
N#define GPIO_PF4_C0O            0x00051002
N#define GPIO_PF4_FAULT0         0x00051004
N#define GPIO_PF4_EPI0S12        0x00051008
N#define GPIO_PF4_SSI1RX         0x00051009
N
N#define GPIO_PF5_CCP2           0x00051401
N#define GPIO_PF5_C1O            0x00051402
N#define GPIO_PF5_EPI0S15        0x00051408
N#define GPIO_PF5_SSI1TX         0x00051409
N
N#define GPIO_PG0_U2RX           0x00060001
N#define GPIO_PG0_PWM0           0x00060002
N#define GPIO_PG0_I2C1SCL        0x00060003
N#define GPIO_PG0_PWM4           0x00060004
N#define GPIO_PG0_USB0EPEN       0x00060007
N#define GPIO_PG0_EPI0S13        0x00060008
N
N#define GPIO_PG1_U2TX           0x00060401
N#define GPIO_PG1_PWM1           0x00060402
N#define GPIO_PG1_I2C1SDA        0x00060403
N#define GPIO_PG1_PWM5           0x00060404
N#define GPIO_PG1_EPI0S14        0x00060408
N
N#define GPIO_PG7_PHB1           0x00061C01
N#define GPIO_PG7_PWM7           0x00061C04
N#define GPIO_PG7_CCP5           0x00061C08
N#define GPIO_PG7_EPI0S31        0x00061C09
N
N#define GPIO_PH0_CCP6           0x00070001
N#define GPIO_PH0_PWM2           0x00070002
N#define GPIO_PH0_EPI0S6         0x00070008
N#define GPIO_PH0_PWM4           0x00070009
N
N#define GPIO_PH1_CCP7           0x00070401
N#define GPIO_PH1_PWM3           0x00070402
N#define GPIO_PH1_EPI0S7         0x00070408
N#define GPIO_PH1_PWM5           0x00070409
N
N#define GPIO_PH2_IDX1           0x00070801
N#define GPIO_PH2_C1O            0x00070802
N#define GPIO_PH2_FAULT3         0x00070804
N#define GPIO_PH2_EPI0S1         0x00070808
N
N#define GPIO_PH3_PHB0           0x00070C01
N#define GPIO_PH3_FAULT0         0x00070C02
N#define GPIO_PH3_USB0EPEN       0x00070C04
N#define GPIO_PH3_EPI0S0         0x00070C08
N
N#define GPIO_PH4_USB0PFLT       0x00071004
N#define GPIO_PH4_EPI0S10        0x00071008
N#define GPIO_PH4_SSI1CLK        0x0007100B
N
N#define GPIO_PH5_EPI0S11        0x00071408
N#define GPIO_PH5_FAULT2         0x0007140A
N#define GPIO_PH5_SSI1FSS        0x0007140B
N
N#define GPIO_PH6_EPI0S26        0x00071808
N#define GPIO_PH6_PWM4           0x0007180A
N#define GPIO_PH6_SSI1RX         0x0007180B
N
N#define GPIO_PH7_EPI0S27        0x00071C08
N#define GPIO_PH7_PWM5           0x00071C0A
N#define GPIO_PH7_SSI1TX         0x00071C0B
N
N#define GPIO_PJ0_EPI0S16        0x00080008
N#define GPIO_PJ0_PWM0           0x0008000A
N#define GPIO_PJ0_I2C1SCL        0x0008000B
N
N#define GPIO_PJ1_EPI0S17        0x00080408
N#define GPIO_PJ1_USB0PFLT       0x00080409
N#define GPIO_PJ1_PWM1           0x0008040A
N#define GPIO_PJ1_I2C1SDA        0x0008040B
N
N#define GPIO_PJ2_EPI0S18        0x00080808
N#define GPIO_PJ2_CCP0           0x00080809
N#define GPIO_PJ2_FAULT0         0x0008080A
N
N#define GPIO_PJ3_EPI0S19        0x00080C08
N#define GPIO_PJ3_U1CTS          0x00080C09
N#define GPIO_PJ3_CCP6           0x00080C0A
N
N#define GPIO_PJ4_EPI0S28        0x00081008
N#define GPIO_PJ4_U1DCD          0x00081009
N#define GPIO_PJ4_CCP4           0x0008100A
N
N#define GPIO_PJ5_EPI0S29        0x00081408
N#define GPIO_PJ5_U1DSR          0x00081409
N#define GPIO_PJ5_CCP2           0x0008140A
N
N#define GPIO_PJ6_EPI0S30        0x00081808
N#define GPIO_PJ6_U1RTS          0x00081809
N#define GPIO_PJ6_CCP1           0x0008180A
N
N#define GPIO_PJ7_U1DTR          0x00081C09
N#define GPIO_PJ7_CCP0           0x00081C0A
N
N#endif // PART_LM3S9B96
N
N//*****************************************************************************
N//
N// LM3S9BN2 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9BN2
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9BN2
N
N//*****************************************************************************
N//
N// LM3S9BN5 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9BN5
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9BN5
N
N//*****************************************************************************
N//
N// LM3S9BN6 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9BN6
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9BN6
N
N//*****************************************************************************
N//
N// LM3S9C97 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9C97
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S9C97
N
N//*****************************************************************************
N//
N// LM3S9CN5 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9CN5
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9CN5
N
N//*****************************************************************************
N//
N// LM3S9D81 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9D81
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_CAN2RX         0x00041002
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_CAN2TX         0x00041402
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9D81
N
N//*****************************************************************************
N//
N// LM3S9D90 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9D90
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S9D90
N
N//*****************************************************************************
N//
N// LM3S9D92 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9D92
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9D92
N
N//*****************************************************************************
N//
N// LM3S9D95 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9D95
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9D95
N
N//*****************************************************************************
N//
N// LM3S9D96 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9D96
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9D96
N
N//*****************************************************************************
N//
N// LM3S9DN5 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9DN5
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9DN5
N
N//*****************************************************************************
N//
N// LM3S9DN6 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9DN6
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9DN6
N
N//*****************************************************************************
N//
N// LM3S9G97 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9G97
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S9G97
N
N//*****************************************************************************
N//
N// LM3S9GN5 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9GN5
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_C2O            0x00051802
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_EPI0S12        0x00051C08
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_EPI0S15        0x00061008
S#define GPIO_PG4_PWM6           0x00061009
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_PWM7           0x00061408
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_PWM6           0x00061804
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9GN5
N
N//*****************************************************************************
N//
N// LM3S9L71 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9L71
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_TXD2           0x00000803
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_TXD1           0x00000C03
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_TXD0           0x00001003
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_RXDV           0x00001403
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_RXCK           0x00001803
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_RXER           0x00001C03
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S#define GPIO_PB7_RXD1           0x00011C07
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_TXD3           0x00021003
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_RXDV           0x00030007
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_TXER           0x00030407
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_TXD3           0x00031004
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_TXD2           0x00031404
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_TXD1           0x00031804
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_TXD0           0x00031C04
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_RXD0           0x00041007
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_RXCK           0x00050004
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_RXER           0x00050404
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PHYINT         0x00050803
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_MDC            0x00050C03
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_MDIO           0x00051003
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_RXD3           0x00051403
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PF6_CCP1           0x00051801
S#define GPIO_PF6_RXD2           0x00051803
S#define GPIO_PF6_PHA0           0x00051804
S#define GPIO_PF6_I2S0TXMCLK     0x00051809
S#define GPIO_PF6_U1RTS          0x0005180A
S
S#define GPIO_PF7_CCP4           0x00051C01
S#define GPIO_PF7_RXD1           0x00051C03
S#define GPIO_PF7_PHB0           0x00051C04
S#define GPIO_PF7_FAULT1         0x00051C09
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG2_PWM0           0x00060801
S#define GPIO_PG2_COL            0x00060803
S#define GPIO_PG2_FAULT0         0x00060804
S#define GPIO_PG2_IDX1           0x00060808
S#define GPIO_PG2_I2S0RXSD       0x00060809
S
S#define GPIO_PG3_PWM1           0x00060C01
S#define GPIO_PG3_CRS            0x00060C03
S#define GPIO_PG3_FAULT2         0x00060C04
S#define GPIO_PG3_FAULT0         0x00060C08
S#define GPIO_PG3_I2S0RXMCLK     0x00060C09
S
S#define GPIO_PG4_CCP3           0x00061001
S#define GPIO_PG4_RXD0           0x00061003
S#define GPIO_PG4_FAULT1         0x00061004
S#define GPIO_PG4_U1RI           0x0006100A
S
S#define GPIO_PG5_CCP5           0x00061401
S#define GPIO_PG5_TXEN           0x00061403
S#define GPIO_PG5_IDX0           0x00061404
S#define GPIO_PG5_FAULT1         0x00061405
S#define GPIO_PG5_I2S0RXSCK      0x00061409
S#define GPIO_PG5_U1DTR          0x0006140A
S
S#define GPIO_PG6_PHA1           0x00061801
S#define GPIO_PG6_TXCK           0x00061803
S#define GPIO_PG6_FAULT1         0x00061808
S#define GPIO_PG6_I2S0RXWS       0x00061809
S#define GPIO_PG6_U1RI           0x0006180A
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_TXER           0x00061C03
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_TXD3           0x00070809
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_TXD2           0x00070C09
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_TXD1           0x00071009
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_TXD0           0x00071409
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_RXDV           0x00071809
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_RXCK           0x00071C03
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_RXER           0x00080003
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9L71
N
N//*****************************************************************************
N//
N// LM3S9L97 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9L97
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_CCP5           0x00061C08
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
N#endif // PART_LM3S9L97
N
N//*****************************************************************************
N//
N// LM3S9U81 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9U81
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_CAN2RX         0x00041002
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_CAN2TX         0x00041402
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9U81
N
N//*****************************************************************************
N//
N// LM3S9U90 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9U90
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_EPI0S6         0x00070008
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_EPI0S7         0x00070408
S
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S
N#endif // PART_LM3S9U90
N
N//*****************************************************************************
N//
N// LM3S9U92 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9U92
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9U92
N
N//*****************************************************************************
N//
N// LM3S9U95 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9U95
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9U95
N
N//*****************************************************************************
N//
N// LM3S9U96 Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM3S9U96
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C1SCL        0x00000008
S#define GPIO_PA0_U1RX           0x00000009
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C1SDA        0x00000408
S#define GPIO_PA1_U1TX           0x00000409
S
S#define GPIO_PA2_SSI0CLK        0x00000801
S#define GPIO_PA2_PWM4           0x00000804
S#define GPIO_PA2_I2S0RXSD       0x00000809
S
S#define GPIO_PA3_SSI0FSS        0x00000C01
S#define GPIO_PA3_PWM5           0x00000C04
S#define GPIO_PA3_I2S0RXMCLK     0x00000C09
S
S#define GPIO_PA4_SSI0RX         0x00001001
S#define GPIO_PA4_PWM6           0x00001004
S#define GPIO_PA4_CAN0RX         0x00001005
S#define GPIO_PA4_I2S0TXSCK      0x00001009
S
S#define GPIO_PA5_SSI0TX         0x00001401
S#define GPIO_PA5_PWM7           0x00001404
S#define GPIO_PA5_CAN0TX         0x00001405
S#define GPIO_PA5_I2S0TXWS       0x00001409
S
S#define GPIO_PA6_I2C1SCL        0x00001801
S#define GPIO_PA6_CCP1           0x00001802
S#define GPIO_PA6_PWM0           0x00001804
S#define GPIO_PA6_PWM4           0x00001805
S#define GPIO_PA6_CAN0RX         0x00001806
S#define GPIO_PA6_USB0EPEN       0x00001808
S#define GPIO_PA6_U1CTS          0x00001809
S
S#define GPIO_PA7_I2C1SDA        0x00001C01
S#define GPIO_PA7_CCP4           0x00001C02
S#define GPIO_PA7_PWM1           0x00001C04
S#define GPIO_PA7_PWM5           0x00001C05
S#define GPIO_PA7_CAN0TX         0x00001C06
S#define GPIO_PA7_CCP3           0x00001C07
S#define GPIO_PA7_USB0PFLT       0x00001C08
S#define GPIO_PA7_U1DCD          0x00001C09
S
S#define GPIO_PB0_CCP0           0x00010001
S#define GPIO_PB0_PWM2           0x00010002
S#define GPIO_PB0_U1RX           0x00010005
S
S#define GPIO_PB1_CCP2           0x00010401
S#define GPIO_PB1_PWM3           0x00010402
S#define GPIO_PB1_CCP1           0x00010404
S#define GPIO_PB1_U1TX           0x00010405
S
S#define GPIO_PB2_I2C0SCL        0x00010801
S#define GPIO_PB2_IDX0           0x00010802
S#define GPIO_PB2_CCP3           0x00010804
S#define GPIO_PB2_CCP0           0x00010805
S#define GPIO_PB2_USB0EPEN       0x00010808
S
S#define GPIO_PB3_I2C0SDA        0x00010C01
S#define GPIO_PB3_FAULT0         0x00010C02
S#define GPIO_PB3_FAULT3         0x00010C04
S#define GPIO_PB3_USB0PFLT       0x00010C08
S
S#define GPIO_PB4_U2RX           0x00011004
S#define GPIO_PB4_CAN0RX         0x00011005
S#define GPIO_PB4_IDX0           0x00011006
S#define GPIO_PB4_U1RX           0x00011007
S#define GPIO_PB4_EPI0S23        0x00011008
S
S#define GPIO_PB5_C0O            0x00011401
S#define GPIO_PB5_CCP5           0x00011402
S#define GPIO_PB5_CCP6           0x00011403
S#define GPIO_PB5_CCP0           0x00011404
S#define GPIO_PB5_CAN0TX         0x00011405
S#define GPIO_PB5_CCP2           0x00011406
S#define GPIO_PB5_U1TX           0x00011407
S#define GPIO_PB5_EPI0S22        0x00011408
S
S#define GPIO_PB6_CCP1           0x00011801
S#define GPIO_PB6_CCP7           0x00011802
S#define GPIO_PB6_C0O            0x00011803
S#define GPIO_PB6_FAULT1         0x00011804
S#define GPIO_PB6_IDX0           0x00011805
S#define GPIO_PB6_CCP5           0x00011806
S#define GPIO_PB6_I2S0TXSCK      0x00011809
S
S#define GPIO_PB7_NMI            0x00011C04
S
S#define GPIO_PC0_TCK            0x00020003
S#define GPIO_PC0_SWCLK          0x00020003
S
S#define GPIO_PC1_TMS            0x00020403
S#define GPIO_PC1_SWDIO          0x00020403
S
S#define GPIO_PC2_TDI            0x00020803
S
S#define GPIO_PC3_SWO            0x00020C03
S#define GPIO_PC3_TDO            0x00020C03
S
S#define GPIO_PC4_CCP5           0x00021001
S#define GPIO_PC4_PHA0           0x00021002
S#define GPIO_PC4_PWM6           0x00021004
S#define GPIO_PC4_CCP2           0x00021005
S#define GPIO_PC4_CCP4           0x00021006
S#define GPIO_PC4_EPI0S2         0x00021008
S#define GPIO_PC4_CCP1           0x00021009
S
S#define GPIO_PC5_CCP1           0x00021401
S#define GPIO_PC5_C1O            0x00021402
S#define GPIO_PC5_C0O            0x00021403
S#define GPIO_PC5_FAULT2         0x00021404
S#define GPIO_PC5_CCP3           0x00021405
S#define GPIO_PC5_USB0EPEN       0x00021406
S#define GPIO_PC5_EPI0S3         0x00021408
S
S#define GPIO_PC6_CCP3           0x00021801
S#define GPIO_PC6_PHB0           0x00021802
S#define GPIO_PC6_C2O            0x00021803
S#define GPIO_PC6_PWM7           0x00021804
S#define GPIO_PC6_U1RX           0x00021805
S#define GPIO_PC6_CCP0           0x00021806
S#define GPIO_PC6_USB0PFLT       0x00021807
S#define GPIO_PC6_EPI0S4         0x00021808
S
S#define GPIO_PC7_CCP4           0x00021C01
S#define GPIO_PC7_PHB0           0x00021C02
S#define GPIO_PC7_CCP0           0x00021C04
S#define GPIO_PC7_U1TX           0x00021C05
S#define GPIO_PC7_USB0PFLT       0x00021C06
S#define GPIO_PC7_C1O            0x00021C07
S#define GPIO_PC7_EPI0S5         0x00021C08
S
S#define GPIO_PD0_PWM0           0x00030001
S#define GPIO_PD0_CAN0RX         0x00030002
S#define GPIO_PD0_IDX0           0x00030003
S#define GPIO_PD0_U2RX           0x00030004
S#define GPIO_PD0_U1RX           0x00030005
S#define GPIO_PD0_CCP6           0x00030006
S#define GPIO_PD0_I2S0RXSCK      0x00030008
S#define GPIO_PD0_U1CTS          0x00030009
S
S#define GPIO_PD1_PWM1           0x00030401
S#define GPIO_PD1_CAN0TX         0x00030402
S#define GPIO_PD1_PHA0           0x00030403
S#define GPIO_PD1_U2TX           0x00030404
S#define GPIO_PD1_U1TX           0x00030405
S#define GPIO_PD1_CCP7           0x00030406
S#define GPIO_PD1_I2S0RXWS       0x00030408
S#define GPIO_PD1_U1DCD          0x00030409
S#define GPIO_PD1_CCP2           0x0003040A
S#define GPIO_PD1_PHB1           0x0003040B
S
S#define GPIO_PD2_U1RX           0x00030801
S#define GPIO_PD2_CCP6           0x00030802
S#define GPIO_PD2_PWM2           0x00030803
S#define GPIO_PD2_CCP5           0x00030804
S#define GPIO_PD2_EPI0S20        0x00030808
S
S#define GPIO_PD3_U1TX           0x00030C01
S#define GPIO_PD3_CCP7           0x00030C02
S#define GPIO_PD3_PWM3           0x00030C03
S#define GPIO_PD3_CCP0           0x00030C04
S#define GPIO_PD3_EPI0S21        0x00030C08
S
S#define GPIO_PD4_CCP0           0x00031001
S#define GPIO_PD4_CCP3           0x00031002
S#define GPIO_PD4_I2S0RXSD       0x00031008
S#define GPIO_PD4_U1RI           0x00031009
S#define GPIO_PD4_EPI0S19        0x0003100A
S
S#define GPIO_PD5_CCP2           0x00031401
S#define GPIO_PD5_CCP4           0x00031402
S#define GPIO_PD5_I2S0RXMCLK     0x00031408
S#define GPIO_PD5_U2RX           0x00031409
S#define GPIO_PD5_EPI0S28        0x0003140A
S
S#define GPIO_PD6_FAULT0         0x00031801
S#define GPIO_PD6_I2S0TXSCK      0x00031808
S#define GPIO_PD6_U2TX           0x00031809
S#define GPIO_PD6_EPI0S29        0x0003180A
S
S#define GPIO_PD7_IDX0           0x00031C01
S#define GPIO_PD7_C0O            0x00031C02
S#define GPIO_PD7_CCP1           0x00031C03
S#define GPIO_PD7_I2S0TXWS       0x00031C08
S#define GPIO_PD7_U1DTR          0x00031C09
S#define GPIO_PD7_EPI0S30        0x00031C0A
S
S#define GPIO_PE0_PWM4           0x00040001
S#define GPIO_PE0_SSI1CLK        0x00040002
S#define GPIO_PE0_CCP3           0x00040003
S#define GPIO_PE0_EPI0S8         0x00040008
S#define GPIO_PE0_USB0PFLT       0x00040009
S
S#define GPIO_PE1_PWM5           0x00040401
S#define GPIO_PE1_SSI1FSS        0x00040402
S#define GPIO_PE1_FAULT0         0x00040403
S#define GPIO_PE1_CCP2           0x00040404
S#define GPIO_PE1_CCP6           0x00040405
S#define GPIO_PE1_EPI0S9         0x00040408
S
S#define GPIO_PE2_CCP4           0x00040801
S#define GPIO_PE2_SSI1RX         0x00040802
S#define GPIO_PE2_PHB1           0x00040803
S#define GPIO_PE2_PHA0           0x00040804
S#define GPIO_PE2_CCP2           0x00040805
S#define GPIO_PE2_EPI0S24        0x00040808
S
S#define GPIO_PE3_CCP1           0x00040C01
S#define GPIO_PE3_SSI1TX         0x00040C02
S#define GPIO_PE3_PHA1           0x00040C03
S#define GPIO_PE3_PHB0           0x00040C04
S#define GPIO_PE3_CCP7           0x00040C05
S#define GPIO_PE3_EPI0S25        0x00040C08
S
S#define GPIO_PE4_CCP3           0x00041001
S#define GPIO_PE4_FAULT0         0x00041004
S#define GPIO_PE4_U2TX           0x00041005
S#define GPIO_PE4_CCP2           0x00041006
S#define GPIO_PE4_I2S0TXWS       0x00041009
S
S#define GPIO_PE5_CCP5           0x00041401
S#define GPIO_PE5_I2S0TXSD       0x00041409
S
S#define GPIO_PE6_PWM4           0x00041801
S#define GPIO_PE6_C1O            0x00041802
S#define GPIO_PE6_U1CTS          0x00041809
S
S#define GPIO_PE7_PWM5           0x00041C01
S#define GPIO_PE7_C2O            0x00041C02
S#define GPIO_PE7_U1DCD          0x00041C09
S
S#define GPIO_PF0_CAN1RX         0x00050001
S#define GPIO_PF0_PHB0           0x00050002
S#define GPIO_PF0_PWM0           0x00050003
S#define GPIO_PF0_I2S0TXSD       0x00050008
S#define GPIO_PF0_U1DSR          0x00050009
S
S#define GPIO_PF1_CAN1TX         0x00050401
S#define GPIO_PF1_IDX1           0x00050402
S#define GPIO_PF1_PWM1           0x00050403
S#define GPIO_PF1_I2S0TXMCLK     0x00050408
S#define GPIO_PF1_U1RTS          0x00050409
S#define GPIO_PF1_CCP3           0x0005040A
S
S#define GPIO_PF2_LED1           0x00050801
S#define GPIO_PF2_PWM4           0x00050802
S#define GPIO_PF2_PWM2           0x00050804
S#define GPIO_PF2_SSI1CLK        0x00050809
S
S#define GPIO_PF3_LED0           0x00050C01
S#define GPIO_PF3_PWM5           0x00050C02
S#define GPIO_PF3_PWM3           0x00050C04
S#define GPIO_PF3_SSI1FSS        0x00050C09
S
S#define GPIO_PF4_CCP0           0x00051001
S#define GPIO_PF4_C0O            0x00051002
S#define GPIO_PF4_FAULT0         0x00051004
S#define GPIO_PF4_EPI0S12        0x00051008
S#define GPIO_PF4_SSI1RX         0x00051009
S
S#define GPIO_PF5_CCP2           0x00051401
S#define GPIO_PF5_C1O            0x00051402
S#define GPIO_PF5_EPI0S15        0x00051408
S#define GPIO_PF5_SSI1TX         0x00051409
S
S#define GPIO_PG0_U2RX           0x00060001
S#define GPIO_PG0_PWM0           0x00060002
S#define GPIO_PG0_I2C1SCL        0x00060003
S#define GPIO_PG0_PWM4           0x00060004
S#define GPIO_PG0_USB0EPEN       0x00060007
S#define GPIO_PG0_EPI0S13        0x00060008
S
S#define GPIO_PG1_U2TX           0x00060401
S#define GPIO_PG1_PWM1           0x00060402
S#define GPIO_PG1_I2C1SDA        0x00060403
S#define GPIO_PG1_PWM5           0x00060404
S#define GPIO_PG1_EPI0S14        0x00060408
S
S#define GPIO_PG7_PHB1           0x00061C01
S#define GPIO_PG7_PWM7           0x00061C04
S#define GPIO_PG7_CCP5           0x00061C08
S#define GPIO_PG7_EPI0S31        0x00061C09
S
S#define GPIO_PH0_CCP6           0x00070001
S#define GPIO_PH0_PWM2           0x00070002
S#define GPIO_PH0_EPI0S6         0x00070008
S#define GPIO_PH0_PWM4           0x00070009
S
S#define GPIO_PH1_CCP7           0x00070401
S#define GPIO_PH1_PWM3           0x00070402
S#define GPIO_PH1_EPI0S7         0x00070408
S#define GPIO_PH1_PWM5           0x00070409
S
S#define GPIO_PH2_IDX1           0x00070801
S#define GPIO_PH2_C1O            0x00070802
S#define GPIO_PH2_FAULT3         0x00070804
S#define GPIO_PH2_EPI0S1         0x00070808
S
S#define GPIO_PH3_PHB0           0x00070C01
S#define GPIO_PH3_FAULT0         0x00070C02
S#define GPIO_PH3_USB0EPEN       0x00070C04
S#define GPIO_PH3_EPI0S0         0x00070C08
S
S#define GPIO_PH4_USB0PFLT       0x00071004
S#define GPIO_PH4_EPI0S10        0x00071008
S#define GPIO_PH4_SSI1CLK        0x0007100B
S
S#define GPIO_PH5_EPI0S11        0x00071408
S#define GPIO_PH5_FAULT2         0x0007140A
S#define GPIO_PH5_SSI1FSS        0x0007140B
S
S#define GPIO_PH6_EPI0S26        0x00071808
S#define GPIO_PH6_PWM4           0x0007180A
S#define GPIO_PH6_SSI1RX         0x0007180B
S
S#define GPIO_PH7_EPI0S27        0x00071C08
S#define GPIO_PH7_PWM5           0x00071C0A
S#define GPIO_PH7_SSI1TX         0x00071C0B
S
S#define GPIO_PJ0_EPI0S16        0x00080008
S#define GPIO_PJ0_PWM0           0x0008000A
S#define GPIO_PJ0_I2C1SCL        0x0008000B
S
S#define GPIO_PJ1_EPI0S17        0x00080408
S#define GPIO_PJ1_USB0PFLT       0x00080409
S#define GPIO_PJ1_PWM1           0x0008040A
S#define GPIO_PJ1_I2C1SDA        0x0008040B
S
S#define GPIO_PJ2_EPI0S18        0x00080808
S#define GPIO_PJ2_CCP0           0x00080809
S#define GPIO_PJ2_FAULT0         0x0008080A
S
S#define GPIO_PJ3_EPI0S19        0x00080C08
S#define GPIO_PJ3_U1CTS          0x00080C09
S#define GPIO_PJ3_CCP6           0x00080C0A
S
S#define GPIO_PJ4_EPI0S28        0x00081008
S#define GPIO_PJ4_U1DCD          0x00081009
S#define GPIO_PJ4_CCP4           0x0008100A
S
S#define GPIO_PJ5_EPI0S29        0x00081408
S#define GPIO_PJ5_U1DSR          0x00081409
S#define GPIO_PJ5_CCP2           0x0008140A
S
S#define GPIO_PJ6_EPI0S30        0x00081808
S#define GPIO_PJ6_U1RTS          0x00081809
S#define GPIO_PJ6_CCP1           0x0008180A
S
S#define GPIO_PJ7_U1DTR          0x00081C09
S#define GPIO_PJ7_CCP0           0x00081C0A
S
N#endif // PART_LM3S9U96
N
N//*****************************************************************************
N//
N// LM4F110B2QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F110B2QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F110B2QR
N
N//*****************************************************************************
N//
N// LM4F110C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F110C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F110C4QR
N
N//*****************************************************************************
N//
N// LM4F110E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F110E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F110E5QR
N
N//*****************************************************************************
N//
N// LM4F110H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F110H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F110H5QR
N
N//*****************************************************************************
N//
N// LM4F111B2QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F111B2QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F111B2QR
N
N//*****************************************************************************
N//
N// LM4F111C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F111C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F111C4QR
N
N//*****************************************************************************
N//
N// LM4F111E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F111E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F111E5QR
N
N//*****************************************************************************
N//
N// LM4F111H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F111H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F111H5QR
N
N//*****************************************************************************
N//
N// LM4F112C4QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F112C4QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F112C4QC
N
N//*****************************************************************************
N//
N// LM4F112E5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F112E5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F112E5QC
N
N//*****************************************************************************
N//
N// LM4F112H5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F112H5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F112H5QC
N
N//*****************************************************************************
N//
N// LM4F112H5QD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F112H5QD
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_LM4F112H5QD
N
N//*****************************************************************************
N//
N// LM4F120B2QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F120B2QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F120B2QR
N
N//*****************************************************************************
N//
N// LM4F120C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F120C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F120C4QR
N
N//*****************************************************************************
N//
N// LM4F120E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F120E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F120E5QR
N
N//*****************************************************************************
N//
N// LM4F120H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F120H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F120H5QR
N
N//*****************************************************************************
N//
N// LM4F121B2QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F121B2QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F121B2QR
N
N//*****************************************************************************
N//
N// LM4F121C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F121C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F121C4QR
N
N//*****************************************************************************
N//
N// LM4F121E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F121E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F121E5QR
N
N//*****************************************************************************
N//
N// LM4F121H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F121H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F121H5QR
N
N//*****************************************************************************
N//
N// LM4F122C4QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F122C4QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F122C4QC
N
N//*****************************************************************************
N//
N// LM4F122E5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F122E5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F122E5QC
N
N//*****************************************************************************
N//
N// LM4F122H5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F122H5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F122H5QC
N
N//*****************************************************************************
N//
N// LM4F122H5QD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F122H5QD
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_LM4F122H5QD
N
N//*****************************************************************************
N//
N// LM4F130C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F130C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_LM4F130C4QR
N
N//*****************************************************************************
N//
N// LM4F130E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F130E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_LM4F130E5QR
N
N//*****************************************************************************
N//
N// LM4F130H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F130H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_LM4F130H5QR
N
N//*****************************************************************************
N//
N// LM4F131C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F131C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_LM4F131C4QR
N
N//*****************************************************************************
N//
N// LM4F131E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F131E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_LM4F131E5QR
N
N//*****************************************************************************
N//
N// LM4F131H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F131H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_LM4F131H5QR
N
N//*****************************************************************************
N//
N// LM4F132C4QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F132C4QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F132C4QC
N
N//*****************************************************************************
N//
N// LM4F132E5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F132E5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F132E5QC
N
N//*****************************************************************************
N//
N// LM4F132H5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F132H5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_LM4F132H5QC
N
N//*****************************************************************************
N//
N// LM4F132H5QD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F132H5QD
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_LM4F132H5QD
N
N//*****************************************************************************
N//
N// LM4F210B2QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F210B2QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F210B2QR
N
N//*****************************************************************************
N//
N// LM4F210C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F210C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F210C4QR
N
N//*****************************************************************************
N//
N// LM4F210E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F210E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F210E5QR
N
N//*****************************************************************************
N//
N// LM4F210H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F210H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_LM4F210H5QR
N
N//*****************************************************************************
N//
N// LM4F211B2QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F211B2QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F211B2QR
N
N//*****************************************************************************
N//
N// LM4F211C4QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F211C4QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F211C4QR
N
N//*****************************************************************************
N//
N// LM4F211E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F211E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F211E5QR
N
N//*****************************************************************************
N//
N// LM4F211H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F211H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_LM4F211H5QR
N
N//*****************************************************************************
N//
N// LM4F212C4QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F212C4QC
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_LM4F212C4QC
N
N//*****************************************************************************
N//
N// LM4F212E5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F212E5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_LM4F212E5QC
N
N//*****************************************************************************
N//
N// LM4F212H5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F212H5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4F212H5BB
N
N//*****************************************************************************
N//
N// LM4F212H5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F212H5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_LM4F212H5QC
N
N//*****************************************************************************
N//
N// LM4F212H5QD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F212H5QD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_LM4F212H5QD
N
N//*****************************************************************************
N//
N// LM4F230E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F230E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_LM4F230E5QR
N
N//*****************************************************************************
N//
N// LM4F230H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F230H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_LM4F230H5QR
N
N//*****************************************************************************
N//
N// LM4F231E5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F231E5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_LM4F231E5QR
N
N//*****************************************************************************
N//
N// LM4F231H5QR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F231H5QR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_LM4F231H5QR
N
N//*****************************************************************************
N//
N// LM4F232E5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F232E5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_LM4F232E5QC
N
N//*****************************************************************************
N//
N// LM4F232H5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F232H5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4F232H5BB
N
N//*****************************************************************************
N//
N// LM4F232H5QC Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F232H5QC
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S#define GPIO_PG0_LPC0PD_N       0x0006000F
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S#define GPIO_PG1_LPC0SCI_N      0x0006040F
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S#define GPIO_PG2_LPC0CLKRUN_N   0x0006080F
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_LM4F232H5QC
N
N//*****************************************************************************
N//
N// LM4F232H5QD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4F232H5QD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_LM4F232H5QD
N
N//*****************************************************************************
N//
N// LM4FS1AH5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4FS1AH5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_FAN0PWM5       0x00070801
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_FAN0TACH5      0x00070C01
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PJ6_PECI0TX        0x00081801
S
S#define GPIO_PK4_RTCCLK         0x00091007
S
S#define GPIO_PK6_FAN0PWM1       0x00091801
S#define GPIO_PK6_WT1CCP0        0x00091807
S
S#define GPIO_PK7_FAN0TACH1      0x00091C01
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S#define GPIO_PL0_LPC0AD3        0x000A000F
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S#define GPIO_PL1_LPC0AD2        0x000A040F
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S#define GPIO_PL2_LPC0AD1        0x000A080F
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S#define GPIO_PL3_LPC0AD0        0x000A0C0F
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM4_LPC0SERIRQ     0x000B100F
S
S#define GPIO_PM5_LPC0CLK        0x000B140F
S
S#define GPIO_PM6_FAN0PWM0       0x000B1801
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_FAN0TACH0      0x000B1C01
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN2_FAN0PWM2       0x000C0801
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_FAN0TACH2      0x000C0C01
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_FAN0PWM3       0x000C1001
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_FAN0TACH3      0x000C1401
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_FAN0PWM4       0x000C1801
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_FAN0TACH4      0x000C1C01
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4FS1AH5BB
N
N//*****************************************************************************
N//
N// LM4FS1GE5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4FS1GE5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_FAN0PWM5       0x00070801
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_FAN0TACH5      0x00070C01
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PJ6_PECI0TX        0x00081801
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S
S#define GPIO_PK5_U7TX           0x00091401
S
S#define GPIO_PK6_FAN0PWM1       0x00091801
S#define GPIO_PK6_WT1CCP0        0x00091807
S
S#define GPIO_PK7_FAN0TACH1      0x00091C01
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S#define GPIO_PL0_LPC0AD3        0x000A000F
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S#define GPIO_PL1_LPC0AD2        0x000A040F
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S#define GPIO_PL2_LPC0AD1        0x000A080F
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S#define GPIO_PL3_LPC0AD0        0x000A0C0F
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM4_LPC0SERIRQ     0x000B100F
S
S#define GPIO_PM5_LPC0CLK        0x000B140F
S
S#define GPIO_PM6_FAN0PWM0       0x000B1801
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_FAN0TACH0      0x000B1C01
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN2_FAN0PWM2       0x000C0801
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_FAN0TACH2      0x000C0C01
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_FAN0PWM3       0x000C1001
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_FAN0TACH3      0x000C1401
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_FAN0PWM4       0x000C1801
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_FAN0TACH4      0x000C1C01
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4FS1GE5BB
N
N//*****************************************************************************
N//
N// LM4FS1GH5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4FS1GH5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_FAN0PWM5       0x00070801
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_FAN0TACH5      0x00070C01
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PJ6_PECI0TX        0x00081801
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S
S#define GPIO_PK5_U7TX           0x00091401
S
S#define GPIO_PK6_FAN0PWM1       0x00091801
S#define GPIO_PK6_WT1CCP0        0x00091807
S
S#define GPIO_PK7_FAN0TACH1      0x00091C01
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S#define GPIO_PL0_LPC0AD3        0x000A000F
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S#define GPIO_PL1_LPC0AD2        0x000A040F
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S#define GPIO_PL2_LPC0AD1        0x000A080F
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S#define GPIO_PL3_LPC0AD0        0x000A0C0F
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM4_LPC0SERIRQ     0x000B100F
S
S#define GPIO_PM5_LPC0CLK        0x000B140F
S
S#define GPIO_PM6_FAN0PWM0       0x000B1801
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_FAN0TACH0      0x000B1C01
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN2_FAN0PWM2       0x000C0801
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_FAN0TACH2      0x000C0C01
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_FAN0PWM3       0x000C1001
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_FAN0TACH3      0x000C1401
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_FAN0PWM4       0x000C1801
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_FAN0TACH4      0x000C1C01
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4FS1GH5BB
N
N//*****************************************************************************
N//
N// LM4FS99H5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4FS99H5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_CAN0RX         0x00011008
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_CAN0TX         0x00011408
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_USB0PFLT       0x00021C08
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_FAN0PWM5       0x00070801
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_FAN0TACH5      0x00070C01
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_FAN0PWM7       0x00080802
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_FAN0TACH7      0x00080C02
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PJ6_PECI0TX        0x00081801
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_FAN0PWM6       0x00091002
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_FAN0TACH6      0x00091402
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_FAN0PWM1       0x00091801
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_FAN0TACH1      0x00091C01
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S#define GPIO_PL0_LPC0AD3        0x000A000F
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S#define GPIO_PL1_LPC0AD2        0x000A040F
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S#define GPIO_PL2_LPC0AD1        0x000A080F
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S#define GPIO_PL3_LPC0AD0        0x000A0C0F
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM4_LPC0SERIRQ     0x000B100F
S
S#define GPIO_PM5_LPC0CLK        0x000B140F
S
S#define GPIO_PM6_FAN0PWM0       0x000B1801
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_FAN0TACH0      0x000B1C01
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_FAN0PWM2       0x000C0801
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_FAN0TACH2      0x000C0C01
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_FAN0PWM3       0x000C1001
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_FAN0TACH3      0x000C1401
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_FAN0PWM4       0x000C1801
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_FAN0TACH4      0x000C1C01
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4FS99H5BB
N
N//*****************************************************************************
N//
N// LM4FSXAH5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4FSXAH5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE4_I2C2SCL        0x00041003
S
S#define GPIO_PE5_I2C2SDA        0x00041403
S
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_FAN0PWM5       0x00070801
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_FAN0TACH5      0x00070C01
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PJ6_PECI0TX        0x00081801
S
S#define GPIO_PK4_RTCCLK         0x00091007
S
S#define GPIO_PK6_FAN0PWM1       0x00091801
S#define GPIO_PK6_WT1CCP0        0x00091807
S
S#define GPIO_PK7_FAN0TACH1      0x00091C01
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S#define GPIO_PL0_LPC0AD3        0x000A000F
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S#define GPIO_PL1_LPC0AD2        0x000A040F
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S#define GPIO_PL2_LPC0AD1        0x000A080F
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S#define GPIO_PL3_LPC0AD0        0x000A0C0F
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM4_LPC0SERIRQ     0x000B100F
S
S#define GPIO_PM5_LPC0CLK        0x000B140F
S
S#define GPIO_PM6_FAN0PWM0       0x000B1801
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_FAN0TACH0      0x000B1C01
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN2_FAN0PWM2       0x000C0801
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_FAN0TACH2      0x000C0C01
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_FAN0PWM3       0x000C1001
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_FAN0TACH3      0x000C1401
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_FAN0PWM4       0x000C1801
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_FAN0TACH4      0x000C1C01
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4FSXAH5BB
N
N//*****************************************************************************
N//
N// LM4FSXLH5BB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_LM4FSXLH5BB
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_T1CCP0         0x00011007
S
S#define GPIO_PB5_T1CCP1         0x00011407
S
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE4_I2C2SCL        0x00041003
S
S#define GPIO_PE5_I2C2SDA        0x00041403
S
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_FAN0PWM5       0x00070801
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_FAN0TACH5      0x00070C01
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PJ6_PECI0TX        0x00081801
S
S#define GPIO_PK4_RTCCLK         0x00091007
S
S#define GPIO_PK6_FAN0PWM1       0x00091801
S#define GPIO_PK6_WT1CCP0        0x00091807
S
S#define GPIO_PK7_FAN0TACH1      0x00091C01
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S#define GPIO_PL0_LPC0AD3        0x000A000F
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S#define GPIO_PL1_LPC0AD2        0x000A040F
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S#define GPIO_PL2_LPC0AD1        0x000A080F
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S#define GPIO_PL3_LPC0AD0        0x000A0C0F
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S#define GPIO_PL4_LPC0FRAME_N    0x000A100F
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S#define GPIO_PL5_LPC0RESET_N    0x000A140F
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S#define GPIO_PM0_LPC0PD_N       0x000B000F
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S#define GPIO_PM1_LPC0SCI_N      0x000B040F
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S#define GPIO_PM2_LPC0CLKRUN_N   0x000B080F
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM4_LPC0SERIRQ     0x000B100F
S
S#define GPIO_PM5_LPC0CLK        0x000B140F
S
S#define GPIO_PM6_FAN0PWM0       0x000B1801
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_FAN0TACH0      0x000B1C01
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN2_FAN0PWM2       0x000C0801
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_FAN0TACH2      0x000C0C01
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_FAN0PWM3       0x000C1001
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_FAN0TACH3      0x000C1401
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_FAN0PWM4       0x000C1801
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_FAN0TACH4      0x000C1C01
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_LM4FSXLH5BB
N
N//*****************************************************************************
N//
N// Pin Mapping Functions
N//
N// This section describes the code that is responsible for handling the
N// mapping of peripheral functions to their physical location on the pins of
N// a device.
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Definitions to support mapping GPIO Ports and Pins to their function.
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Configures the specified ADC pin to function as an ADC pin.
N//
N// \param ulName is one of the valid names for the ADC pins.
N//
N// This function takes on of the valid names for an ADC pin and configures
N// the pin for its ADC functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b ADC0, \b ADC1, \b ADC2,
N// \b ADC3, \b ADC4, \b ADC5, \b ADC6, or \b ADC7.
N//
N// \sa GPIOPinTypeADC() in order to configure multiple ADC pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeADC(ulName)      GPIOPinTypeADC(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified CAN pin to function as a CAN pin.
N//
N// \param ulName is one of the valid names for the CAN pins.
N//
N// This function takes one of the valid names for a CAN pin and configures
N// the pin for its CAN functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b CAN0RX, \b CAN0TX,
N// \b CAN1RX, \b CAN1TX, \b CAN2RX, or \b CAN2TX.
N//
N// \sa GPIOPinTypeCAN() in order to configure multiple CAN pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeCAN(ulName)      GPIOPinTypeCAN(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified comparator pin to function as a comparator pin.
N//
N// \param ulName is one of the valid names for the Comparator pins.
N//
N// This function takes one of the valid names for a comparator pin and
N// configures the pin for its comparator functionality depending on the part
N// that is defined.
N//
N// The valid names for the pins are as follows: \b C0_MINUS, \b C0_PLUS,
N// \b C1_MINUS, \b C1_PLUS, \b C2_MINUS, or \b C2_PLUS.
N//
N// \sa GPIOPinTypeComparator() in order to configure multiple comparator pins
N// at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeComparator(ulName)                                    \
N                                GPIOPinTypeComparator(ulName##_PORT, \
N                                                      ulName##_PIN)
X#define PinTypeComparator(ulName)                                                                    GPIOPinTypeComparator(ulName##_PORT,                                                       ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified I2C pin to function as an I2C pin.
N//
N// \param ulName is one of the valid names for the I2C pins.
N//
N// This function takes one of the valid names for an I2C pin and configures
N// the pin for its I2C functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b I2C0SCL, \b I2C0SDA,
N// \b I2C1SCL, or \b I2C1SDA.
N//
N// \sa GPIOPinTypeI2C() in order to configure multiple I2C pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeI2C(ulName)      GPIOPinTypeI2C(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified Ethernet LED to function as an Ethernet LED pin.
N//
N// \param ulName is one of the valid names for the Ethernet LED pins.
N//
N// This function takes one of the valid names for an Ethernet LED pin and
N// configures the pin for its Ethernet LED functionality depending on the part
N// that is defined.
N//
N// The valid names for the pins are as follows: \b LED0 or \b LED1.
N//
N// sa GPIOPinTypeEthernetLED() in order to configure multiple Ethernet LED
N// pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeEthernetLED(ulName)                                    \
N                                GPIOPinTypeEthernetLED(ulName##_PORT, \
N                                                       ulName##_PIN)
X#define PinTypeEthernetLED(ulName)                                                                    GPIOPinTypeEthernetLED(ulName##_PORT,                                                        ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified PWM pin to function as a PWM pin.
N//
N// \param ulName is one of the valid names for the PWM pins.
N//
N// This function takes one of the valid names for a PWM pin and configures
N// the pin for its PWM functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b PWM0, \b PWM1, \b PWM2,
N// \b PWM3, \b PWM4, \b PWM5, or \b FAULT.
N//
N// \sa GPIOPinTypePWM() in order to configure multiple PWM pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypePWM(ulName)      GPIOPinTypePWM(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified QEI pin to function as a QEI pin.
N//
N// \param ulName is one of the valid names for the QEI pins.
N//
N// This function takes one of the valid names for a QEI pin and configures
N// the pin for its QEI functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b PHA0, \b PHB0, \b IDX0,
N// \b PHA1, \b PHB1, or \b IDX1.
N//
N// \sa GPIOPinTypeQEI() in order to configure multiple QEI pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeQEI(ulName)      GPIOPinTypeQEI(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified SSI pin to function as an SSI pin.
N//
N// \param ulName is one of the valid names for the SSI pins.
N//
N// This function takes one of the valid names for an SSI pin and configures
N// the pin for its SSI functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b SSI0CLK, \b SSI0FSS,
N// \b SSI0RX, \b SSI0TX, \b SSI1CLK, \b SSI1FSS, \b SSI1RX, or \b SSI1TX.
N//
N// \sa GPIOPinTypeSSI() in order to configure multiple SSI pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeSSI(ulName)      GPIOPinTypeSSI(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified Timer pin to function as a Timer pin.
N//
N// \param ulName is one of the valid names for the Timer pins.
N//
N// This function takes one of the valid names for a Timer pin and configures
N// the pin for its Timer functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b CCP0, \b CCP1, \b CCP2,
N// \b CCP3, \b CCP4, \b CCP5, \b CCP6, or \b CCP7.
N//
N// \sa GPIOPinTypeTimer() in order to configure multiple CCP pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeTimer(ulName)    GPIOPinTypeTimer(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N// Configures the specified UART pin to function as a UART pin.
N//
N// \param ulName is one of the valid names for the UART pins.
N//
N// This function takes one of the valid names for a UART pin and configures
N// the pin for its UART functionality depending on the part that is defined.
N//
N// The valid names for the pins are as follows: \b U0RX, \b U0TX, \b U1RX,
N// \b U1TX, \b U2RX, or \b U2TX.
N//
N// \sa GPIOPinTypeUART() in order to configure multiple UART pins at once.
N//
N// \return None.
N//
N//*****************************************************************************
N#define PinTypeUART(ulName)     GPIOPinTypeUART(ulName##_PORT, ulName##_PIN)
N
N//*****************************************************************************
N//
N//! Configures the specified USB digital pin to function as a USB pin.
N//!
N//! \param ulName is one of the valid names for a USB digital pin.
N//!
N//! This function takes one of the valid names for a USB digital pin and
N//! configures the pin for its USB functionality depending on the part that is
N//! defined.
N//!
N//! The valid names for the pins are as follows: \b EPEN or \b PFAULT.
N//!
N//! \sa GPIOPinTypeUSBDigital() in order to configure multiple USB pins at
N//! once.
N//!
N//! \return None.
N//
N//*****************************************************************************
N#define PinTypeUSBDigital(ulName)                                    \
N                                GPIOPinTypeUSBDigital(ulName##_PORT, \
N                                                      ulName##_PIN)
X#define PinTypeUSBDigital(ulName)                                                                    GPIOPinTypeUSBDigital(ulName##_PORT,                                                       ulName##_PIN)
N
N//*****************************************************************************
N//
N//! Enables the peripheral port used by the given pin.
N//!
N//! \param ulName is one of the valid names for a pin.
N//!
N//! This function takes one of the valid names for a pin function and
N//! enables the peripheral port for that pin depending on the part that is
N//! defined.
N//!
N//! Any valid pin name can be used.
N//!
N//! \sa SysCtlPeripheralEnable() in order to enable a single port when
N//! multiple pins are on the same port.
N//!
N//! \return None.
N//
N//*****************************************************************************
N#define PeripheralEnable(ulName)                                    \
N                                SysCtlPeripheralEnable(ulName##_PERIPH)
X#define PeripheralEnable(ulName)                                                                    SysCtlPeripheralEnable(ulName##_PERIPH)
N
N#endif // __PIN_MAP_H__
L 188 "..\..\..\driverlib/gpio.h" 2
N#endif
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif //  __GPIO_H__
L 30 "..\drivers\wav.c" 2
N#include "driverlib/i2s.h"
L 1 "..\..\..\driverlib/i2s.h" 1
N//*****************************************************************************
N//
N// i2s.h - Prototypes and macros for the I2S controller.
N//
N// Copyright (c) 2008-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __I2S_H__
N#define __I2S_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to I2STxConfigSet() and I2SRxConfigSet()
N//
N//*****************************************************************************
N#define I2S_CONFIG_FORMAT_MASK  0x3C000000  //  JST,  DLY,  SCP,  LRP
N#define I2S_CONFIG_FORMAT_I2S   0x14000000  // !JST,  DLY, !SCP,  LRP
N#define I2S_CONFIG_FORMAT_LEFT_JUST \
N                                0x00000000  // !JST, !DLY, !SCP, !LRP
X#define I2S_CONFIG_FORMAT_LEFT_JUST                                 0x00000000  
N#define I2S_CONFIG_FORMAT_RIGHT_JUST \
N                                0x20000000  //  JST, !DLY, !SCP, !LRP
X#define I2S_CONFIG_FORMAT_RIGHT_JUST                                 0x20000000  
N
N#define I2S_CONFIG_SCLK_INVERT  0x08000000
N
N#define I2S_CONFIG_MODE_MASK    0x03000000
N#define I2S_CONFIG_MODE_DUAL    0x00000000
N#define I2S_CONFIG_MODE_COMPACT_16 \
N                                0x01000000
X#define I2S_CONFIG_MODE_COMPACT_16                                 0x01000000
N#define I2S_CONFIG_MODE_COMPACT_8 \
N                                0x03000000
X#define I2S_CONFIG_MODE_COMPACT_8                                 0x03000000
N#define I2S_CONFIG_MODE_MONO    0x02000000
N
N#define I2S_CONFIG_EMPTY_MASK   0x00800000
N#define I2S_CONFIG_EMPTY_ZERO   0x00000000
N#define I2S_CONFIG_EMPTY_REPEAT 0x00800000
N
N#define I2S_CONFIG_CLK_MASK     0x00400000
N#define I2S_CONFIG_CLK_MASTER   0x00400000
N#define I2S_CONFIG_CLK_SLAVE    0x00000000
N
N#define I2S_CONFIG_SAMPLE_SIZE_MASK \
N                                0x0000FC00
X#define I2S_CONFIG_SAMPLE_SIZE_MASK                                 0x0000FC00
N#define I2S_CONFIG_SAMPLE_SIZE_32 \
N                                0x00007C00
X#define I2S_CONFIG_SAMPLE_SIZE_32                                 0x00007C00
N#define I2S_CONFIG_SAMPLE_SIZE_24 \
N                                0x00005C00
X#define I2S_CONFIG_SAMPLE_SIZE_24                                 0x00005C00
N#define I2S_CONFIG_SAMPLE_SIZE_20 \
N                                0x00004C00
X#define I2S_CONFIG_SAMPLE_SIZE_20                                 0x00004C00
N#define I2S_CONFIG_SAMPLE_SIZE_16 \
N                                0x00003C00
X#define I2S_CONFIG_SAMPLE_SIZE_16                                 0x00003C00
N#define I2S_CONFIG_SAMPLE_SIZE_8 \
N                                0x00001C00
X#define I2S_CONFIG_SAMPLE_SIZE_8                                 0x00001C00
N
N#define I2S_CONFIG_WIRE_SIZE_MASK \
N                                0x000003F0
X#define I2S_CONFIG_WIRE_SIZE_MASK                                 0x000003F0
N#define I2S_CONFIG_WIRE_SIZE_32 0x000001F0
N#define I2S_CONFIG_WIRE_SIZE_24 0x00000170
N#define I2S_CONFIG_WIRE_SIZE_20 0x00000130
N#define I2S_CONFIG_WIRE_SIZE_16 0x000000F0
N#define I2S_CONFIG_WIRE_SIZE_8  0x00000070
N
N//*****************************************************************************
N//
N// Values that can be passed to I2SMasterClockSelect()
N//
N//*****************************************************************************
N#define I2S_TX_MCLK_EXT         0x00000010
N#define I2S_TX_MCLK_INT         0x00000000
N#define I2S_RX_MCLK_EXT         0x00000020
N#define I2S_RX_MCLK_INT         0x00000000
N
N//*****************************************************************************
N//
N// Values that can be passed to I2SIntEnable(), I2SIntDisable(), and
N// I2SIntClear()
N//
N//*****************************************************************************
N#define I2S_INT_RXERR           0x00000020
N#define I2S_INT_RXREQ           0x00000010
N#define I2S_INT_TXERR           0x00000002
N#define I2S_INT_TXREQ           0x00000001
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void I2STxEnable(unsigned long ulBase);
Nextern void I2STxDisable(unsigned long ulBase);
Nextern void I2STxDataPut(unsigned long ulBase, unsigned long ulData);
Nextern long I2STxDataPutNonBlocking(unsigned long ulBase,
N                                    unsigned long ulData);
Nextern void I2STxConfigSet(unsigned long ulBase, unsigned long ulConfig);
Nextern void I2STxFIFOLimitSet(unsigned long ulBase, unsigned long ulLevel);
Nextern unsigned long I2STxFIFOLimitGet(unsigned long ulBase);
Nextern unsigned long I2STxFIFOLevelGet(unsigned long ulBase);
Nextern void I2SRxEnable(unsigned long ulBase);
Nextern void I2SRxDisable(unsigned long ulBase);
Nextern void I2SRxDataGet(unsigned long ulBase, unsigned long *pulData);
Nextern long I2SRxDataGetNonBlocking(unsigned long ulBase,
N                                    unsigned long *pulData);
Nextern void I2SRxConfigSet(unsigned long ulBase, unsigned long ulConfig);
Nextern void I2SRxFIFOLimitSet(unsigned long ulBase, unsigned long ulLevel);
Nextern unsigned long I2SRxFIFOLimitGet(unsigned long ulBase);
Nextern unsigned long I2SRxFIFOLevelGet(unsigned long ulBase);
Nextern void I2STxRxEnable(unsigned long ulBase);
Nextern void I2STxRxDisable(unsigned long ulBase);
Nextern void I2STxRxConfigSet(unsigned long ulBase, unsigned long ulConfig);
Nextern void I2SMasterClockSelect(unsigned long ulBase, unsigned long ulMClock);
Nextern void I2SIntEnable(unsigned long ulBase, unsigned long ulIntFlags);
Nextern void I2SIntDisable(unsigned long ulBase, unsigned long ulIntFlags);
Nextern unsigned long I2SIntStatus(unsigned long ulBase, tBoolean bMasked);
Nextern void I2SIntClear(unsigned long ulBase, unsigned long ulIntFlags);
Nextern void I2SIntRegister(unsigned long ulBase, void (*pfnHandler)(void));
Nextern void I2SIntUnregister(unsigned long ulBase);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif //  __I2S_H__
L 31 "..\drivers\wav.c" 2
N#include "driverlib/interrupt.h"
L 1 "..\..\..\driverlib/interrupt.h" 1
N//*****************************************************************************
N//
N// interrupt.h - Prototypes for the NVIC Interrupt Controller Driver.
N//
N// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __INTERRUPT_H__
N#define __INTERRUPT_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Macro to generate an interrupt priority mask based on the number of bits
N// of priority supported by the hardware.
N//
N//*****************************************************************************
N#define INT_PRIORITY_MASK       ((0xFF << (8 - NUM_PRIORITY_BITS)) & 0xFF)
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern tBoolean IntMasterEnable(void);
Nextern tBoolean IntMasterDisable(void);
Nextern void IntRegister(unsigned long ulInterrupt, void (*pfnHandler)(void));
Nextern void IntUnregister(unsigned long ulInterrupt);
Nextern void IntPriorityGroupingSet(unsigned long ulBits);
Nextern unsigned long IntPriorityGroupingGet(void);
Nextern void IntPrioritySet(unsigned long ulInterrupt,
N                           unsigned char ucPriority);
Nextern long IntPriorityGet(unsigned long ulInterrupt);
Nextern void IntEnable(unsigned long ulInterrupt);
Nextern void IntDisable(unsigned long ulInterrupt);
Nextern unsigned long IntIsEnabled(unsigned long ulInterrupt);
Nextern void IntPendSet(unsigned long ulInterrupt);
Nextern void IntPendClear(unsigned long ulInterrupt);
Nextern void IntPriorityMaskSet(unsigned long ulPriorityMask);
Nextern unsigned long IntPriorityMaskGet(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __INTERRUPT_H__
L 32 "..\drivers\wav.c" 2
N#include "driverlib/sysctl.h"
L 1 "..\..\..\driverlib/sysctl.h" 1
N//*****************************************************************************
N//
N// sysctl.h - Prototypes for the system control driver.
N//
N// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __SYSCTL_H__
N#define __SYSCTL_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the
N// SysCtlPeripheralPresent(), SysCtlPeripheralEnable(),
N// SysCtlPeripheralDisable(), and SysCtlPeripheralReset() APIs as the
N// ulPeripheral parameter.  The peripherals in the fourth group (upper nibble
N// is 3) can only be used with the SysCtlPeripheralPresent() API.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N#define SYSCTL_PERIPH_WDOG      0x00000008  // Watchdog
N#endif
N#define SYSCTL_PERIPH_WDOG0     0x00000008  // Watchdog 0
N#define SYSCTL_PERIPH_HIBERNATE 0x00000040  // Hibernation module
N#ifndef DEPRECATED
N#define SYSCTL_PERIPH_ADC       0x00100001  // ADC
N#endif
N#define SYSCTL_PERIPH_ADC0      0x00100001  // ADC0
N#define SYSCTL_PERIPH_ADC1      0x00100002  // ADC1
N#ifndef DEPRECATED
N#define SYSCTL_PERIPH_PWM       0x00100010  // PWM
N#endif
N#define SYSCTL_PERIPH_PWM0      0x00100010  // PWM
N#define SYSCTL_PERIPH_CAN0      0x00100100  // CAN 0
N#define SYSCTL_PERIPH_CAN1      0x00100200  // CAN 1
N#define SYSCTL_PERIPH_CAN2      0x00100400  // CAN 2
N#define SYSCTL_PERIPH_WDOG1     0x00101000  // Watchdog 1
N#define SYSCTL_PERIPH_UART0     0x10000001  // UART 0
N#define SYSCTL_PERIPH_UART1     0x10000002  // UART 1
N#define SYSCTL_PERIPH_UART2     0x10000004  // UART 2
N#ifndef DEPRECATED
N#define SYSCTL_PERIPH_SSI       0x10000010  // SSI
N#endif
N#define SYSCTL_PERIPH_SSI0      0x10000010  // SSI 0
N#define SYSCTL_PERIPH_SSI1      0x10000020  // SSI 1
N#ifndef DEPRECATED
N#define SYSCTL_PERIPH_QEI       0x10000100  // QEI
N#endif
N#define SYSCTL_PERIPH_QEI0      0x10000100  // QEI 0
N#define SYSCTL_PERIPH_QEI1      0x10000200  // QEI 1
N#ifndef DEPRECATED
N#define SYSCTL_PERIPH_I2C       0x10001000  // I2C
N#endif
N#define SYSCTL_PERIPH_I2C0      0x10001000  // I2C 0
N#define SYSCTL_PERIPH_I2C1      0x10004000  // I2C 1
N#define SYSCTL_PERIPH_TIMER0    0x10100001  // Timer 0
N#define SYSCTL_PERIPH_TIMER1    0x10100002  // Timer 1
N#define SYSCTL_PERIPH_TIMER2    0x10100004  // Timer 2
N#define SYSCTL_PERIPH_TIMER3    0x10100008  // Timer 3
N#define SYSCTL_PERIPH_COMP0     0x10100100  // Analog comparator 0
N#define SYSCTL_PERIPH_COMP1     0x10100200  // Analog comparator 1
N#define SYSCTL_PERIPH_COMP2     0x10100400  // Analog comparator 2
N#define SYSCTL_PERIPH_I2S0      0x10101000  // I2S0
N#define SYSCTL_PERIPH_EPI0      0x10104000  // EPI0
N#define SYSCTL_PERIPH_GPIOA     0x20000001  // GPIO A
N#define SYSCTL_PERIPH_GPIOB     0x20000002  // GPIO B
N#define SYSCTL_PERIPH_GPIOC     0x20000004  // GPIO C
N#define SYSCTL_PERIPH_GPIOD     0x20000008  // GPIO D
N#define SYSCTL_PERIPH_GPIOE     0x20000010  // GPIO E
N#define SYSCTL_PERIPH_GPIOF     0x20000020  // GPIO F
N#define SYSCTL_PERIPH_GPIOG     0x20000040  // GPIO G
N#define SYSCTL_PERIPH_GPIOH     0x20000080  // GPIO H
N#define SYSCTL_PERIPH_GPIOJ     0x20000100  // GPIO J
N#define SYSCTL_PERIPH_UDMA      0x20002000  // uDMA
N#define SYSCTL_PERIPH_USB0      0x20100001  // USB0
N#define SYSCTL_PERIPH_ETH       0x20105000  // ETH
N#define SYSCTL_PERIPH_IEEE1588  0x20100100  // IEEE1588
N#define SYSCTL_PERIPH_PLL       0x30000010  // PLL
N#define SYSCTL_PERIPH_TEMP      0x30000020  // Temperature sensor
N#define SYSCTL_PERIPH_MPU       0x30000080  // Cortex M3 MPU
N#define SYSCTL_PERIPH2_ADC0     0xf0003800  // ADC 0
N#define SYSCTL_PERIPH2_ADC1     0xf0003801  // ADC 1
N#define SYSCTL_PERIPH2_CAN0     0xf0003400  // CAN 0
N#define SYSCTL_PERIPH2_CAN1     0xf0003401  // CAN 1
N#define SYSCTL_PERIPH2_CAN2     0xf0003402  // CAN 2
N#define SYSCTL_PERIPH2_COMP0    0xf0003c00  // Analog comparator 0
N#define SYSCTL_PERIPH_EEPROM0   0xf0005800  // EEPROM 0
N#define SYSCTL_PERIPH2_EPI0     0xf0001000  // EPI0
N#define SYSCTL_PERIPH2_ETH      0xf0002c00  // ETH
N#define SYSCTL_PERIPH_FAN0      0xf0005400  // FAN 0
N#define SYSCTL_PERIPH2_GPIOA    0xf0000800  // GPIO A
N#define SYSCTL_PERIPH2_GPIOB    0xf0000801  // GPIO B
N#define SYSCTL_PERIPH2_GPIOC    0xf0000802  // GPIO C
N#define SYSCTL_PERIPH2_GPIOD    0xf0000803  // GPIO D
N#define SYSCTL_PERIPH2_GPIOE    0xf0000804  // GPIO E
N#define SYSCTL_PERIPH2_GPIOF    0xf0000805  // GPIO F
N#define SYSCTL_PERIPH2_GPIOG    0xf0000806  // GPIO G
N#define SYSCTL_PERIPH2_GPIOH    0xf0000807  // GPIO H
N#define SYSCTL_PERIPH2_GPIOJ    0xf0000808  // GPIO J
N#define SYSCTL_PERIPH_GPIOK     0xf0000809  // GPIO K
N#define SYSCTL_PERIPH_GPIOL     0xf000080a  // GPIO L
N#define SYSCTL_PERIPH_GPIOM     0xf000080b  // GPIO M
N#define SYSCTL_PERIPH_GPION     0xf000080c  // GPIO N
N#define SYSCTL_PERIPH_GPIOP     0xf000080d  // GPIO P
N#define SYSCTL_PERIPH_GPIOQ     0xf000080e  // GPIO Q
N#define SYSCTL_PERIPH_GPIOR     0xf000080f  // GPIO R
N#define SYSCTL_PERIPH_GPIOS     0xf0000810  // GPIO S
N#define SYSCTL_PERIPH2_HIB      0xf0001400  // Hibernation module
N#define SYSCTL_PERIPH2_I2C0     0xf0002000  // I2C 0
N#define SYSCTL_PERIPH2_I2C1     0xf0002001  // I2C 1
N#define SYSCTL_PERIPH_I2C2      0xf0002002  // I2C 2
N#define SYSCTL_PERIPH_I2C3      0xf0002003  // I2C 3
N#define SYSCTL_PERIPH_I2C4      0xf0002004  // I2C 4
N#define SYSCTL_PERIPH_I2C5      0xf0002005  // I2C 5
N#define SYSCTL_PERIPH2_I2S0     0xf0002400  // I2S0
N#define SYSCTL_PERIPH_LPC0      0xf0004800  // LPC 0
N#define SYSCTL_PERIPH_PECI0     0xf0005000  // PECI 0
N#define SYSCTL_PERIPH2_PWM0     0xf0004000  // PWM 0
N#define SYSCTL_PERIPH_PWM1      0xf0004001  // PWM 1
N#define SYSCTL_PERIPH2_QEI0     0xf0004400  // QEI 0
N#define SYSCTL_PERIPH2_QEI1     0xf0004401  // QEI 1
N#define SYSCTL_PERIPH2_SSI0     0xf0001c00  // SSI 0
N#define SYSCTL_PERIPH2_SSI1     0xf0001c01  // SSI 1
N#define SYSCTL_PERIPH_SSI2      0xf0001c02  // SSI 2
N#define SYSCTL_PERIPH_SSI3      0xf0001c03  // SSI 3
N#define SYSCTL_PERIPH2_TIMER0   0xf0000400  // Timer 0
N#define SYSCTL_PERIPH2_TIMER1   0xf0000401  // Timer 1
N#define SYSCTL_PERIPH2_TIMER2   0xf0000402  // Timer 2
N#define SYSCTL_PERIPH2_TIMER3   0xf0000403  // Timer 3
N#define SYSCTL_PERIPH_TIMER4    0xf0000404  // Timer 4
N#define SYSCTL_PERIPH_TIMER5    0xf0000405  // Timer 5
N#define SYSCTL_PERIPH_WTIMER0   0xf0005c00  // Wide Timer 0
N#define SYSCTL_PERIPH_WTIMER1   0xf0005c01  // Wide Timer 1
N#define SYSCTL_PERIPH_WTIMER2   0xf0005c02  // Wide Timer 2
N#define SYSCTL_PERIPH_WTIMER3   0xf0005c03  // Wide Timer 3
N#define SYSCTL_PERIPH_WTIMER4   0xf0005c04  // Wide Timer 4
N#define SYSCTL_PERIPH_WTIMER5   0xf0005c05  // Wide Timer 5
N#define SYSCTL_PERIPH2_UART0    0xf0001800  // UART 0
N#define SYSCTL_PERIPH2_UART1    0xf0001801  // UART 1
N#define SYSCTL_PERIPH2_UART2    0xf0001802  // UART 2
N#define SYSCTL_PERIPH_UART3     0xf0001803  // UART 3
N#define SYSCTL_PERIPH_UART4     0xf0001804  // UART 4
N#define SYSCTL_PERIPH_UART5     0xf0001805  // UART 5
N#define SYSCTL_PERIPH_UART6     0xf0001806  // UART 6
N#define SYSCTL_PERIPH_UART7     0xf0001807  // UART 7
N#define SYSCTL_PERIPH2_UDMA     0xf0000c00  // uDMA
N#define SYSCTL_PERIPH2_USB0     0xf0002800  // USB 0
N#define SYSCTL_PERIPH2_WDOG0    0xf0000000  // Watchdog 0
N#define SYSCTL_PERIPH2_WDOG1    0xf0000001  // Watchdog 1
N#define SYSCTL_PERIPH2_HIBERNATE \
N                                0xf0001400  // Hibernate
X#define SYSCTL_PERIPH2_HIBERNATE                                 0xf0001400  
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPinPresent() API
N// as the ulPin parameter.
N//
N//*****************************************************************************
N#define SYSCTL_PIN_PWM0         0x00000001  // PWM0 pin
N#define SYSCTL_PIN_PWM1         0x00000002  // PWM1 pin
N#define SYSCTL_PIN_PWM2         0x00000004  // PWM2 pin
N#define SYSCTL_PIN_PWM3         0x00000008  // PWM3 pin
N#define SYSCTL_PIN_PWM4         0x00000010  // PWM4 pin
N#define SYSCTL_PIN_PWM5         0x00000020  // PWM5 pin
N#define SYSCTL_PIN_PWM6         0x00000040  // PWM6 pin
N#define SYSCTL_PIN_PWM7         0x00000080  // PWM7 pin
N#define SYSCTL_PIN_C0MINUS      0x00000040  // C0- pin
N#define SYSCTL_PIN_C0PLUS       0x00000080  // C0+ pin
N#define SYSCTL_PIN_C0O          0x00000100  // C0o pin
N#define SYSCTL_PIN_C1MINUS      0x00000200  // C1- pin
N#define SYSCTL_PIN_C1PLUS       0x00000400  // C1+ pin
N#define SYSCTL_PIN_C1O          0x00000800  // C1o pin
N#define SYSCTL_PIN_C2MINUS      0x00001000  // C2- pin
N#define SYSCTL_PIN_C2PLUS       0x00002000  // C2+ pin
N#define SYSCTL_PIN_C2O          0x00004000  // C2o pin
N#define SYSCTL_PIN_MC_FAULT0    0x00008000  // MC0 Fault pin
N#define SYSCTL_PIN_ADC0         0x00010000  // ADC0 pin
N#define SYSCTL_PIN_ADC1         0x00020000  // ADC1 pin
N#define SYSCTL_PIN_ADC2         0x00040000  // ADC2 pin
N#define SYSCTL_PIN_ADC3         0x00080000  // ADC3 pin
N#define SYSCTL_PIN_ADC4         0x00100000  // ADC4 pin
N#define SYSCTL_PIN_ADC5         0x00200000  // ADC5 pin
N#define SYSCTL_PIN_ADC6         0x00400000  // ADC6 pin
N#define SYSCTL_PIN_ADC7         0x00800000  // ADC7 pin
N#define SYSCTL_PIN_CCP0         0x01000000  // CCP0 pin
N#define SYSCTL_PIN_CCP1         0x02000000  // CCP1 pin
N#define SYSCTL_PIN_CCP2         0x04000000  // CCP2 pin
N#define SYSCTL_PIN_CCP3         0x08000000  // CCP3 pin
N#define SYSCTL_PIN_CCP4         0x10000000  // CCP4 pin
N#define SYSCTL_PIN_CCP5         0x20000000  // CCP5 pin
N#define SYSCTL_PIN_32KHZ        0x80000000  // 32kHz pin
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlLDOSet() API as
N// the ulVoltage value, or returned by the SysCtlLDOGet() API.
N//
N//*****************************************************************************
N#define SYSCTL_LDO_2_25V        0x00000005  // LDO output of 2.25V
N#define SYSCTL_LDO_2_30V        0x00000004  // LDO output of 2.30V
N#define SYSCTL_LDO_2_35V        0x00000003  // LDO output of 2.35V
N#define SYSCTL_LDO_2_40V        0x00000002  // LDO output of 2.40V
N#define SYSCTL_LDO_2_45V        0x00000001  // LDO output of 2.45V
N#define SYSCTL_LDO_2_50V        0x00000000  // LDO output of 2.50V
N#define SYSCTL_LDO_2_55V        0x0000001f  // LDO output of 2.55V
N#define SYSCTL_LDO_2_60V        0x0000001e  // LDO output of 2.60V
N#define SYSCTL_LDO_2_65V        0x0000001d  // LDO output of 2.65V
N#define SYSCTL_LDO_2_70V        0x0000001c  // LDO output of 2.70V
N#define SYSCTL_LDO_2_75V        0x0000001b  // LDO output of 2.75V
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlLDOConfigSet() API.
N//
N//*****************************************************************************
N#define SYSCTL_LDOCFG_ARST      0x00000001  // Allow LDO failure to reset
N#define SYSCTL_LDOCFG_NORST     0x00000000  // Do not reset on LDO failure
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlIntEnable(),
N// SysCtlIntDisable(), and SysCtlIntClear() APIs, or returned in the bit mask
N// by the SysCtlIntStatus() API.
N//
N//*****************************************************************************
N#define SYSCTL_INT_MOSC_PUP     0x00000100  // MOSC power-up interrupt
N#define SYSCTL_INT_USBPLL_LOCK  0x00000080  // USB PLL lock interrupt
N#define SYSCTL_INT_PLL_LOCK     0x00000040  // PLL lock interrupt
N#define SYSCTL_INT_CUR_LIMIT    0x00000020  // Current limit interrupt
N#define SYSCTL_INT_IOSC_FAIL    0x00000010  // Internal oscillator failure int
N#define SYSCTL_INT_MOSC_FAIL    0x00000008  // Main oscillator failure int
N#define SYSCTL_INT_POR          0x00000004  // Power on reset interrupt
N#define SYSCTL_INT_BOR          0x00000002  // Brown out interrupt
N#define SYSCTL_INT_PLL_FAIL     0x00000001  // PLL failure interrupt
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlResetCauseClear()
N// API or returned by the SysCtlResetCauseGet() API.
N//
N//*****************************************************************************
N#define SYSCTL_CAUSE_LDO        0x00000020  // LDO power not OK reset
N#define SYSCTL_CAUSE_WDOG1      0x00000020  // Watchdog1 reset
N#define SYSCTL_CAUSE_SW         0x00000010  // Software reset
N#define SYSCTL_CAUSE_WDOG       0x00000008  // Watchdog reset
N#define SYSCTL_CAUSE_BOR        0x00000004  // Brown-out reset
N#define SYSCTL_CAUSE_POR        0x00000002  // Power on reset
N#define SYSCTL_CAUSE_EXT        0x00000001  // External reset
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlBrownOutConfigSet()
N// API as the ulConfig parameter.
N//
N//*****************************************************************************
N#define SYSCTL_BOR_RESET        0x00000002  // Reset instead of interrupting
N#define SYSCTL_BOR_RESAMPLE     0x00000001  // Resample BOR before asserting
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPWMClockSet() API
N// as the ulConfig parameter, and can be returned by the SysCtlPWMClockGet()
N// API.
N//
N//*****************************************************************************
N#define SYSCTL_PWMDIV_1         0x00000000  // PWM clock is processor clock /1
N#define SYSCTL_PWMDIV_2         0x00100000  // PWM clock is processor clock /2
N#define SYSCTL_PWMDIV_4         0x00120000  // PWM clock is processor clock /4
N#define SYSCTL_PWMDIV_8         0x00140000  // PWM clock is processor clock /8
N#define SYSCTL_PWMDIV_16        0x00160000  // PWM clock is processor clock /16
N#define SYSCTL_PWMDIV_32        0x00180000  // PWM clock is processor clock /32
N#define SYSCTL_PWMDIV_64        0x001A0000  // PWM clock is processor clock /64
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlADCSpeedSet() API
N// as the ulSpeed parameter, and can be returned by the SyCtlADCSpeedGet()
N// API.
N//
N//*****************************************************************************
N#define SYSCTL_ADCSPEED_1MSPS   0x00000F00  // 1,000,000 samples per second
N#define SYSCTL_ADCSPEED_500KSPS 0x00000A00  // 500,000 samples per second
N#define SYSCTL_ADCSPEED_250KSPS 0x00000500  // 250,000 samples per second
N#define SYSCTL_ADCSPEED_125KSPS 0x00000000  // 125,000 samples per second
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlClockSet() API as
N// the ulConfig parameter.
N//
N//*****************************************************************************
N#define SYSCTL_SYSDIV_1         0x07800000  // Processor clock is osc/pll /1
N#define SYSCTL_SYSDIV_2         0x00C00000  // Processor clock is osc/pll /2
N#define SYSCTL_SYSDIV_3         0x01400000  // Processor clock is osc/pll /3
N#define SYSCTL_SYSDIV_4         0x01C00000  // Processor clock is osc/pll /4
N#define SYSCTL_SYSDIV_5         0x02400000  // Processor clock is osc/pll /5
N#define SYSCTL_SYSDIV_6         0x02C00000  // Processor clock is osc/pll /6
N#define SYSCTL_SYSDIV_7         0x03400000  // Processor clock is osc/pll /7
N#define SYSCTL_SYSDIV_8         0x03C00000  // Processor clock is osc/pll /8
N#define SYSCTL_SYSDIV_9         0x04400000  // Processor clock is osc/pll /9
N#define SYSCTL_SYSDIV_10        0x04C00000  // Processor clock is osc/pll /10
N#define SYSCTL_SYSDIV_11        0x05400000  // Processor clock is osc/pll /11
N#define SYSCTL_SYSDIV_12        0x05C00000  // Processor clock is osc/pll /12
N#define SYSCTL_SYSDIV_13        0x06400000  // Processor clock is osc/pll /13
N#define SYSCTL_SYSDIV_14        0x06C00000  // Processor clock is osc/pll /14
N#define SYSCTL_SYSDIV_15        0x07400000  // Processor clock is osc/pll /15
N#define SYSCTL_SYSDIV_16        0x07C00000  // Processor clock is osc/pll /16
N#define SYSCTL_SYSDIV_17        0x88400000  // Processor clock is osc/pll /17
N#define SYSCTL_SYSDIV_18        0x88C00000  // Processor clock is osc/pll /18
N#define SYSCTL_SYSDIV_19        0x89400000  // Processor clock is osc/pll /19
N#define SYSCTL_SYSDIV_20        0x89C00000  // Processor clock is osc/pll /20
N#define SYSCTL_SYSDIV_21        0x8A400000  // Processor clock is osc/pll /21
N#define SYSCTL_SYSDIV_22        0x8AC00000  // Processor clock is osc/pll /22
N#define SYSCTL_SYSDIV_23        0x8B400000  // Processor clock is osc/pll /23
N#define SYSCTL_SYSDIV_24        0x8BC00000  // Processor clock is osc/pll /24
N#define SYSCTL_SYSDIV_25        0x8C400000  // Processor clock is osc/pll /25
N#define SYSCTL_SYSDIV_26        0x8CC00000  // Processor clock is osc/pll /26
N#define SYSCTL_SYSDIV_27        0x8D400000  // Processor clock is osc/pll /27
N#define SYSCTL_SYSDIV_28        0x8DC00000  // Processor clock is osc/pll /28
N#define SYSCTL_SYSDIV_29        0x8E400000  // Processor clock is osc/pll /29
N#define SYSCTL_SYSDIV_30        0x8EC00000  // Processor clock is osc/pll /30
N#define SYSCTL_SYSDIV_31        0x8F400000  // Processor clock is osc/pll /31
N#define SYSCTL_SYSDIV_32        0x8FC00000  // Processor clock is osc/pll /32
N#define SYSCTL_SYSDIV_33        0x90400000  // Processor clock is osc/pll /33
N#define SYSCTL_SYSDIV_34        0x90C00000  // Processor clock is osc/pll /34
N#define SYSCTL_SYSDIV_35        0x91400000  // Processor clock is osc/pll /35
N#define SYSCTL_SYSDIV_36        0x91C00000  // Processor clock is osc/pll /36
N#define SYSCTL_SYSDIV_37        0x92400000  // Processor clock is osc/pll /37
N#define SYSCTL_SYSDIV_38        0x92C00000  // Processor clock is osc/pll /38
N#define SYSCTL_SYSDIV_39        0x93400000  // Processor clock is osc/pll /39
N#define SYSCTL_SYSDIV_40        0x93C00000  // Processor clock is osc/pll /40
N#define SYSCTL_SYSDIV_41        0x94400000  // Processor clock is osc/pll /41
N#define SYSCTL_SYSDIV_42        0x94C00000  // Processor clock is osc/pll /42
N#define SYSCTL_SYSDIV_43        0x95400000  // Processor clock is osc/pll /43
N#define SYSCTL_SYSDIV_44        0x95C00000  // Processor clock is osc/pll /44
N#define SYSCTL_SYSDIV_45        0x96400000  // Processor clock is osc/pll /45
N#define SYSCTL_SYSDIV_46        0x96C00000  // Processor clock is osc/pll /46
N#define SYSCTL_SYSDIV_47        0x97400000  // Processor clock is osc/pll /47
N#define SYSCTL_SYSDIV_48        0x97C00000  // Processor clock is osc/pll /48
N#define SYSCTL_SYSDIV_49        0x98400000  // Processor clock is osc/pll /49
N#define SYSCTL_SYSDIV_50        0x98C00000  // Processor clock is osc/pll /50
N#define SYSCTL_SYSDIV_51        0x99400000  // Processor clock is osc/pll /51
N#define SYSCTL_SYSDIV_52        0x99C00000  // Processor clock is osc/pll /52
N#define SYSCTL_SYSDIV_53        0x9A400000  // Processor clock is osc/pll /53
N#define SYSCTL_SYSDIV_54        0x9AC00000  // Processor clock is osc/pll /54
N#define SYSCTL_SYSDIV_55        0x9B400000  // Processor clock is osc/pll /55
N#define SYSCTL_SYSDIV_56        0x9BC00000  // Processor clock is osc/pll /56
N#define SYSCTL_SYSDIV_57        0x9C400000  // Processor clock is osc/pll /57
N#define SYSCTL_SYSDIV_58        0x9CC00000  // Processor clock is osc/pll /58
N#define SYSCTL_SYSDIV_59        0x9D400000  // Processor clock is osc/pll /59
N#define SYSCTL_SYSDIV_60        0x9DC00000  // Processor clock is osc/pll /60
N#define SYSCTL_SYSDIV_61        0x9E400000  // Processor clock is osc/pll /61
N#define SYSCTL_SYSDIV_62        0x9EC00000  // Processor clock is osc/pll /62
N#define SYSCTL_SYSDIV_63        0x9F400000  // Processor clock is osc/pll /63
N#define SYSCTL_SYSDIV_64        0x9FC00000  // Processor clock is osc/pll /64
N#define SYSCTL_SYSDIV_2_5       0xC1000000  // Processor clock is pll / 2.5
N#define SYSCTL_SYSDIV_3_5       0xC1800000  // Processor clock is pll / 3.5
N#define SYSCTL_SYSDIV_4_5       0xC2000000  // Processor clock is pll / 4.5
N#define SYSCTL_SYSDIV_5_5       0xC2800000  // Processor clock is pll / 5.5
N#define SYSCTL_SYSDIV_6_5       0xC3000000  // Processor clock is pll / 6.5
N#define SYSCTL_SYSDIV_7_5       0xC3800000  // Processor clock is pll / 7.5
N#define SYSCTL_SYSDIV_8_5       0xC4000000  // Processor clock is pll / 8.5
N#define SYSCTL_SYSDIV_9_5       0xC4800000  // Processor clock is pll / 9.5
N#define SYSCTL_SYSDIV_10_5      0xC5000000  // Processor clock is pll / 10.5
N#define SYSCTL_SYSDIV_11_5      0xC5800000  // Processor clock is pll / 11.5
N#define SYSCTL_SYSDIV_12_5      0xC6000000  // Processor clock is pll / 12.5
N#define SYSCTL_SYSDIV_13_5      0xC6800000  // Processor clock is pll / 13.5
N#define SYSCTL_SYSDIV_14_5      0xC7000000  // Processor clock is pll / 14.5
N#define SYSCTL_SYSDIV_15_5      0xC7800000  // Processor clock is pll / 15.5
N#define SYSCTL_SYSDIV_16_5      0xC8000000  // Processor clock is pll / 16.5
N#define SYSCTL_SYSDIV_17_5      0xC8800000  // Processor clock is pll / 17.5
N#define SYSCTL_SYSDIV_18_5      0xC9000000  // Processor clock is pll / 18.5
N#define SYSCTL_SYSDIV_19_5      0xC9800000  // Processor clock is pll / 19.5
N#define SYSCTL_SYSDIV_20_5      0xCA000000  // Processor clock is pll / 20.5
N#define SYSCTL_SYSDIV_21_5      0xCA800000  // Processor clock is pll / 21.5
N#define SYSCTL_SYSDIV_22_5      0xCB000000  // Processor clock is pll / 22.5
N#define SYSCTL_SYSDIV_23_5      0xCB800000  // Processor clock is pll / 23.5
N#define SYSCTL_SYSDIV_24_5      0xCC000000  // Processor clock is pll / 24.5
N#define SYSCTL_SYSDIV_25_5      0xCC800000  // Processor clock is pll / 25.5
N#define SYSCTL_SYSDIV_26_5      0xCD000000  // Processor clock is pll / 26.5
N#define SYSCTL_SYSDIV_27_5      0xCD800000  // Processor clock is pll / 27.5
N#define SYSCTL_SYSDIV_28_5      0xCE000000  // Processor clock is pll / 28.5
N#define SYSCTL_SYSDIV_29_5      0xCE800000  // Processor clock is pll / 29.5
N#define SYSCTL_SYSDIV_30_5      0xCF000000  // Processor clock is pll / 30.5
N#define SYSCTL_SYSDIV_31_5      0xCF800000  // Processor clock is pll / 31.5
N#define SYSCTL_SYSDIV_32_5      0xD0000000  // Processor clock is pll / 32.5
N#define SYSCTL_SYSDIV_33_5      0xD0800000  // Processor clock is pll / 33.5
N#define SYSCTL_SYSDIV_34_5      0xD1000000  // Processor clock is pll / 34.5
N#define SYSCTL_SYSDIV_35_5      0xD1800000  // Processor clock is pll / 35.5
N#define SYSCTL_SYSDIV_36_5      0xD2000000  // Processor clock is pll / 36.5
N#define SYSCTL_SYSDIV_37_5      0xD2800000  // Processor clock is pll / 37.5
N#define SYSCTL_SYSDIV_38_5      0xD3000000  // Processor clock is pll / 38.5
N#define SYSCTL_SYSDIV_39_5      0xD3800000  // Processor clock is pll / 39.5
N#define SYSCTL_SYSDIV_40_5      0xD4000000  // Processor clock is pll / 40.5
N#define SYSCTL_SYSDIV_41_5      0xD4800000  // Processor clock is pll / 41.5
N#define SYSCTL_SYSDIV_42_5      0xD5000000  // Processor clock is pll / 42.5
N#define SYSCTL_SYSDIV_43_5      0xD5800000  // Processor clock is pll / 43.5
N#define SYSCTL_SYSDIV_44_5      0xD6000000  // Processor clock is pll / 44.5
N#define SYSCTL_SYSDIV_45_5      0xD6800000  // Processor clock is pll / 45.5
N#define SYSCTL_SYSDIV_46_5      0xD7000000  // Processor clock is pll / 46.5
N#define SYSCTL_SYSDIV_47_5      0xD7800000  // Processor clock is pll / 47.5
N#define SYSCTL_SYSDIV_48_5      0xD8000000  // Processor clock is pll / 48.5
N#define SYSCTL_SYSDIV_49_5      0xD8800000  // Processor clock is pll / 49.5
N#define SYSCTL_SYSDIV_50_5      0xD9000000  // Processor clock is pll / 50.5
N#define SYSCTL_SYSDIV_51_5      0xD9800000  // Processor clock is pll / 51.5
N#define SYSCTL_SYSDIV_52_5      0xDA000000  // Processor clock is pll / 52.5
N#define SYSCTL_SYSDIV_53_5      0xDA800000  // Processor clock is pll / 53.5
N#define SYSCTL_SYSDIV_54_5      0xDB000000  // Processor clock is pll / 54.5
N#define SYSCTL_SYSDIV_55_5      0xDB800000  // Processor clock is pll / 55.5
N#define SYSCTL_SYSDIV_56_5      0xDC000000  // Processor clock is pll / 56.5
N#define SYSCTL_SYSDIV_57_5      0xDC800000  // Processor clock is pll / 57.5
N#define SYSCTL_SYSDIV_58_5      0xDD000000  // Processor clock is pll / 58.5
N#define SYSCTL_SYSDIV_59_5      0xDD800000  // Processor clock is pll / 59.5
N#define SYSCTL_SYSDIV_60_5      0xDE000000  // Processor clock is pll / 60.5
N#define SYSCTL_SYSDIV_61_5      0xDE800000  // Processor clock is pll / 61.5
N#define SYSCTL_SYSDIV_62_5      0xDF000000  // Processor clock is pll / 62.5
N#define SYSCTL_SYSDIV_63_5      0xDF800000  // Processor clock is pll / 63.5
N#define SYSCTL_USE_PLL          0x00000000  // System clock is the PLL clock
N#define SYSCTL_USE_OSC          0x00003800  // System clock is the osc clock
N#define SYSCTL_XTAL_1MHZ        0x00000000  // External crystal is 1MHz
N#define SYSCTL_XTAL_1_84MHZ     0x00000040  // External crystal is 1.8432MHz
N#define SYSCTL_XTAL_2MHZ        0x00000080  // External crystal is 2MHz
N#define SYSCTL_XTAL_2_45MHZ     0x000000C0  // External crystal is 2.4576MHz
N#define SYSCTL_XTAL_3_57MHZ     0x00000100  // External crystal is 3.579545MHz
N#define SYSCTL_XTAL_3_68MHZ     0x00000140  // External crystal is 3.6864MHz
N#define SYSCTL_XTAL_4MHZ        0x00000180  // External crystal is 4MHz
N#define SYSCTL_XTAL_4_09MHZ     0x000001C0  // External crystal is 4.096MHz
N#define SYSCTL_XTAL_4_91MHZ     0x00000200  // External crystal is 4.9152MHz
N#define SYSCTL_XTAL_5MHZ        0x00000240  // External crystal is 5MHz
N#define SYSCTL_XTAL_5_12MHZ     0x00000280  // External crystal is 5.12MHz
N#define SYSCTL_XTAL_6MHZ        0x000002C0  // External crystal is 6MHz
N#define SYSCTL_XTAL_6_14MHZ     0x00000300  // External crystal is 6.144MHz
N#define SYSCTL_XTAL_7_37MHZ     0x00000340  // External crystal is 7.3728MHz
N#define SYSCTL_XTAL_8MHZ        0x00000380  // External crystal is 8MHz
N#define SYSCTL_XTAL_8_19MHZ     0x000003C0  // External crystal is 8.192MHz
N#define SYSCTL_XTAL_10MHZ       0x00000400  // External crystal is 10 MHz
N#define SYSCTL_XTAL_12MHZ       0x00000440  // External crystal is 12 MHz
N#define SYSCTL_XTAL_12_2MHZ     0x00000480  // External crystal is 12.288 MHz
N#define SYSCTL_XTAL_13_5MHZ     0x000004C0  // External crystal is 13.56 MHz
N#define SYSCTL_XTAL_14_3MHZ     0x00000500  // External crystal is 14.31818 MHz
N#define SYSCTL_XTAL_16MHZ       0x00000540  // External crystal is 16 MHz
N#define SYSCTL_XTAL_16_3MHZ     0x00000580  // External crystal is 16.384 MHz
N#define SYSCTL_XTAL_18MHZ       0x000005C0  // External crystal is 18.0 MHz
N#define SYSCTL_XTAL_20MHZ       0x00000600  // External crystal is 20.0 MHz
N#define SYSCTL_XTAL_24MHZ       0x00000640  // External crystal is 24.0 MHz
N#define SYSCTL_XTAL_25MHZ       0x00000680  // External crystal is 25.0 MHz
N#define SYSCTL_OSC_MAIN         0x00000000  // Osc source is main osc
N#define SYSCTL_OSC_INT          0x00000010  // Osc source is int. osc
N#define SYSCTL_OSC_INT4         0x00000020  // Osc source is int. osc /4
N#define SYSCTL_OSC_INT30        0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_OSC_EXT4_19      0x80000028  // Osc source is ext. 4.19 MHz
N#define SYSCTL_OSC_EXT32        0x80000038  // Osc source is ext. 32 KHz
N#define SYSCTL_INT_OSC_DIS      0x00000002  // Disable internal oscillator
N#define SYSCTL_MAIN_OSC_DIS     0x00000001  // Disable main oscillator
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlDeepSleepClockSet()
N// API as the ulConfig parameter.
N//
N//*****************************************************************************
N#define SYSCTL_DSLP_DIV_1       0x00000000  // Deep-sleep clock is osc /1
N#define SYSCTL_DSLP_DIV_2       0x00800000  // Deep-sleep clock is osc /2
N#define SYSCTL_DSLP_DIV_3       0x01000000  // Deep-sleep clock is osc /3
N#define SYSCTL_DSLP_DIV_4       0x01800000  // Deep-sleep clock is osc /4
N#define SYSCTL_DSLP_DIV_5       0x02000000  // Deep-sleep clock is osc /5
N#define SYSCTL_DSLP_DIV_6       0x02800000  // Deep-sleep clock is osc /6
N#define SYSCTL_DSLP_DIV_7       0x03000000  // Deep-sleep clock is osc /7
N#define SYSCTL_DSLP_DIV_8       0x03800000  // Deep-sleep clock is osc /8
N#define SYSCTL_DSLP_DIV_9       0x04000000  // Deep-sleep clock is osc /9
N#define SYSCTL_DSLP_DIV_10      0x04800000  // Deep-sleep clock is osc /10
N#define SYSCTL_DSLP_DIV_11      0x05000000  // Deep-sleep clock is osc /11
N#define SYSCTL_DSLP_DIV_12      0x05800000  // Deep-sleep clock is osc /12
N#define SYSCTL_DSLP_DIV_13      0x06000000  // Deep-sleep clock is osc /13
N#define SYSCTL_DSLP_DIV_14      0x06800000  // Deep-sleep clock is osc /14
N#define SYSCTL_DSLP_DIV_15      0x07000000  // Deep-sleep clock is osc /15
N#define SYSCTL_DSLP_DIV_16      0x07800000  // Deep-sleep clock is osc /16
N#define SYSCTL_DSLP_DIV_17      0x08000000  // Deep-sleep clock is osc /17
N#define SYSCTL_DSLP_DIV_18      0x08800000  // Deep-sleep clock is osc /18
N#define SYSCTL_DSLP_DIV_19      0x09000000  // Deep-sleep clock is osc /19
N#define SYSCTL_DSLP_DIV_20      0x09800000  // Deep-sleep clock is osc /20
N#define SYSCTL_DSLP_DIV_21      0x0A000000  // Deep-sleep clock is osc /21
N#define SYSCTL_DSLP_DIV_22      0x0A800000  // Deep-sleep clock is osc /22
N#define SYSCTL_DSLP_DIV_23      0x0B000000  // Deep-sleep clock is osc /23
N#define SYSCTL_DSLP_DIV_24      0x0B800000  // Deep-sleep clock is osc /24
N#define SYSCTL_DSLP_DIV_25      0x0C000000  // Deep-sleep clock is osc /25
N#define SYSCTL_DSLP_DIV_26      0x0C800000  // Deep-sleep clock is osc /26
N#define SYSCTL_DSLP_DIV_27      0x0D000000  // Deep-sleep clock is osc /27
N#define SYSCTL_DSLP_DIV_28      0x0D800000  // Deep-sleep clock is osc /28
N#define SYSCTL_DSLP_DIV_29      0x0E000000  // Deep-sleep clock is osc /29
N#define SYSCTL_DSLP_DIV_30      0x0E800000  // Deep-sleep clock is osc /30
N#define SYSCTL_DSLP_DIV_31      0x0F000000  // Deep-sleep clock is osc /31
N#define SYSCTL_DSLP_DIV_32      0x0F800000  // Deep-sleep clock is osc /32
N#define SYSCTL_DSLP_DIV_33      0x10000000  // Deep-sleep clock is osc /33
N#define SYSCTL_DSLP_DIV_34      0x10800000  // Deep-sleep clock is osc /34
N#define SYSCTL_DSLP_DIV_35      0x11000000  // Deep-sleep clock is osc /35
N#define SYSCTL_DSLP_DIV_36      0x11800000  // Deep-sleep clock is osc /36
N#define SYSCTL_DSLP_DIV_37      0x12000000  // Deep-sleep clock is osc /37
N#define SYSCTL_DSLP_DIV_38      0x12800000  // Deep-sleep clock is osc /38
N#define SYSCTL_DSLP_DIV_39      0x13000000  // Deep-sleep clock is osc /39
N#define SYSCTL_DSLP_DIV_40      0x13800000  // Deep-sleep clock is osc /40
N#define SYSCTL_DSLP_DIV_41      0x14000000  // Deep-sleep clock is osc /41
N#define SYSCTL_DSLP_DIV_42      0x14800000  // Deep-sleep clock is osc /42
N#define SYSCTL_DSLP_DIV_43      0x15000000  // Deep-sleep clock is osc /43
N#define SYSCTL_DSLP_DIV_44      0x15800000  // Deep-sleep clock is osc /44
N#define SYSCTL_DSLP_DIV_45      0x16000000  // Deep-sleep clock is osc /45
N#define SYSCTL_DSLP_DIV_46      0x16800000  // Deep-sleep clock is osc /46
N#define SYSCTL_DSLP_DIV_47      0x17000000  // Deep-sleep clock is osc /47
N#define SYSCTL_DSLP_DIV_48      0x17800000  // Deep-sleep clock is osc /48
N#define SYSCTL_DSLP_DIV_49      0x18000000  // Deep-sleep clock is osc /49
N#define SYSCTL_DSLP_DIV_50      0x18800000  // Deep-sleep clock is osc /50
N#define SYSCTL_DSLP_DIV_51      0x19000000  // Deep-sleep clock is osc /51
N#define SYSCTL_DSLP_DIV_52      0x19800000  // Deep-sleep clock is osc /52
N#define SYSCTL_DSLP_DIV_53      0x1A000000  // Deep-sleep clock is osc /53
N#define SYSCTL_DSLP_DIV_54      0x1A800000  // Deep-sleep clock is osc /54
N#define SYSCTL_DSLP_DIV_55      0x1B000000  // Deep-sleep clock is osc /55
N#define SYSCTL_DSLP_DIV_56      0x1B800000  // Deep-sleep clock is osc /56
N#define SYSCTL_DSLP_DIV_57      0x1C000000  // Deep-sleep clock is osc /57
N#define SYSCTL_DSLP_DIV_58      0x1C800000  // Deep-sleep clock is osc /58
N#define SYSCTL_DSLP_DIV_59      0x1D000000  // Deep-sleep clock is osc /59
N#define SYSCTL_DSLP_DIV_60      0x1D800000  // Deep-sleep clock is osc /60
N#define SYSCTL_DSLP_DIV_61      0x1E000000  // Deep-sleep clock is osc /61
N#define SYSCTL_DSLP_DIV_62      0x1E800000  // Deep-sleep clock is osc /62
N#define SYSCTL_DSLP_DIV_63      0x1F000000  // Deep-sleep clock is osc /63
N#define SYSCTL_DSLP_DIV_64      0x1F800000  // Deep-sleep clock is osc /64
N#define SYSCTL_DSLP_OSC_MAIN    0x00000000  // Osc source is main osc
N#define SYSCTL_DSLP_OSC_INT     0x00000010  // Osc source is int. osc
N#define SYSCTL_DSLP_OSC_INT30   0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_DSLP_OSC_EXT32   0x00000070  // Osc source is ext. 32 KHz
N#define SYSCTL_DSLP_PIOSC_PD    0x00000002  // Power down PIOSC in deep-sleep
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPIOSCCalibrate()
N// API as the ulType parameter.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSC_CAL_AUTO   0x00000200  // Automatic calibration
N#define SYSCTL_PIOSC_CAL_FACT   0x00000100  // Factory calibration
N#define SYSCTL_PIOSC_CAL_USER   0x80000100  // User-supplied calibration
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlMOSCConfigSet() API
N// as the ulConfig parameter.
N//
N//*****************************************************************************
N#define SYSCTL_MOSC_VALIDATE    0x00000001  // Enable MOSC validation
N#define SYSCTL_MOSC_INTERRUPT   0x00000002  // Generate interrupt on MOSC fail
N#define SYSCTL_MOSC_NO_XTAL     0x00000004  // No crystal is attached to MOSC
N
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern unsigned long SysCtlSRAMSizeGet(void);
Nextern unsigned long SysCtlFlashSizeGet(void);
Nextern tBoolean SysCtlPinPresent(unsigned long ulPin);
Nextern tBoolean SysCtlPeripheralPresent(unsigned long ulPeripheral);
Nextern tBoolean SysCtlPeripheralReady(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralPowerOn(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralPowerOff(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralReset(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralEnable(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralDisable(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralSleepEnable(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralSleepDisable(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralDeepSleepEnable(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralDeepSleepDisable(unsigned long ulPeripheral);
Nextern void SysCtlPeripheralClockGating(tBoolean bEnable);
Nextern void SysCtlIntRegister(void (*pfnHandler)(void));
Nextern void SysCtlIntUnregister(void);
Nextern void SysCtlIntEnable(unsigned long ulInts);
Nextern void SysCtlIntDisable(unsigned long ulInts);
Nextern void SysCtlIntClear(unsigned long ulInts);
Nextern unsigned long SysCtlIntStatus(tBoolean bMasked);
Nextern void SysCtlLDOSet(unsigned long ulVoltage);
Nextern unsigned long SysCtlLDOGet(void);
Nextern void SysCtlLDOConfigSet(unsigned long ulConfig);
Nextern void SysCtlReset(void);
Nextern void SysCtlSleep(void);
Nextern void SysCtlDeepSleep(void);
Nextern unsigned long SysCtlResetCauseGet(void);
Nextern void SysCtlResetCauseClear(unsigned long ulCauses);
Nextern void SysCtlBrownOutConfigSet(unsigned long ulConfig,
N                                    unsigned long ulDelay);
Nextern void SysCtlDelay(unsigned long ulCount);
Nextern void SysCtlMOSCConfigSet(unsigned long ulConfig);
Nextern unsigned long SysCtlPIOSCCalibrate(unsigned long ulType);
Nextern void SysCtlClockSet(unsigned long ulConfig);
Nextern unsigned long SysCtlClockGet(void);
Nextern void SysCtlDeepSleepClockSet(unsigned long ulConfig);
Nextern void SysCtlPWMClockSet(unsigned long ulConfig);
Nextern unsigned long SysCtlPWMClockGet(void);
Nextern void SysCtlADCSpeedSet(unsigned long ulSpeed);
Nextern unsigned long SysCtlADCSpeedGet(void);
Nextern void SysCtlIOSCVerificationSet(tBoolean bEnable);
Nextern void SysCtlMOSCVerificationSet(tBoolean bEnable);
Nextern void SysCtlPLLVerificationSet(tBoolean bEnable);
Nextern void SysCtlClkVerificationClear(void);
Nextern void SysCtlGPIOAHBEnable(unsigned long ulGPIOPeripheral);
Nextern void SysCtlGPIOAHBDisable(unsigned long ulGPIOPeripheral);
Nextern void SysCtlUSBPLLEnable(void);
Nextern void SysCtlUSBPLLDisable(void);
Nextern unsigned long SysCtlI2SMClkSet(unsigned long ulInputClock,
N                                      unsigned long ulMClk);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __SYSCTL_H__
L 33 "..\drivers\wav.c" 2
N#include "driverlib/udma.h"
L 1 "..\..\..\driverlib/udma.h" 1
N//*****************************************************************************
N//
N// udma.h - Prototypes and macros for the uDMA controller.
N//
N// Copyright (c) 2007-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __UDMA_H__
N#define __UDMA_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup udma_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// A structure that defines an entry in the channel control table.  These
N// fields are used by the uDMA controller and normally it is not necessary for
N// software to directly read or write fields in the table.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    // The ending source address of the data transfer.
N    //
N    volatile void *pvSrcEndAddr;
N
N    //
N    // The ending destination address of the data transfer.
N    //
N    volatile void *pvDstEndAddr;
N
N    //
N    // The channel control mode.
N    //
N    volatile unsigned long ulControl;
N
N    //
N    // An unused location.
N    //
N    volatile unsigned long ulSpare;
N}
NtDMAControlTable;
N
N//*****************************************************************************
N//
N//! A helper macro for building scatter-gather task table entries.
N//!
N//! \param ulTransferCount is the count of items to transfer for this task.
N//! \param ulItemSize is the bit size of the items to transfer for this task.
N//! \param ulSrcIncrement is the bit size increment for source data.
N//! \param pvSrcAddr is the starting address of the data to transfer.
N//! \param ulDstIncrement is the bit size increment for destination data.
N//! \param pvDstAddr is the starting address of the destination data.
N//! \param ulArbSize is the arbitration size to use for the transfer task.
N//! \param ulMode is the transfer mode for this task.
N//!
N//! This macro is intended to be used to help populate a table of uDMA tasks
N//! for a scatter-gather transfer.  This macro will calculate the values for
N//! the fields of a task structure entry based on the input parameters.
N//!
N//! There are specific requirements for the values of each parameter.  No
N//! checking is done so it is up to the caller to ensure that correct values
N//! are used for the parameters.
N//!
N//! The \e ulTransferCount parameter is the number of items that will be
N//! transferred by this task.  It must be in the range 1-1024.
N//!
N//! The \e ulItemSize parameter is the bit size of the transfer data.  It must
N//! be one of \b UDMA_SIZE_8, \b UDMA_SIZE_16, or \b UDMA_SIZE_32.
N//!
N//! The \e ulSrcIncrement parameter is the increment size for the source data.
N//! It must be one of \b UDMA_SRC_INC_8, \b UDMA_SRC_INC_16,
N//! \b UDMA_SRC_INC_32, or \b UDMA_SRC_INC_NONE.
N//!
N//! The \e pvSrcAddr parameter is a void pointer to the beginning of the source
N//! data.
N//!
N//! The \e ulDstIncrement parameter is the increment size for the destination
N//! data.  It must be one of \b UDMA_DST_INC_8, \b UDMA_DST_INC_16,
N//! \b UDMA_DST_INC_32, or \b UDMA_DST_INC_NONE.
N//!
N//! The \e pvDstAddr parameter is a void pointer to the beginning of the
N//! location where the data will be transferred.
N//!
N//! The \e ulArbSize parameter is the arbitration size for the transfer, and
N//! must be one of \b UDMA_ARB_1, \b UDMA_ARB_2, \b UDMA_ARB_4, and so on
N//! up to \b UDMA_ARB_1024.  This is used to select the arbitration size in
N//! powers of 2, from 1 to 1024.
N//!
N//! The \e ulMode parameter is the mode to use for this transfer task.  It
N//! must be one of \b UDMA_MODE_BASIC, \b UDMA_MODE_AUTO,
N//! \b UDMA_MODE_MEM_SCATTER_GATHER, or \b UDMA_MODE_PER_SCATTER_GATHER.  Note
N//! that normally all tasks will be one of the scatter-gather modes while the
N//! last task is a task list will be AUTO or BASIC.
N//!
N//! This macro is intended to be used to initialize individual entries of
N//! a structure of tDMAControlTable type, like this:
N//!
N//! \verbatim
N//!     tDMAControlTable MyTaskList[] =
N//!     {
N//!         uDMATaskStructEntry(Task1Count, UDMA_SIZE_8,
N//!                             UDMA_SRC_INC_8, MySourceBuf,
N//!                             UDMA_DST_INC_8, MyDestBuf,
N//!                             UDMA_ARB_8, UDMA_MODE_MEM_SCATTER_GATHER),
N//!         uDMATaskStructEntry(Task2Count, ... ),
N//!     }
N//! \endverbatim
N//!
N//! \return Nothing; this is not a function.
N//
N//*****************************************************************************
N#define uDMATaskStructEntry(ulTransferCount,                                  \
N                            ulItemSize,                                       \
N                            ulSrcIncrement,                                   \
N                            pvSrcAddr,                                        \
N                            ulDstIncrement,                                   \
N                            pvDstAddr,                                        \
N                            ulArbSize,                                        \
N                            ulMode)                                           \
N    {                                                                         \
N        (((ulSrcIncrement) == UDMA_SRC_INC_NONE) ? (void *)(pvSrcAddr) :      \
N            ((void *)(&((unsigned char *)(pvSrcAddr))[((ulTransferCount) <<   \
N                                         ((ulSrcIncrement) >> 26)) - 1]))),   \
N            (((ulDstIncrement) == UDMA_DST_INC_NONE) ? (void *)(pvDstAddr) :  \
N            ((void *)(&((unsigned char *)(pvDstAddr))[((ulTransferCount) <<   \
N                                         ((ulDstIncrement) >> 30)) - 1]))),   \
N        (ulSrcIncrement) | (ulDstIncrement) | (ulItemSize) | (ulArbSize) |    \
N        (((ulTransferCount) - 1) << 4) |                                      \
N        ((((ulMode) == UDMA_MODE_MEM_SCATTER_GATHER) ||                       \
N          ((ulMode) == UDMA_MODE_PER_SCATTER_GATHER)) ?                       \
N                (ulMode) | UDMA_MODE_ALT_SELECT : (ulMode)), 0                \
N    }
X#define uDMATaskStructEntry(ulTransferCount,                                                              ulItemSize,                                                                   ulSrcIncrement,                                                               pvSrcAddr,                                                                    ulDstIncrement,                                                               pvDstAddr,                                                                    ulArbSize,                                                                    ulMode)                                               {                                                                                 (((ulSrcIncrement) == UDMA_SRC_INC_NONE) ? (void *)(pvSrcAddr) :                  ((void *)(&((unsigned char *)(pvSrcAddr))[((ulTransferCount) <<                                            ((ulSrcIncrement) >> 26)) - 1]))),               (((ulDstIncrement) == UDMA_DST_INC_NONE) ? (void *)(pvDstAddr) :              ((void *)(&((unsigned char *)(pvDstAddr))[((ulTransferCount) <<                                            ((ulDstIncrement) >> 30)) - 1]))),           (ulSrcIncrement) | (ulDstIncrement) | (ulItemSize) | (ulArbSize) |            (((ulTransferCount) - 1) << 4) |                                              ((((ulMode) == UDMA_MODE_MEM_SCATTER_GATHER) ||                                 ((ulMode) == UDMA_MODE_PER_SCATTER_GATHER)) ?                                       (ulMode) | UDMA_MODE_ALT_SELECT : (ulMode)), 0                    }
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Flags that can be passed to uDMAChannelAttributeEnable(),
N// uDMAChannelAttributeDisable(), and returned from uDMAChannelAttributeGet().
N//
N//*****************************************************************************
N#define UDMA_ATTR_USEBURST      0x00000001
N#define UDMA_ATTR_ALTSELECT     0x00000002
N#define UDMA_ATTR_HIGH_PRIORITY 0x00000004
N#define UDMA_ATTR_REQMASK       0x00000008
N#define UDMA_ATTR_ALL           0x0000000F
N
N//*****************************************************************************
N//
N// DMA control modes that can be passed to uDMAModeSet() and returned
N// uDMAModeGet().
N//
N//*****************************************************************************
N#define UDMA_MODE_STOP          0x00000000
N#define UDMA_MODE_BASIC         0x00000001
N#define UDMA_MODE_AUTO          0x00000002
N#define UDMA_MODE_PINGPONG      0x00000003
N#define UDMA_MODE_MEM_SCATTER_GATHER                                          \
N                                0x00000004
X#define UDMA_MODE_MEM_SCATTER_GATHER                                                                          0x00000004
N#define UDMA_MODE_PER_SCATTER_GATHER                                          \
N                                0x00000006
X#define UDMA_MODE_PER_SCATTER_GATHER                                                                          0x00000006
N#define UDMA_MODE_ALT_SELECT    0x00000001
N
N//*****************************************************************************
N//
N// Channel configuration values that can be passed to uDMAControlSet().
N//
N//*****************************************************************************
N#define UDMA_DST_INC_8          0x00000000
N#define UDMA_DST_INC_16         0x40000000
N#define UDMA_DST_INC_32         0x80000000
N#define UDMA_DST_INC_NONE       0xc0000000
N#define UDMA_SRC_INC_8          0x00000000
N#define UDMA_SRC_INC_16         0x04000000
N#define UDMA_SRC_INC_32         0x08000000
N#define UDMA_SRC_INC_NONE       0x0c000000
N#define UDMA_SIZE_8             0x00000000
N#define UDMA_SIZE_16            0x11000000
N#define UDMA_SIZE_32            0x22000000
N#define UDMA_ARB_1              0x00000000
N#define UDMA_ARB_2              0x00004000
N#define UDMA_ARB_4              0x00008000
N#define UDMA_ARB_8              0x0000c000
N#define UDMA_ARB_16             0x00010000
N#define UDMA_ARB_32             0x00014000
N#define UDMA_ARB_64             0x00018000
N#define UDMA_ARB_128            0x0001c000
N#define UDMA_ARB_256            0x00020000
N#define UDMA_ARB_512            0x00024000
N#define UDMA_ARB_1024           0x00028000
N#define UDMA_NEXT_USEBURST      0x00000008
N
N//*****************************************************************************
N//
N// Channel numbers to be passed to API functions that require a channel number
N// ID.
N//
N//*****************************************************************************
N#define UDMA_CHANNEL_USBEP1RX   0
N#define UDMA_CHANNEL_USBEP1TX   1
N#define UDMA_CHANNEL_USBEP2RX   2
N#define UDMA_CHANNEL_USBEP2TX   3
N#define UDMA_CHANNEL_USBEP3RX   4
N#define UDMA_CHANNEL_USBEP3TX   5
N#define UDMA_CHANNEL_ETH0RX     6
N#define UDMA_CHANNEL_ETH0TX     7
N#define UDMA_CHANNEL_UART0RX    8
N#define UDMA_CHANNEL_UART0TX    9
N#define UDMA_CHANNEL_SSI0RX     10
N#define UDMA_CHANNEL_SSI0TX     11
N#define UDMA_CHANNEL_ADC0       14
N#define UDMA_CHANNEL_ADC1       15
N#define UDMA_CHANNEL_ADC2       16
N#define UDMA_CHANNEL_ADC3       17
N#define UDMA_CHANNEL_TMR0A      18
N#define UDMA_CHANNEL_TMR0B      19
N#define UDMA_CHANNEL_TMR1A      20
N#define UDMA_CHANNEL_TMR1B      21
N#define UDMA_CHANNEL_UART1RX    22
N#define UDMA_CHANNEL_UART1TX    23
N#define UDMA_CHANNEL_SSI1RX     24
N#define UDMA_CHANNEL_SSI1TX     25
N#define UDMA_CHANNEL_I2S0RX     28
N#define UDMA_CHANNEL_I2S0TX     29
N#define UDMA_CHANNEL_SW         30
N
N//*****************************************************************************
N//
N// Flags to be OR'd with the channel ID to indicate if the primary or alternate
N// control structure should be used.
N//
N//*****************************************************************************
N#define UDMA_PRI_SELECT         0x00000000
N#define UDMA_ALT_SELECT         0x00000020
N
N//*****************************************************************************
N//
N// uDMA interrupt sources, to be passed to uDMAIntRegister() and
N// uDMAIntUnregister().
N//
N//*****************************************************************************
N#define UDMA_INT_SW             62
N#define UDMA_INT_ERR            63
N
N//*****************************************************************************
N//
N// Channel numbers to be passed to API functions that require a channel number
N// ID.  These are for secondary peripheral assignments.
N//
N//*****************************************************************************
N#define UDMA_SEC_CHANNEL_UART2RX_0                                            \
N                                0
X#define UDMA_SEC_CHANNEL_UART2RX_0                                                                            0
N#define UDMA_SEC_CHANNEL_UART2TX_1                                            \
N                                1
X#define UDMA_SEC_CHANNEL_UART2TX_1                                                                            1
N#define UDMA_SEC_CHANNEL_TMR3A  2
N#define UDMA_SEC_CHANNEL_TMR3B  3
N#define UDMA_SEC_CHANNEL_TMR2A_4                                              \
N                                4
X#define UDMA_SEC_CHANNEL_TMR2A_4                                                                              4
N#define UDMA_SEC_CHANNEL_TMR2B_5                                              \
N                                5
X#define UDMA_SEC_CHANNEL_TMR2B_5                                                                              5
N#define UDMA_SEC_CHANNEL_TMR2A_6                                              \
N                                6
X#define UDMA_SEC_CHANNEL_TMR2A_6                                                                              6
N#define UDMA_SEC_CHANNEL_TMR2B_7                                              \
N                                7
X#define UDMA_SEC_CHANNEL_TMR2B_7                                                                              7
N#define UDMA_SEC_CHANNEL_UART1RX                                              \
N                                8
X#define UDMA_SEC_CHANNEL_UART1RX                                                                              8
N#define UDMA_SEC_CHANNEL_UART1TX                                              \
N                                9
X#define UDMA_SEC_CHANNEL_UART1TX                                                                              9
N#define UDMA_SEC_CHANNEL_SSI1RX 10
N#define UDMA_SEC_CHANNEL_SSI1TX 11
N#define UDMA_SEC_CHANNEL_UART2RX_12                                           \
N                                12
X#define UDMA_SEC_CHANNEL_UART2RX_12                                                                           12
N#define UDMA_SEC_CHANNEL_UART2TX_13                                           \
N                                13
X#define UDMA_SEC_CHANNEL_UART2TX_13                                                                           13
N#define UDMA_SEC_CHANNEL_TMR2A_14                                             \
N                                14
X#define UDMA_SEC_CHANNEL_TMR2A_14                                                                             14
N#define UDMA_SEC_CHANNEL_TMR2B_15                                             \
N                                15
X#define UDMA_SEC_CHANNEL_TMR2B_15                                                                             15
N#define UDMA_SEC_CHANNEL_TMR1A  18
N#define UDMA_SEC_CHANNEL_TMR1B  19
N#define UDMA_SEC_CHANNEL_EPI0RX 20
N#define UDMA_SEC_CHANNEL_EPI0TX 21
N#define UDMA_SEC_CHANNEL_ADC10  24
N#define UDMA_SEC_CHANNEL_ADC11  25
N#define UDMA_SEC_CHANNEL_ADC12  26
N#define UDMA_SEC_CHANNEL_ADC13  27
N#define UDMA_SEC_CHANNEL_SW     30
N
N//*****************************************************************************
N//
N// uDMA default/secondary peripheral selections, to be passed to
N// uDMAChannelSelectSecondary() and uDMAChannelSelectDefault().
N//
N//*****************************************************************************
N#define UDMA_DEF_USBEP1RX_SEC_UART2RX                                         \
N                                0x00000001
X#define UDMA_DEF_USBEP1RX_SEC_UART2RX                                                                         0x00000001
N#define UDMA_DEF_USBEP1TX_SEC_UART2TX                                         \
N                                0x00000002
X#define UDMA_DEF_USBEP1TX_SEC_UART2TX                                                                         0x00000002
N#define UDMA_DEF_USBEP2RX_SEC_TMR3A                                           \
N                                0x00000004
X#define UDMA_DEF_USBEP2RX_SEC_TMR3A                                                                           0x00000004
N#define UDMA_DEF_USBEP2TX_SEC_TMR3B                                           \
N                                0x00000008
X#define UDMA_DEF_USBEP2TX_SEC_TMR3B                                                                           0x00000008
N#define UDMA_DEF_USBEP3RX_SEC_TMR2A                                           \
N                                0x00000010
X#define UDMA_DEF_USBEP3RX_SEC_TMR2A                                                                           0x00000010
N#define UDMA_DEF_USBEP3TX_SEC_TMR2B                                           \
N                                0x00000020
X#define UDMA_DEF_USBEP3TX_SEC_TMR2B                                                                           0x00000020
N#define UDMA_DEF_ETH0RX_SEC_TMR2A                                             \
N                                0x00000040
X#define UDMA_DEF_ETH0RX_SEC_TMR2A                                                                             0x00000040
N#define UDMA_DEF_ETH0TX_SEC_TMR2B                                             \
N                                0x00000080
X#define UDMA_DEF_ETH0TX_SEC_TMR2B                                                                             0x00000080
N#define UDMA_DEF_UART0RX_SEC_UART1RX                                          \
N                                0x00000100
X#define UDMA_DEF_UART0RX_SEC_UART1RX                                                                          0x00000100
N#define UDMA_DEF_UART0TX_SEC_UART1TX                                          \
N                                0x00000200
X#define UDMA_DEF_UART0TX_SEC_UART1TX                                                                          0x00000200
N#define UDMA_DEF_SSI0RX_SEC_SSI1RX                                            \
N                                0x00000400
X#define UDMA_DEF_SSI0RX_SEC_SSI1RX                                                                            0x00000400
N#define UDMA_DEF_SSI0TX_SEC_SSI1TX                                            \
N                                0x00000800
X#define UDMA_DEF_SSI0TX_SEC_SSI1TX                                                                            0x00000800
N#define UDMA_DEF_RESERVED_SEC_UART2RX                                         \
N                                0x00001000
X#define UDMA_DEF_RESERVED_SEC_UART2RX                                                                         0x00001000
N#define UDMA_DEF_RESERVED_SEC_UART2TX                                         \
N                                0x00002000
X#define UDMA_DEF_RESERVED_SEC_UART2TX                                                                         0x00002000
N#define UDMA_DEF_ADC00_SEC_TMR2A                                              \
N                                0x00004000
X#define UDMA_DEF_ADC00_SEC_TMR2A                                                                              0x00004000
N#define UDMA_DEF_ADC01_SEC_TMR2B                                              \
N                                0x00008000
X#define UDMA_DEF_ADC01_SEC_TMR2B                                                                              0x00008000
N#define UDMA_DEF_ADC02_SEC_RESERVED                                           \
N                                0x00010000
X#define UDMA_DEF_ADC02_SEC_RESERVED                                                                           0x00010000
N#define UDMA_DEF_ADC03_SEC_RESERVED                                           \
N                                0x00020000
X#define UDMA_DEF_ADC03_SEC_RESERVED                                                                           0x00020000
N#define UDMA_DEF_TMR0A_SEC_TMR1A                                              \
N                                0x00040000
X#define UDMA_DEF_TMR0A_SEC_TMR1A                                                                              0x00040000
N#define UDMA_DEF_TMR0B_SEC_TMR1B                                              \
N                                0x00080000
X#define UDMA_DEF_TMR0B_SEC_TMR1B                                                                              0x00080000
N#define UDMA_DEF_TMR1A_SEC_EPI0RX                                             \
N                                0x00100000
X#define UDMA_DEF_TMR1A_SEC_EPI0RX                                                                             0x00100000
N#define UDMA_DEF_TMR1B_SEC_EPI0TX                                             \
N                                0x00200000
X#define UDMA_DEF_TMR1B_SEC_EPI0TX                                                                             0x00200000
N#define UDMA_DEF_UART1RX_SEC_RESERVED                                         \
N                                0x00400000
X#define UDMA_DEF_UART1RX_SEC_RESERVED                                                                         0x00400000
N#define UDMA_DEF_UART1TX_SEC_RESERVED                                         \
N                                0x00800000
X#define UDMA_DEF_UART1TX_SEC_RESERVED                                                                         0x00800000
N#define UDMA_DEF_SSI1RX_SEC_ADC10                                             \
N                                0x01000000
X#define UDMA_DEF_SSI1RX_SEC_ADC10                                                                             0x01000000
N#define UDMA_DEF_SSI1TX_SEC_ADC11                                             \
N                                0x02000000
X#define UDMA_DEF_SSI1TX_SEC_ADC11                                                                             0x02000000
N#define UDMA_DEF_RESERVED_SEC_ADC12                                           \
N                                0x04000000
X#define UDMA_DEF_RESERVED_SEC_ADC12                                                                           0x04000000
N#define UDMA_DEF_RESERVED_SEC_ADC13                                           \
N                                0x08000000
X#define UDMA_DEF_RESERVED_SEC_ADC13                                                                           0x08000000
N#define UDMA_DEF_I2S0RX_SEC_RESERVED                                          \
N                                0x10000000
X#define UDMA_DEF_I2S0RX_SEC_RESERVED                                                                          0x10000000
N#define UDMA_DEF_I2S0TX_SEC_RESERVED                                          \
N                                0x20000000
X#define UDMA_DEF_I2S0TX_SEC_RESERVED                                                                          0x20000000
N
N//*****************************************************************************
N//
N// Values that can be passed to uDMAChannelAssign() to select peripheral
N// mapping for each channel.  The channels named RESERVED may be assigned
N// to a peripheral in future parts.
N//
N//*****************************************************************************
N//
N// Channel 0
N//
N#define UDMA_CH0_USB0EP1RX          0x00000000
N#define UDMA_CH0_UART2RX            0x00010000
N#define UDMA_CH0_RESERVED2          0x00020000
N#define UDMA_CH0_TIMER4A            0x00030000
N#define UDMA_CH0_RESERVED4          0x00040000
N
N//
N// Channel 1
N//
N#define UDMA_CH1_USB0EP1TX          0x00000001
N#define UDMA_CH1_UART2TX            0x00010001
N#define UDMA_CH1_RESERVED2          0x00020001
N#define UDMA_CH1_TIMER4B            0x00030001
N#define UDMA_CH1_RESERVED4          0x00040001
N
N//
N// Channel 2
N//
N#define UDMA_CH2_USB0EP2RX          0x00000002
N#define UDMA_CH2_TIMER3A            0x00010002
N#define UDMA_CH2_RESERVED2          0x00020002
N#define UDMA_CH2_RESERVED3          0x00030002
N#define UDMA_CH2_RESERVED4          0x00040002
N
N//
N// Channel 3
N//
N#define UDMA_CH3_USB0EP2TX          0x00000003
N#define UDMA_CH3_TIMER3B            0x00010003
N#define UDMA_CH3_RESERVED2          0x00020003
N#define UDMA_CH3_LPC0_3             0x00030003
N#define UDMA_CH3_RESERVED4          0x00040003
N
N//
N// Channel 4
N//
N#define UDMA_CH4_USB0EP3RX          0x00000004
N#define UDMA_CH4_TIMER2A            0x00010004
N#define UDMA_CH4_RESERVED2          0x00020004
N#define UDMA_CH4_GPIOA              0x00030004
N#define UDMA_CH4_RESERVED4          0x00040004
N
N//
N// Channel 5
N//
N#define UDMA_CH5_USB0EP3TX          0x00000005
N#define UDMA_CH5_TIMER2B            0x00010005
N#define UDMA_CH5_RESERVED2          0x00020005
N#define UDMA_CH5_GPIOB              0x00030005
N#define UDMA_CH5_RESERVED4          0x00040005
N
N//
N// Channel 6
N//
N#define UDMA_CH6_RESERVED0          0x00000006
N#define UDMA_CH6_TIMER2A            0x00010006
N#define UDMA_CH6_UART5RX            0x00020006
N#define UDMA_CH6_GPIOC              0x00030006
N#define UDMA_CH6_I2C0RX             0x00040006
N
N//
N// Channel 7
N//
N#define UDMA_CH7_RESERVED0          0x00000007
N#define UDMA_CH7_TIMER2B            0x00010007
N#define UDMA_CH7_UART5TX            0x00020007
N#define UDMA_CH7_GPIOD              0x00030007
N#define UDMA_CH7_I2C0TX             0x00040007
N
N//
N// Channel 8
N//
N#define UDMA_CH8_UART0RX            0x00000008
N#define UDMA_CH8_UART1RX            0x00010008
N#define UDMA_CH8_RESERVED2          0x00020008
N#define UDMA_CH8_TIMER5A            0x00030008
N#define UDMA_CH8_I2C1RX             0x00040008
N
N//
N// Channel 9
N//
N#define UDMA_CH9_UART0TX            0x00000009
N#define UDMA_CH9_UART1TX            0x00010009
N#define UDMA_CH9_RESERVED2          0x00020009
N#define UDMA_CH9_TIMER5B            0x00030009
N#define UDMA_CH9_I2C1TX             0x00040009
N
N//
N// Channel 10
N//
N#define UDMA_CH10_SSI0RX            0x0000000A
N#define UDMA_CH10_SSI1RX            0x0001000A
N#define UDMA_CH10_UART6RX           0x0002000A
N#define UDMA_CH10_WTIMER0A          0x0003000A
N#define UDMA_CH10_I2C2RX            0x0004000A
N
N//
N// Channel 11
N//
N#define UDMA_CH11_SSI0TX            0x0000000B
N#define UDMA_CH11_SSI1TX            0x0001000B
N#define UDMA_CH11_UART6TX           0x0002000B
N#define UDMA_CH11_WTIMER0B          0x0003000B
N#define UDMA_CH11_I2C2TX            0x0004000B
N
N//
N// Channel 12
N//
N#define UDMA_CH12_RESERVED0         0x0000000C
N#define UDMA_CH12_UART2RX           0x0001000C
N#define UDMA_CH12_SSI2RX            0x0002000C
N#define UDMA_CH12_WTIMER1A          0x0003000C
N#define UDMA_CH12_GPIOK             0x0004000C
N
N//
N// Channel 13
N//
N#define UDMA_CH13_RESERVED0         0x0000000D
N#define UDMA_CH13_UART2TX           0x0001000D
N#define UDMA_CH13_SSI2TX            0x0002000D
N#define UDMA_CH13_WTIMER1B          0x0003000D
N#define UDMA_CH13_GPIOL             0x0004000D
N
N//
N// Channel 14
N//
N#define UDMA_CH14_ADC0_0            0x0000000E
N#define UDMA_CH14_TIMER2A           0x0001000E
N#define UDMA_CH14_SSI3RX            0x0002000E
N#define UDMA_CH14_GPIOE             0x0003000E
N#define UDMA_CH14_GPIOM             0x0004000E
N
N//
N// Channel 15
N//
N#define UDMA_CH15_ADC0_1            0x0000000F
N#define UDMA_CH15_TIMER2B           0x0001000F
N#define UDMA_CH15_SSI3TX            0x0002000F
N#define UDMA_CH15_GPIOF             0x0003000F
N#define UDMA_CH15_GPION             0x0004000F
N
N//
N// Channel 16
N//
N#define UDMA_CH16_ADC0_2            0x00000010
N#define UDMA_CH16_RESERVED1         0x00010010
N#define UDMA_CH16_UART3RX           0x00020010
N#define UDMA_CH16_WTIMER2A          0x00030010
N#define UDMA_CH16_GPIOP             0x00040010
N
N//
N// Channel 17
N//
N#define UDMA_CH17_ADC0_3            0x00000011
N#define UDMA_CH17_RESERVED1         0x00010011
N#define UDMA_CH17_UART3TX           0x00020011
N#define UDMA_CH17_WTIMER2B          0x00030011
N#define UDMA_CH17_RESERVED4         0x00040011
N
N//
N// Channel 18
N//
N#define UDMA_CH18_TIMER0A           0x00000012
N#define UDMA_CH18_TIMER1A           0x00010012
N#define UDMA_CH18_UART4RX           0x00020012
N#define UDMA_CH18_GPIOB             0x00030012
N#define UDMA_CH18_I2C3RX            0x00040012
N
N//
N// Channel 19
N//
N#define UDMA_CH19_TIMER0B           0x00000013
N#define UDMA_CH19_TIMER1B           0x00010013
N#define UDMA_CH19_UART4TX           0x00020013
N#define UDMA_CH19_GPIOG             0x00030013
N#define UDMA_CH19_I2C3TX            0x00040013
N
N//
N// Channel 20
N//
N#define UDMA_CH20_TIMER1A           0x00000014
N#define UDMA_CH20_RESERVED1         0x00010014
N#define UDMA_CH20_UART7RX           0x00020014
N#define UDMA_CH20_GPIOH             0x00030014
N#define UDMA_CH20_I2C4RX            0x00040014
N
N//
N// Channel 21
N//
N#define UDMA_CH21_TIMER1B           0x00000015
N#define UDMA_CH21_RESERVED1         0x00010015
N#define UDMA_CH21_UART7TX           0x00020015
N#define UDMA_CH21_GPIOJ             0x00030015
N#define UDMA_CH21_I2C4TX            0x00040015
N
N//
N// Channel 22
N//
N#define UDMA_CH22_UART1RX           0x00000016
N#define UDMA_CH22_RESERVED1         0x00010016
N#define UDMA_CH22_RESERVED2         0x00020016
N#define UDMA_CH22_LPC0_2            0x00030016
N#define UDMA_CH22_I2C5RX            0x00040016
N
N//
N// Channel 23
N//
N#define UDMA_CH23_UART1TX           0x00000017
N#define UDMA_CH23_RESERVED1         0x00010017
N#define UDMA_CH23_RESERVED2         0x00020017
N#define UDMA_CH23_LPC0_1            0x00030017
N#define UDMA_CH23_I2C5TX            0x00040017
N
N//
N// Channel 24
N//
N#define UDMA_CH24_SSI1RX            0x00000018
N#define UDMA_CH24_ADC1_0            0x00010018
N#define UDMA_CH24_RESERVED2         0x00020018
N#define UDMA_CH24_WTIMER3A          0x00030018
N#define UDMA_CH24_GPIOQ             0x00040018
N
N//
N// Channel 25
N//
N#define UDMA_CH25_SSI1TX            0x00000019
N#define UDMA_CH25_ADC1_1            0x00010019
N#define UDMA_CH25_RESERVED2         0x00020019
N#define UDMA_CH25_WTIMER3B          0x00030019
N#define UDMA_CH25_RESERVED4         0x00040019
N
N//
N// Channel 26
N//
N#define UDMA_CH26_RESERVED0         0x0000001A
N#define UDMA_CH26_ADC1_2            0x0001001A
N#define UDMA_CH26_RESERVED2         0x0002001A
N#define UDMA_CH26_WTIMER4A          0x0003001A
N#define UDMA_CH26_RESERVED4         0x0004001A
N
N//
N// Channel 27
N//
N#define UDMA_CH27_RESERVED0         0x0000001B
N#define UDMA_CH27_ADC1_3            0x0001001B
N#define UDMA_CH27_RESERVED2         0x0002001B
N#define UDMA_CH27_WTIMER4B          0x0003001B
N#define UDMA_CH27_RESERVED4         0x0004001B
N
N//
N// Channel 28
N//
N#define UDMA_CH28_RESERVED0         0x0000001C
N#define UDMA_CH28_RESERVED1         0x0001001C
N#define UDMA_CH28_RESERVED2         0x0002001C
N#define UDMA_CH28_WTIMER5A          0x0003001C
N#define UDMA_CH28_RESERVED4         0x0004001C
N
N//
N// Channel 29
N//
N#define UDMA_CH29_RESERVED0         0x0000001D
N#define UDMA_CH29_RESERVED1         0x0001001D
N#define UDMA_CH29_RESERVED2         0x0002001D
N#define UDMA_CH29_WTIMER5B          0x0003001D
N#define UDMA_CH29_RESERVED4         0x0004001D
N
N//
N// Channel 30
N//
N#define UDMA_CH30_SW                0x0000001E
N#define UDMA_CH30_RESERVED1         0x0001001E
N#define UDMA_CH30_RESERVED2         0x0002001E
N#define UDMA_CH30_RESERVED3         0x0003001E
N#define UDMA_CH30_RESERVED4         0x0004001E
N
N//
N// Channel 31
N//
N#define UDMA_CH31_RESERVED0         0x0000001F
N#define UDMA_CH31_RESERVED1         0x0001001F
N#define UDMA_CH31_RESERVED2         0x0002001F
N#define UDMA_CH31_LPC0_0            0x0003001F
N#define UDMA_CH31_RESERVED4         0x0004001F
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void uDMAEnable(void);
Nextern void uDMADisable(void);
Nextern unsigned long uDMAErrorStatusGet(void);
Nextern void uDMAErrorStatusClear(void);
Nextern void uDMAChannelEnable(unsigned long ulChannelNum);
Nextern void uDMAChannelDisable(unsigned long ulChannelNum);
Nextern tBoolean uDMAChannelIsEnabled(unsigned long ulChannelNum);
Nextern void uDMAControlBaseSet(void *pControlTable);
Nextern void *uDMAControlBaseGet(void);
Nextern void *uDMAControlAlternateBaseGet(void);
Nextern void uDMAChannelRequest(unsigned long ulChannelNum);
Nextern void uDMAChannelAttributeEnable(unsigned long ulChannelNum,
N                                       unsigned long ulAttr);
Nextern void uDMAChannelAttributeDisable(unsigned long ulChannelNum,
N                                        unsigned long ulAttr);
Nextern unsigned long uDMAChannelAttributeGet(unsigned long ulChannelNum);
Nextern void uDMAChannelControlSet(unsigned long ulChannelStructIndex,
N                                  unsigned long ulControl);
Nextern void uDMAChannelTransferSet(unsigned long ulChannelStructIndex,
N                                   unsigned long ulMode, void *pvSrcAddr,
N                                   void *pvDstAddr,
N                                   unsigned long ulTransferSize);
Nextern void uDMAChannelScatterGatherSet(unsigned long ulChannelNum,
N                                        unsigned ulTaskCount, void *pvTaskList,
N                                        unsigned long ulIsPeriphSG);
Nextern unsigned long uDMAChannelSizeGet(unsigned long ulChannelStructIndex);
Nextern unsigned long uDMAChannelModeGet(unsigned long ulChannelStructIndex);
Nextern void uDMAIntRegister(unsigned long ulIntChannel,
N                            void (*pfnHandler)(void));
Nextern void uDMAIntUnregister(unsigned long ulIntChannel);
Nextern void uDMAChannelSelectDefault(unsigned long ulDefPeriphs);
Nextern void uDMAChannelSelectSecondary(unsigned long ulSecPeriphs);
Nextern unsigned long uDMAIntStatus(void);
Nextern void uDMAIntClear(unsigned long ulChanMask);
Nextern void uDMAChannelAssign(unsigned long ulMapping);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __UDMA_H__
L 34 "..\drivers\wav.c" 2
N#include "driverlib/debug.h"
L 1 "..\..\..\driverlib/debug.h" 1
N//*****************************************************************************
N//
N// debug.h - Macros for assisting debug of the driver library.
N//
N// Copyright (c) 2006-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DEBUG_H__
N#define __DEBUG_H__
N
N//*****************************************************************************
N//
N// Prototype for the function that is called when an invalid argument is passed
N// to an API.  This is only used when doing a DEBUG build.
N//
N//*****************************************************************************
Nextern void __error__(char *pcFilename, unsigned long ulLine);
N
N//*****************************************************************************
N//
N// The ASSERT macro, which does the actual assertion checking.  Typically, this
N// will be for procedure arguments.
N//
N//*****************************************************************************
N#ifdef DEBUG
S#define ASSERT(expr) {                                      \
S                         if(!(expr))                        \
S                         {                                  \
S                             __error__(__FILE__, __LINE__); \
S                         }                                  \
S                     }
X#define ASSERT(expr) {                                                               if(!(expr))                                                 {                                                               __error__(__FILE__, __LINE__);                          }                                                       }
N#else
N#define ASSERT(expr)
N#endif
N
N#endif // __DEBUG_H__
L 35 "..\drivers\wav.c" 2
N#include "driverlib/rom.h"
L 1 "..\..\..\driverlib/rom.h" 1
N//*****************************************************************************
N//
N// rom.h - Macros to facilitate calling functions in the ROM.
N//
N// Copyright (c) 2007-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 9107 of the Stellaris Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __ROM_H__
N#define __ROM_H__
N
N//*****************************************************************************
N//
N// Pointers to the main API tables.
N//
N//*****************************************************************************
N#define ROM_APITABLE            ((unsigned long *)0x01000010)
N#define ROM_VERSION             (ROM_APITABLE[0])
N#define ROM_UARTTABLE           ((unsigned long *)(ROM_APITABLE[1]))
N#define ROM_SSITABLE            ((unsigned long *)(ROM_APITABLE[2]))
N#define ROM_I2CTABLE            ((unsigned long *)(ROM_APITABLE[3]))
N#define ROM_GPIOTABLE           ((unsigned long *)(ROM_APITABLE[4]))
N#define ROM_ADCTABLE            ((unsigned long *)(ROM_APITABLE[5]))
N#define ROM_COMPARATORTABLE     ((unsigned long *)(ROM_APITABLE[6]))
N#define ROM_FLASHTABLE          ((unsigned long *)(ROM_APITABLE[7]))
N#define ROM_PWMTABLE            ((unsigned long *)(ROM_APITABLE[8]))
N#define ROM_QEITABLE            ((unsigned long *)(ROM_APITABLE[9]))
N#define ROM_SYSTICKTABLE        ((unsigned long *)(ROM_APITABLE[10]))
N#define ROM_TIMERTABLE          ((unsigned long *)(ROM_APITABLE[11]))
N#define ROM_WATCHDOGTABLE       ((unsigned long *)(ROM_APITABLE[12]))
N#define ROM_SYSCTLTABLE         ((unsigned long *)(ROM_APITABLE[13]))
N#define ROM_INTERRUPTTABLE      ((unsigned long *)(ROM_APITABLE[14]))
N#define ROM_ETHERNETTABLE       ((unsigned long *)(ROM_APITABLE[15]))
N#define ROM_USBTABLE            ((unsigned long *)(ROM_APITABLE[16]))
N#define ROM_UDMATABLE           ((unsigned long *)(ROM_APITABLE[17]))
N#define ROM_CANTABLE            ((unsigned long *)(ROM_APITABLE[18]))
N#define ROM_HIBERNATETABLE      ((unsigned long *)(ROM_APITABLE[19]))
N#define ROM_MPUTABLE            ((unsigned long *)(ROM_APITABLE[20]))
N#define ROM_SOFTWARETABLE       ((unsigned long *)(ROM_APITABLE[21]))
N#define ROM_I2STABLE            ((unsigned long *)(ROM_APITABLE[22]))
N#define ROM_EPITABLE            ((unsigned long *)(ROM_APITABLE[23]))
N#define ROM_FANTABLE            ((unsigned long *)(ROM_APITABLE[25]))
N#define ROM_FPUTABLE            ((unsigned long *)(ROM_APITABLE[26]))
N#define ROM_LPCTABLE            ((unsigned long *)(ROM_APITABLE[27]))
N#define ROM_PECITABLE           ((unsigned long *)(ROM_APITABLE[28]))
N#define ROM_SMBUSTABLE          ((unsigned long *)(ROM_APITABLE[29]))
N#define ROM_SYSEXCTABLE         ((unsigned long *)(ROM_APITABLE[30]))
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the ADC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceDataGet                                                \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum,                               \
N                   unsigned long *pulBuffer))ROM_ADCTABLE[0])
X#define ROM_ADCSequenceDataGet                                                        ((long (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum,                                                  unsigned long *pulBuffer))ROM_ADCTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCIntDisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[1])
X#define ROM_ADCIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCIntEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[2])
X#define ROM_ADCIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCIntStatus                                                      \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulSequenceNum,                      \
N                            tBoolean bMasked))ROM_ADCTABLE[3])
X#define ROM_ADCIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum,                                                  tBoolean bMasked))ROM_ADCTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCIntClear                                                       \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[4])
X#define ROM_ADCIntClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceEnable                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[5])
X#define ROM_ADCSequenceEnable                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceDisable                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[6])
X#define ROM_ADCSequenceDisable                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceConfigure                                              \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum,                               \
N                   unsigned long ulTrigger,                                   \
N                   unsigned long ulPriority))ROM_ADCTABLE[7])
X#define ROM_ADCSequenceConfigure                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum,                                                  unsigned long ulTrigger,                                                      unsigned long ulPriority))ROM_ADCTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceStepConfigure                                          \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum,                               \
N                   unsigned long ulStep,                                      \
N                   unsigned long ulConfig))ROM_ADCTABLE[8])
X#define ROM_ADCSequenceStepConfigure                                                  ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum,                                                  unsigned long ulStep,                                                         unsigned long ulConfig))ROM_ADCTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceOverflow                                               \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[9])
X#define ROM_ADCSequenceOverflow                                                       ((long (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceOverflowClear                                          \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[10])
X#define ROM_ADCSequenceOverflowClear                                                  ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceUnderflow                                              \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[11])
X#define ROM_ADCSequenceUnderflow                                                      ((long (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCSequenceUnderflowClear                                         \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[12])
X#define ROM_ADCSequenceUnderflowClear                                                 ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCProcessorTrigger                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSequenceNum))ROM_ADCTABLE[13])
X#define ROM_ADCProcessorTrigger                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ADCHardwareOversampleConfigure                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulFactor))ROM_ADCTABLE[14])
X#define ROM_ADCHardwareOversampleConfigure                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulFactor))ROM_ADCTABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_ADCComparatorConfigure                                            \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulComp,                                      \
S                   unsigned long ulConfig))ROM_ADCTABLE[15])
X#define ROM_ADCComparatorConfigure                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulComp,                                                         unsigned long ulConfig))ROM_ADCTABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_ADCComparatorRegionSet                                            \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulComp,                                      \
S                   unsigned long ulLowRef,                                    \
S                   unsigned long ulHighRef))ROM_ADCTABLE[16])
X#define ROM_ADCComparatorRegionSet                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulComp,                                                         unsigned long ulLowRef,                                                       unsigned long ulHighRef))ROM_ADCTABLE[16])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_ADCComparatorReset                                                \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulComp,                                      \
S                   tBoolean bTrigger,                                         \
S                   tBoolean bInterrupt))ROM_ADCTABLE[17])
X#define ROM_ADCComparatorReset                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulComp,                                                         tBoolean bTrigger,                                                            tBoolean bInterrupt))ROM_ADCTABLE[17])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_ADCComparatorIntDisable                                           \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulSequenceNum))ROM_ADCTABLE[18])
X#define ROM_ADCComparatorIntDisable                                                   ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[18])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_ADCComparatorIntEnable                                            \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulSequenceNum))ROM_ADCTABLE[19])
X#define ROM_ADCComparatorIntEnable                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulSequenceNum))ROM_ADCTABLE[19])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_ADCComparatorIntStatus                                            \
S        ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[20])
X#define ROM_ADCComparatorIntStatus                                                    ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[20])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_ADCComparatorIntClear                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulStatus))ROM_ADCTABLE[21])
X#define ROM_ADCComparatorIntClear                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulStatus))ROM_ADCTABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_ADCReferenceSet                                                   \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulRef))ROM_ADCTABLE[22])
X#define ROM_ADCReferenceSet                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulRef))ROM_ADCTABLE[22])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_ADCReferenceGet                                                   \
S        ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[23])
X#define ROM_ADCReferenceGet                                                           ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[23])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_ADCPhaseDelaySet                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulPhase))ROM_ADCTABLE[24])
X#define ROM_ADCPhaseDelaySet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulPhase))ROM_ADCTABLE[24])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_ADCPhaseDelayGet                                                  \
S        ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[25])
X#define ROM_ADCPhaseDelayGet                                                          ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[25])
N#endif
N#if defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L
S#define ROM_ADCResolutionSet                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulResolution))ROM_ADCTABLE[26])
X#define ROM_ADCResolutionSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulResolution))ROM_ADCTABLE[26])
N#endif
N#if defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L
S#define ROM_ADCResolutionGet                                                  \
S        ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[27])
X#define ROM_ADCResolutionGet                                                          ((unsigned long (*)(unsigned long ulBase))ROM_ADCTABLE[27])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the CAN API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANIntClear                                                       \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntClr))ROM_CANTABLE[0])
X#define ROM_CANIntClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntClr))ROM_CANTABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANInit                                                           \
N        ((void (*)(unsigned long ulBase))ROM_CANTABLE[1])
X#define ROM_CANInit                                                                   ((void (*)(unsigned long ulBase))ROM_CANTABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANEnable                                                         \
N        ((void (*)(unsigned long ulBase))ROM_CANTABLE[2])
X#define ROM_CANEnable                                                                 ((void (*)(unsigned long ulBase))ROM_CANTABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANDisable                                                        \
N        ((void (*)(unsigned long ulBase))ROM_CANTABLE[3])
X#define ROM_CANDisable                                                                ((void (*)(unsigned long ulBase))ROM_CANTABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANBitTimingSet                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   tCANBitClkParms *pClkParms))ROM_CANTABLE[4])
X#define ROM_CANBitTimingSet                                                           ((void (*)(unsigned long ulBase,                                                         tCANBitClkParms *pClkParms))ROM_CANTABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANBitTimingGet                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   tCANBitClkParms *pClkParms))ROM_CANTABLE[5])
X#define ROM_CANBitTimingGet                                                           ((void (*)(unsigned long ulBase,                                                         tCANBitClkParms *pClkParms))ROM_CANTABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANMessageSet                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulObjID,                                     \
N                   tCANMsgObject *pMsgObject,                                 \
N                   tMsgObjType eMsgType))ROM_CANTABLE[6])
X#define ROM_CANMessageSet                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulObjID,                                                        tCANMsgObject *pMsgObject,                                                    tMsgObjType eMsgType))ROM_CANTABLE[6])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANMessageGet                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulObjID,                                     \
N                   tCANMsgObject *pMsgObject,                                 \
N                   tBoolean bClrPendingInt))ROM_CANTABLE[7])
X#define ROM_CANMessageGet                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulObjID,                                                        tCANMsgObject *pMsgObject,                                                    tBoolean bClrPendingInt))ROM_CANTABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANStatusGet                                                      \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tCANStsReg eStatusReg))ROM_CANTABLE[8])
X#define ROM_CANStatusGet                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tCANStsReg eStatusReg))ROM_CANTABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANMessageClear                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulObjID))ROM_CANTABLE[9])
X#define ROM_CANMessageClear                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulObjID))ROM_CANTABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANIntEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_CANTABLE[10])
X#define ROM_CANIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_CANTABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANIntDisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_CANTABLE[11])
X#define ROM_CANIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_CANTABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANIntStatus                                                      \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tCANIntStsReg eIntStsReg))ROM_CANTABLE[12])
X#define ROM_CANIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tCANIntStsReg eIntStsReg))ROM_CANTABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANRetryGet                                                       \
N        ((tBoolean (*)(unsigned long ulBase))ROM_CANTABLE[13])
X#define ROM_CANRetryGet                                                               ((tBoolean (*)(unsigned long ulBase))ROM_CANTABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANRetrySet                                                       \
N        ((void (*)(unsigned long ulBase,                                      \
N                   tBoolean bAutoRetry))ROM_CANTABLE[14])
X#define ROM_CANRetrySet                                                               ((void (*)(unsigned long ulBase,                                                         tBoolean bAutoRetry))ROM_CANTABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_CANErrCntrGet                                                     \
N        ((tBoolean (*)(unsigned long ulBase,                                  \
N                       unsigned long *pulRxCount,                             \
N                       unsigned long *pulTxCount))ROM_CANTABLE[15])
X#define ROM_CANErrCntrGet                                                             ((tBoolean (*)(unsigned long ulBase,                                                         unsigned long *pulRxCount,                                                    unsigned long *pulTxCount))ROM_CANTABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_CANBitRateSet                                                     \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulSourceClock,                      \
S                            unsigned long ulBitRate))ROM_CANTABLE[16])
X#define ROM_CANBitRateSet                                                             ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulSourceClock,                                                  unsigned long ulBitRate))ROM_CANTABLE[16])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Comparator API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ComparatorIntClear                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulComp))ROM_COMPARATORTABLE[0])
X#define ROM_ComparatorIntClear                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulComp))ROM_COMPARATORTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ComparatorConfigure                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulComp,                                      \
N                   unsigned long ulConfig))ROM_COMPARATORTABLE[1])
X#define ROM_ComparatorConfigure                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulComp,                                                         unsigned long ulConfig))ROM_COMPARATORTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ComparatorRefSet                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulRef))ROM_COMPARATORTABLE[2])
X#define ROM_ComparatorRefSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulRef))ROM_COMPARATORTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ComparatorValueGet                                                \
N        ((tBoolean (*)(unsigned long ulBase,                                  \
N                       unsigned long ulComp))ROM_COMPARATORTABLE[3])
X#define ROM_ComparatorValueGet                                                        ((tBoolean (*)(unsigned long ulBase,                                                         unsigned long ulComp))ROM_COMPARATORTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ComparatorIntEnable                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulComp))ROM_COMPARATORTABLE[4])
X#define ROM_ComparatorIntEnable                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulComp))ROM_COMPARATORTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ComparatorIntDisable                                              \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulComp))ROM_COMPARATORTABLE[5])
X#define ROM_ComparatorIntDisable                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulComp))ROM_COMPARATORTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_ComparatorIntStatus                                               \
N        ((tBoolean (*)(unsigned long ulBase,                                  \
N                       unsigned long ulComp,                                  \
N                       tBoolean bMasked))ROM_COMPARATORTABLE[6])
X#define ROM_ComparatorIntStatus                                                       ((tBoolean (*)(unsigned long ulBase,                                                         unsigned long ulComp,                                                         tBoolean bMasked))ROM_COMPARATORTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the EPI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIIntStatus                                                      \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_EPITABLE[0])
X#define ROM_EPIIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_EPITABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIModeSet                                                        \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulMode))ROM_EPITABLE[1])
X#define ROM_EPIModeSet                                                                ((void (*)(unsigned long ulBase,                                                         unsigned long ulMode))ROM_EPITABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIDividerSet                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulDivider))ROM_EPITABLE[2])
X#define ROM_EPIDividerSet                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulDivider))ROM_EPITABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIConfigSDRAMSet                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulRefresh))ROM_EPITABLE[3])
X#define ROM_EPIConfigSDRAMSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig,                                                       unsigned long ulRefresh))ROM_EPITABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIConfigGPModeSet                                                \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulFrameCount,                                \
S                   unsigned long ulMaxWait))ROM_EPITABLE[4])
X#define ROM_EPIConfigGPModeSet                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig,                                                       unsigned long ulFrameCount,                                                   unsigned long ulMaxWait))ROM_EPITABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIConfigHB8Set                                                   \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulMaxWait))ROM_EPITABLE[5])
X#define ROM_EPIConfigHB8Set                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig,                                                       unsigned long ulMaxWait))ROM_EPITABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIConfigHB16Set                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulMaxWait))ROM_EPITABLE[6])
X#define ROM_EPIConfigHB16Set                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig,                                                       unsigned long ulMaxWait))ROM_EPITABLE[6])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIAddressMapSet                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulMap))ROM_EPITABLE[7])
X#define ROM_EPIAddressMapSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulMap))ROM_EPITABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadConfigure                                       \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulDataSize,                                  \
S                   unsigned long ulAddress))ROM_EPITABLE[8])
X#define ROM_EPINonBlockingReadConfigure                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulDataSize,                                                     unsigned long ulAddress))ROM_EPITABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadStart                                           \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulCount))ROM_EPITABLE[9])
X#define ROM_EPINonBlockingReadStart                                                   ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulCount))ROM_EPITABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadStop                                            \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel))ROM_EPITABLE[10])
X#define ROM_EPINonBlockingReadStop                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_EPITABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadCount                                           \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulChannel))ROM_EPITABLE[11])
X#define ROM_EPINonBlockingReadCount                                                   ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_EPITABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadAvail                                           \
S        ((unsigned long (*)(unsigned long ulBase))ROM_EPITABLE[12])
X#define ROM_EPINonBlockingReadAvail                                                   ((unsigned long (*)(unsigned long ulBase))ROM_EPITABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadGet32                                           \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulCount,                            \
S                            unsigned long *pulBuf))ROM_EPITABLE[13])
X#define ROM_EPINonBlockingReadGet32                                                   ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulCount,                                                        unsigned long *pulBuf))ROM_EPITABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadGet16                                           \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulCount,                            \
S                            unsigned short *pusBuf))ROM_EPITABLE[14])
X#define ROM_EPINonBlockingReadGet16                                                   ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulCount,                                                        unsigned short *pusBuf))ROM_EPITABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPINonBlockingReadGet8                                            \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulCount,                            \
S                            unsigned char *pucBuf))ROM_EPITABLE[15])
X#define ROM_EPINonBlockingReadGet8                                                    ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulCount,                                                        unsigned char *pucBuf))ROM_EPITABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIFIFOConfig                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig))ROM_EPITABLE[16])
X#define ROM_EPIFIFOConfig                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig))ROM_EPITABLE[16])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIWriteFIFOCountGet                                              \
S        ((unsigned long (*)(unsigned long ulBase))ROM_EPITABLE[17])
X#define ROM_EPIWriteFIFOCountGet                                                      ((unsigned long (*)(unsigned long ulBase))ROM_EPITABLE[17])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIIntEnable                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_EPITABLE[18])
X#define ROM_EPIIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_EPITABLE[18])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIIntDisable                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_EPITABLE[19])
X#define ROM_EPIIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_EPITABLE[19])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIIntErrorStatus                                                 \
S        ((unsigned long (*)(unsigned long ulBase))ROM_EPITABLE[20])
X#define ROM_EPIIntErrorStatus                                                         ((unsigned long (*)(unsigned long ulBase))ROM_EPITABLE[20])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_EPIIntErrorClear                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulErrFlags))ROM_EPITABLE[21])
X#define ROM_EPIIntErrorClear                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulErrFlags))ROM_EPITABLE[21])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Ethernet API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetIntClear                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_ETHERNETTABLE[0])
X#define ROM_EthernetIntClear                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_ETHERNETTABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetInitExpClk                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEthClk))ROM_ETHERNETTABLE[1])
X#define ROM_EthernetInitExpClk                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulEthClk))ROM_ETHERNETTABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetConfigSet                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulConfig))ROM_ETHERNETTABLE[2])
X#define ROM_EthernetConfigSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig))ROM_ETHERNETTABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetConfigGet                                                 \
N        ((unsigned long (*)(unsigned long ulBase))ROM_ETHERNETTABLE[3])
X#define ROM_EthernetConfigGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_ETHERNETTABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetMACAddrSet                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char *pucMACAddr))ROM_ETHERNETTABLE[4])
X#define ROM_EthernetMACAddrSet                                                        ((void (*)(unsigned long ulBase,                                                         unsigned char *pucMACAddr))ROM_ETHERNETTABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetMACAddrGet                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char *pucMACAddr))ROM_ETHERNETTABLE[5])
X#define ROM_EthernetMACAddrGet                                                        ((void (*)(unsigned long ulBase,                                                         unsigned char *pucMACAddr))ROM_ETHERNETTABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetEnable                                                    \
N        ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[6])
X#define ROM_EthernetEnable                                                            ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[6])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetDisable                                                   \
N        ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[7])
X#define ROM_EthernetDisable                                                           ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetPacketAvail                                               \
N        ((tBoolean (*)(unsigned long ulBase))ROM_ETHERNETTABLE[8])
X#define ROM_EthernetPacketAvail                                                       ((tBoolean (*)(unsigned long ulBase))ROM_ETHERNETTABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetSpaceAvail                                                \
N        ((tBoolean (*)(unsigned long ulBase))ROM_ETHERNETTABLE[9])
X#define ROM_EthernetSpaceAvail                                                        ((tBoolean (*)(unsigned long ulBase))ROM_ETHERNETTABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetPacketGetNonBlocking                                      \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned char *pucBuf,                                     \
N                   long lBufLen))ROM_ETHERNETTABLE[10])
X#define ROM_EthernetPacketGetNonBlocking                                              ((long (*)(unsigned long ulBase,                                                         unsigned char *pucBuf,                                                        long lBufLen))ROM_ETHERNETTABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetPacketGet                                                 \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned char *pucBuf,                                     \
N                   long lBufLen))ROM_ETHERNETTABLE[11])
X#define ROM_EthernetPacketGet                                                         ((long (*)(unsigned long ulBase,                                                         unsigned char *pucBuf,                                                        long lBufLen))ROM_ETHERNETTABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetPacketPutNonBlocking                                      \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned char *pucBuf,                                     \
N                   long lBufLen))ROM_ETHERNETTABLE[12])
X#define ROM_EthernetPacketPutNonBlocking                                              ((long (*)(unsigned long ulBase,                                                         unsigned char *pucBuf,                                                        long lBufLen))ROM_ETHERNETTABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetPacketPut                                                 \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned char *pucBuf,                                     \
N                   long lBufLen))ROM_ETHERNETTABLE[13])
X#define ROM_EthernetPacketPut                                                         ((long (*)(unsigned long ulBase,                                                         unsigned char *pucBuf,                                                        long lBufLen))ROM_ETHERNETTABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetIntEnable                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_ETHERNETTABLE[14])
X#define ROM_EthernetIntEnable                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_ETHERNETTABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetIntDisable                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_ETHERNETTABLE[15])
X#define ROM_EthernetIntDisable                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_ETHERNETTABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetIntStatus                                                 \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tBoolean bMasked))ROM_ETHERNETTABLE[16])
X#define ROM_EthernetIntStatus                                                         ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_ETHERNETTABLE[16])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetPHYWrite                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char ucRegAddr,                                   \
N                   unsigned long ulData))ROM_ETHERNETTABLE[17])
X#define ROM_EthernetPHYWrite                                                          ((void (*)(unsigned long ulBase,                                                         unsigned char ucRegAddr,                                                      unsigned long ulData))ROM_ETHERNETTABLE[17])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_EthernetPHYRead                                                   \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned char ucRegAddr))ROM_ETHERNETTABLE[18])
X#define ROM_EthernetPHYRead                                                           ((unsigned long (*)(unsigned long ulBase,                                                         unsigned char ucRegAddr))ROM_ETHERNETTABLE[18])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UpdateEthernet                                                    \
N        ((void (*)(unsigned long ulClock))ROM_ETHERNETTABLE[19])
X#define ROM_UpdateEthernet                                                            ((void (*)(unsigned long ulClock))ROM_ETHERNETTABLE[19])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L
S#define ROM_EthernetPHYAddrSet                                                \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned char ucAddr))ROM_ETHERNETTABLE[20])
X#define ROM_EthernetPHYAddrSet                                                        ((void (*)(unsigned long ulBase,                                                         unsigned char ucAddr))ROM_ETHERNETTABLE[20])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L
S#define ROM_EthernetPHYPowerOff                                               \
S        ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[21])
X#define ROM_EthernetPHYPowerOff                                                       ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L
S#define ROM_EthernetPHYPowerOn                                                \
S        ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[22])
X#define ROM_EthernetPHYPowerOn                                                        ((void (*)(unsigned long ulBase))ROM_ETHERNETTABLE[22])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Fan API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanIntClear                                                       \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulFlags))ROM_FANTABLE[0])
X#define ROM_FanIntClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulFlags))ROM_FANTABLE[0])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelConfigAuto                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulConfig))ROM_FANTABLE[1])
X#define ROM_FanChannelConfigAuto                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulConfig))ROM_FANTABLE[1])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelConfigManual                                            \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulConfig))ROM_FANTABLE[2])
X#define ROM_FanChannelConfigManual                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulConfig))ROM_FANTABLE[2])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelDisable                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel))ROM_FANTABLE[3])
X#define ROM_FanChannelDisable                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_FANTABLE[3])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelDutyGet                                                 \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulChannel))ROM_FANTABLE[4])
X#define ROM_FanChannelDutyGet                                                         ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_FANTABLE[4])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelDutySet                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulDuty))ROM_FANTABLE[5])
X#define ROM_FanChannelDutySet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulDuty))ROM_FANTABLE[5])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelEnable                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel))ROM_FANTABLE[6])
X#define ROM_FanChannelEnable                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_FANTABLE[6])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelRPMGet                                                  \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulChannel))ROM_FANTABLE[7])
X#define ROM_FanChannelRPMGet                                                          ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_FANTABLE[7])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelRPMSet                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulRPM))ROM_FANTABLE[8])
X#define ROM_FanChannelRPMSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulRPM))ROM_FANTABLE[8])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelStatus                                                  \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulChannel))ROM_FANTABLE[9])
X#define ROM_FanChannelStatus                                                          ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_FANTABLE[9])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanChannelsGet                                                    \
S        ((unsigned long (*)(unsigned long ulBase))ROM_FANTABLE[10])
X#define ROM_FanChannelsGet                                                            ((unsigned long (*)(unsigned long ulBase))ROM_FANTABLE[10])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanIntDisable                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulFlags))ROM_FANTABLE[11])
X#define ROM_FanIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulFlags))ROM_FANTABLE[11])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanIntEnable                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulFlags))ROM_FANTABLE[12])
X#define ROM_FanIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulFlags))ROM_FANTABLE[12])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FanIntStatus                                                      \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_FANTABLE[13])
X#define ROM_FanIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_FANTABLE[13])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Flash API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashProgram                                                      \
N        ((long (*)(unsigned long *pulData,                                    \
N                   unsigned long ulAddress,                                   \
N                   unsigned long ulCount))ROM_FLASHTABLE[0])
X#define ROM_FlashProgram                                                              ((long (*)(unsigned long *pulData,                                                       unsigned long ulAddress,                                                      unsigned long ulCount))ROM_FLASHTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashUsecGet                                                      \
N        ((unsigned long (*)(void))ROM_FLASHTABLE[1])
X#define ROM_FlashUsecGet                                                              ((unsigned long (*)(void))ROM_FLASHTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashUsecSet                                                      \
N        ((void (*)(unsigned long ulClocks))ROM_FLASHTABLE[2])
X#define ROM_FlashUsecSet                                                              ((void (*)(unsigned long ulClocks))ROM_FLASHTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashErase                                                        \
N        ((long (*)(unsigned long ulAddress))ROM_FLASHTABLE[3])
X#define ROM_FlashErase                                                                ((long (*)(unsigned long ulAddress))ROM_FLASHTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashProtectGet                                                   \
N        ((tFlashProtection (*)(unsigned long ulAddress))ROM_FLASHTABLE[4])
X#define ROM_FlashProtectGet                                                           ((tFlashProtection (*)(unsigned long ulAddress))ROM_FLASHTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashProtectSet                                                   \
N        ((long (*)(unsigned long ulAddress,                                   \
N                   tFlashProtection eProtect))ROM_FLASHTABLE[5])
X#define ROM_FlashProtectSet                                                           ((long (*)(unsigned long ulAddress,                                                      tFlashProtection eProtect))ROM_FLASHTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashProtectSave                                                  \
N        ((long (*)(void))ROM_FLASHTABLE[6])
X#define ROM_FlashProtectSave                                                          ((long (*)(void))ROM_FLASHTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashUserGet                                                      \
N        ((long (*)(unsigned long *pulUser0,                                   \
N                   unsigned long *pulUser1))ROM_FLASHTABLE[7])
X#define ROM_FlashUserGet                                                              ((long (*)(unsigned long *pulUser0,                                                      unsigned long *pulUser1))ROM_FLASHTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashUserSet                                                      \
N        ((long (*)(unsigned long ulUser0,                                     \
N                   unsigned long ulUser1))ROM_FLASHTABLE[8])
X#define ROM_FlashUserSet                                                              ((long (*)(unsigned long ulUser0,                                                        unsigned long ulUser1))ROM_FLASHTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashUserSave                                                     \
N        ((long (*)(void))ROM_FLASHTABLE[9])
X#define ROM_FlashUserSave                                                             ((long (*)(void))ROM_FLASHTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashIntEnable                                                    \
N        ((void (*)(unsigned long ulIntFlags))ROM_FLASHTABLE[10])
X#define ROM_FlashIntEnable                                                            ((void (*)(unsigned long ulIntFlags))ROM_FLASHTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashIntDisable                                                   \
N        ((void (*)(unsigned long ulIntFlags))ROM_FLASHTABLE[11])
X#define ROM_FlashIntDisable                                                           ((void (*)(unsigned long ulIntFlags))ROM_FLASHTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashIntStatus                                                    \
N        ((unsigned long (*)(tBoolean bMasked))ROM_FLASHTABLE[12])
X#define ROM_FlashIntStatus                                                            ((unsigned long (*)(tBoolean bMasked))ROM_FLASHTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_FlashIntClear                                                     \
N        ((void (*)(unsigned long ulIntFlags))ROM_FLASHTABLE[13])
X#define ROM_FlashIntClear                                                             ((void (*)(unsigned long ulIntFlags))ROM_FLASHTABLE[13])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the FPU API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPUEnable                                                         \
S        ((void (*)(void))ROM_FPUTABLE[0])
X#define ROM_FPUEnable                                                                 ((void (*)(void))ROM_FPUTABLE[0])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPUDisable                                                        \
S        ((void (*)(void))ROM_FPUTABLE[1])
X#define ROM_FPUDisable                                                                ((void (*)(void))ROM_FPUTABLE[1])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPUFlushToZeroModeSet                                             \
S        ((void (*)(unsigned long ulMode))ROM_FPUTABLE[2])
X#define ROM_FPUFlushToZeroModeSet                                                     ((void (*)(unsigned long ulMode))ROM_FPUTABLE[2])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPUHalfPrecisionModeSet                                           \
S        ((void (*)(unsigned long ulMode))ROM_FPUTABLE[3])
X#define ROM_FPUHalfPrecisionModeSet                                                   ((void (*)(unsigned long ulMode))ROM_FPUTABLE[3])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPULazyStackingEnable                                             \
S        ((void (*)(void))ROM_FPUTABLE[4])
X#define ROM_FPULazyStackingEnable                                                     ((void (*)(void))ROM_FPUTABLE[4])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPUNaNModeSet                                                     \
S        ((void (*)(unsigned long ulMode))ROM_FPUTABLE[5])
X#define ROM_FPUNaNModeSet                                                             ((void (*)(unsigned long ulMode))ROM_FPUTABLE[5])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPURoundingModeSet                                                \
S        ((void (*)(unsigned long ulMode))ROM_FPUTABLE[6])
X#define ROM_FPURoundingModeSet                                                        ((void (*)(unsigned long ulMode))ROM_FPUTABLE[6])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPUStackingDisable                                                \
S        ((void (*)(void))ROM_FPUTABLE[7])
X#define ROM_FPUStackingDisable                                                        ((void (*)(void))ROM_FPUTABLE[7])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_FPUStackingEnable                                                 \
S        ((void (*)(void))ROM_FPUTABLE[8])
X#define ROM_FPUStackingEnable                                                         ((void (*)(void))ROM_FPUTABLE[8])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the GPIO API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinWrite                                                      \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins,                                      \
N                   unsigned char ucVal))ROM_GPIOTABLE[0])
X#define ROM_GPIOPinWrite                                                              ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins,                                                         unsigned char ucVal))ROM_GPIOTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIODirModeSet                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins,                                      \
N                   unsigned long ulPinIO))ROM_GPIOTABLE[1])
X#define ROM_GPIODirModeSet                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins,                                                         unsigned long ulPinIO))ROM_GPIOTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIODirModeGet                                                    \
N        ((unsigned long (*)(unsigned long ulPort,                             \
N                            unsigned char ucPin))ROM_GPIOTABLE[2])
X#define ROM_GPIODirModeGet                                                            ((unsigned long (*)(unsigned long ulPort,                                                         unsigned char ucPin))ROM_GPIOTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOIntTypeSet                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins,                                      \
N                   unsigned long ulIntType))ROM_GPIOTABLE[3])
X#define ROM_GPIOIntTypeSet                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins,                                                         unsigned long ulIntType))ROM_GPIOTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOIntTypeGet                                                    \
N        ((unsigned long (*)(unsigned long ulPort,                             \
N                            unsigned char ucPin))ROM_GPIOTABLE[4])
X#define ROM_GPIOIntTypeGet                                                            ((unsigned long (*)(unsigned long ulPort,                                                         unsigned char ucPin))ROM_GPIOTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPadConfigSet                                                  \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins,                                      \
N                   unsigned long ulStrength,                                  \
N                   unsigned long ulPadType))ROM_GPIOTABLE[5])
X#define ROM_GPIOPadConfigSet                                                          ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins,                                                         unsigned long ulStrength,                                                     unsigned long ulPadType))ROM_GPIOTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPadConfigGet                                                  \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPin,                                       \
N                   unsigned long *pulStrength,                                \
N                   unsigned long *pulPadType))ROM_GPIOTABLE[6])
X#define ROM_GPIOPadConfigGet                                                          ((void (*)(unsigned long ulPort,                                                         unsigned char ucPin,                                                          unsigned long *pulStrength,                                                   unsigned long *pulPadType))ROM_GPIOTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinIntEnable                                                  \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[7])
X#define ROM_GPIOPinIntEnable                                                          ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinIntDisable                                                 \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[8])
X#define ROM_GPIOPinIntDisable                                                         ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinIntStatus                                                  \
N        ((long (*)(unsigned long ulPort,                                      \
N                   tBoolean bMasked))ROM_GPIOTABLE[9])
X#define ROM_GPIOPinIntStatus                                                          ((long (*)(unsigned long ulPort,                                                         tBoolean bMasked))ROM_GPIOTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinIntClear                                                   \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[10])
X#define ROM_GPIOPinIntClear                                                           ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinRead                                                       \
N        ((long (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[11])
X#define ROM_GPIOPinRead                                                               ((long (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeCAN                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[12])
X#define ROM_GPIOPinTypeCAN                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeComparator                                             \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[13])
X#define ROM_GPIOPinTypeComparator                                                     ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeGPIOInput                                              \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[14])
X#define ROM_GPIOPinTypeGPIOInput                                                      ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[14])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeGPIOOutput                                             \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[15])
X#define ROM_GPIOPinTypeGPIOOutput                                                     ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[15])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeI2C                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[16])
X#define ROM_GPIOPinTypeI2C                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[16])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypePWM                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[17])
X#define ROM_GPIOPinTypePWM                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[17])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeQEI                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[18])
X#define ROM_GPIOPinTypeQEI                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[18])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeSSI                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[19])
X#define ROM_GPIOPinTypeSSI                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[19])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeTimer                                                  \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[20])
X#define ROM_GPIOPinTypeTimer                                                          ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[20])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeUART                                                   \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[21])
X#define ROM_GPIOPinTypeUART                                                           ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[21])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeGPIOOutputOD                                           \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[22])
X#define ROM_GPIOPinTypeGPIOOutputOD                                                   ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[22])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeADC                                                    \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[23])
X#define ROM_GPIOPinTypeADC                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[23])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_GPIOPinTypeUSBDigital                                             \
N        ((void (*)(unsigned long ulPort,                                      \
N                   unsigned char ucPins))ROM_GPIOTABLE[24])
X#define ROM_GPIOPinTypeUSBDigital                                                     ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[24])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_GPIOPinTypeI2S                                                    \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[25])
X#define ROM_GPIOPinTypeI2S                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[25])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_GPIOPinConfigure                                                  \
S        ((void (*)(unsigned long ulPinConfig))ROM_GPIOTABLE[26])
X#define ROM_GPIOPinConfigure                                                          ((void (*)(unsigned long ulPinConfig))ROM_GPIOTABLE[26])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_GPIOPinTypeEthernetLED                                            \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[27])
X#define ROM_GPIOPinTypeEthernetLED                                                    ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[27])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_GPIOPinTypeUSBAnalog                                              \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[28])
X#define ROM_GPIOPinTypeUSBAnalog                                                      ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[28])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L
S#define ROM_GPIOPinTypeEPI                                                    \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[29])
X#define ROM_GPIOPinTypeEPI                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[29])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L
S#define ROM_GPIOPinTypeEthernetMII                                            \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[30])
X#define ROM_GPIOPinTypeEthernetMII                                                    ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[30])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIODMATriggerEnable                                              \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[31])
X#define ROM_GPIODMATriggerEnable                                                      ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[31])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIODMATriggerDisable                                             \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[32])
X#define ROM_GPIODMATriggerDisable                                                     ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[32])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIOADCTriggerEnable                                              \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[33])
X#define ROM_GPIOADCTriggerEnable                                                      ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[33])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIOADCTriggerDisable                                             \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[34])
X#define ROM_GPIOADCTriggerDisable                                                     ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[34])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIOPinTypeFan                                                    \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[35])
X#define ROM_GPIOPinTypeFan                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[35])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIOPinTypeLPC                                                    \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[36])
X#define ROM_GPIOPinTypeLPC                                                            ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[36])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIOPinTypePECIRx                                                 \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[37])
X#define ROM_GPIOPinTypePECIRx                                                         ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[37])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_GPIOPinTypePECITx                                                 \
S        ((void (*)(unsigned long ulPort,                                      \
S                   unsigned char ucPins))ROM_GPIOTABLE[38])
X#define ROM_GPIOPinTypePECITx                                                         ((void (*)(unsigned long ulPort,                                                         unsigned char ucPins))ROM_GPIOTABLE[38])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Hibernate API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateIntClear                                                 \
N        ((void (*)(unsigned long ulIntFlags))ROM_HIBERNATETABLE[0])
X#define ROM_HibernateIntClear                                                         ((void (*)(unsigned long ulIntFlags))ROM_HIBERNATETABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateEnableExpClk                                             \
N        ((void (*)(unsigned long ulHibClk))ROM_HIBERNATETABLE[1])
X#define ROM_HibernateEnableExpClk                                                     ((void (*)(unsigned long ulHibClk))ROM_HIBERNATETABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateDisable                                                  \
N        ((void (*)(void))ROM_HIBERNATETABLE[2])
X#define ROM_HibernateDisable                                                          ((void (*)(void))ROM_HIBERNATETABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateClockSelect                                              \
N        ((void (*)(unsigned long ulClockInput))ROM_HIBERNATETABLE[3])
X#define ROM_HibernateClockSelect                                                      ((void (*)(unsigned long ulClockInput))ROM_HIBERNATETABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCEnable                                                \
N        ((void (*)(void))ROM_HIBERNATETABLE[4])
X#define ROM_HibernateRTCEnable                                                        ((void (*)(void))ROM_HIBERNATETABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCDisable                                               \
N        ((void (*)(void))ROM_HIBERNATETABLE[5])
X#define ROM_HibernateRTCDisable                                                       ((void (*)(void))ROM_HIBERNATETABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateWakeSet                                                  \
N        ((void (*)(unsigned long ulWakeFlags))ROM_HIBERNATETABLE[6])
X#define ROM_HibernateWakeSet                                                          ((void (*)(unsigned long ulWakeFlags))ROM_HIBERNATETABLE[6])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateWakeGet                                                  \
N        ((unsigned long (*)(void))ROM_HIBERNATETABLE[7])
X#define ROM_HibernateWakeGet                                                          ((unsigned long (*)(void))ROM_HIBERNATETABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateLowBatSet                                                \
N        ((void (*)(unsigned long ulLowBatFlags))ROM_HIBERNATETABLE[8])
X#define ROM_HibernateLowBatSet                                                        ((void (*)(unsigned long ulLowBatFlags))ROM_HIBERNATETABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateLowBatGet                                                \
N        ((unsigned long (*)(void))ROM_HIBERNATETABLE[9])
X#define ROM_HibernateLowBatGet                                                        ((unsigned long (*)(void))ROM_HIBERNATETABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCSet                                                   \
N        ((void (*)(unsigned long ulRTCValue))ROM_HIBERNATETABLE[10])
X#define ROM_HibernateRTCSet                                                           ((void (*)(unsigned long ulRTCValue))ROM_HIBERNATETABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCGet                                                   \
N        ((unsigned long (*)(void))ROM_HIBERNATETABLE[11])
X#define ROM_HibernateRTCGet                                                           ((unsigned long (*)(void))ROM_HIBERNATETABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCMatch0Set                                             \
N        ((void (*)(unsigned long ulMatch))ROM_HIBERNATETABLE[12])
X#define ROM_HibernateRTCMatch0Set                                                     ((void (*)(unsigned long ulMatch))ROM_HIBERNATETABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCMatch0Get                                             \
N        ((unsigned long (*)(void))ROM_HIBERNATETABLE[13])
X#define ROM_HibernateRTCMatch0Get                                                     ((unsigned long (*)(void))ROM_HIBERNATETABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCMatch1Set                                             \
N        ((void (*)(unsigned long ulMatch))ROM_HIBERNATETABLE[14])
X#define ROM_HibernateRTCMatch1Set                                                     ((void (*)(unsigned long ulMatch))ROM_HIBERNATETABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCMatch1Get                                             \
N        ((unsigned long (*)(void))ROM_HIBERNATETABLE[15])
X#define ROM_HibernateRTCMatch1Get                                                     ((unsigned long (*)(void))ROM_HIBERNATETABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCTrimSet                                               \
N        ((void (*)(unsigned long ulTrim))ROM_HIBERNATETABLE[16])
X#define ROM_HibernateRTCTrimSet                                                       ((void (*)(unsigned long ulTrim))ROM_HIBERNATETABLE[16])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRTCTrimGet                                               \
N        ((unsigned long (*)(void))ROM_HIBERNATETABLE[17])
X#define ROM_HibernateRTCTrimGet                                                       ((unsigned long (*)(void))ROM_HIBERNATETABLE[17])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateDataSet                                                  \
N        ((void (*)(unsigned long *pulData,                                    \
N                   unsigned long ulCount))ROM_HIBERNATETABLE[18])
X#define ROM_HibernateDataSet                                                          ((void (*)(unsigned long *pulData,                                                       unsigned long ulCount))ROM_HIBERNATETABLE[18])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateDataGet                                                  \
N        ((void (*)(unsigned long *pulData,                                    \
N                   unsigned long ulCount))ROM_HIBERNATETABLE[19])
X#define ROM_HibernateDataGet                                                          ((void (*)(unsigned long *pulData,                                                       unsigned long ulCount))ROM_HIBERNATETABLE[19])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateRequest                                                  \
N        ((void (*)(void))ROM_HIBERNATETABLE[20])
X#define ROM_HibernateRequest                                                          ((void (*)(void))ROM_HIBERNATETABLE[20])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateIntEnable                                                \
N        ((void (*)(unsigned long ulIntFlags))ROM_HIBERNATETABLE[21])
X#define ROM_HibernateIntEnable                                                        ((void (*)(unsigned long ulIntFlags))ROM_HIBERNATETABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateIntDisable                                               \
N        ((void (*)(unsigned long ulIntFlags))ROM_HIBERNATETABLE[22])
X#define ROM_HibernateIntDisable                                                       ((void (*)(unsigned long ulIntFlags))ROM_HIBERNATETABLE[22])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateIntStatus                                                \
N        ((unsigned long (*)(tBoolean bMasked))ROM_HIBERNATETABLE[23])
X#define ROM_HibernateIntStatus                                                        ((unsigned long (*)(tBoolean bMasked))ROM_HIBERNATETABLE[23])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_HibernateIsActive                                                 \
N        ((unsigned long (*)(void))ROM_HIBERNATETABLE[24])
X#define ROM_HibernateIsActive                                                         ((unsigned long (*)(void))ROM_HIBERNATETABLE[24])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_HibernateRTCSSMatch0Set                                           \
S        ((void (*)(unsigned long ulMatch))ROM_HIBERNATETABLE[25])
X#define ROM_HibernateRTCSSMatch0Set                                                   ((void (*)(unsigned long ulMatch))ROM_HIBERNATETABLE[25])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_HibernateRTCSSMatch0Get                                           \
S        ((unsigned long (*)(void))ROM_HIBERNATETABLE[26])
X#define ROM_HibernateRTCSSMatch0Get                                                   ((unsigned long (*)(void))ROM_HIBERNATETABLE[26])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_HibernateRTCSSGet                                                 \
S        ((unsigned long (*)(void))ROM_HIBERNATETABLE[27])
X#define ROM_HibernateRTCSSGet                                                         ((unsigned long (*)(void))ROM_HIBERNATETABLE[27])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_HibernateClockConfig                                              \
S        ((void (*)(unsigned long ulConfig))ROM_HIBERNATETABLE[28])
X#define ROM_HibernateClockConfig                                                      ((void (*)(unsigned long ulConfig))ROM_HIBERNATETABLE[28])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_HibernateBatCheckStart                                            \
S        ((void (*)(void))ROM_HIBERNATETABLE[29])
X#define ROM_HibernateBatCheckStart                                                    ((void (*)(void))ROM_HIBERNATETABLE[29])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_HibernateBatCheckDone                                             \
S        ((unsigned long (*)(void))ROM_HIBERNATETABLE[30])
X#define ROM_HibernateBatCheckDone                                                     ((unsigned long (*)(void))ROM_HIBERNATETABLE[30])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the I2C API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterDataPut                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char ucData))ROM_I2CTABLE[0])
X#define ROM_I2CMasterDataPut                                                          ((void (*)(unsigned long ulBase,                                                         unsigned char ucData))ROM_I2CTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterInitExpClk                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulI2CClk,                                    \
N                   tBoolean bFast))ROM_I2CTABLE[1])
X#define ROM_I2CMasterInitExpClk                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulI2CClk,                                                       tBoolean bFast))ROM_I2CTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveInit                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char ucSlaveAddr))ROM_I2CTABLE[2])
X#define ROM_I2CSlaveInit                                                              ((void (*)(unsigned long ulBase,                                                         unsigned char ucSlaveAddr))ROM_I2CTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterEnable                                                   \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[3])
X#define ROM_I2CMasterEnable                                                           ((void (*)(unsigned long ulBase))ROM_I2CTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveEnable                                                    \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[4])
X#define ROM_I2CSlaveEnable                                                            ((void (*)(unsigned long ulBase))ROM_I2CTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterDisable                                                  \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[5])
X#define ROM_I2CMasterDisable                                                          ((void (*)(unsigned long ulBase))ROM_I2CTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveDisable                                                   \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[6])
X#define ROM_I2CSlaveDisable                                                           ((void (*)(unsigned long ulBase))ROM_I2CTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterIntEnable                                                \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[7])
X#define ROM_I2CMasterIntEnable                                                        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveIntEnable                                                 \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[8])
X#define ROM_I2CSlaveIntEnable                                                         ((void (*)(unsigned long ulBase))ROM_I2CTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterIntDisable                                               \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[9])
X#define ROM_I2CMasterIntDisable                                                       ((void (*)(unsigned long ulBase))ROM_I2CTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveIntDisable                                                \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[10])
X#define ROM_I2CSlaveIntDisable                                                        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterIntStatus                                                \
N        ((tBoolean (*)(unsigned long ulBase,                                  \
N                       tBoolean bMasked))ROM_I2CTABLE[11])
X#define ROM_I2CMasterIntStatus                                                        ((tBoolean (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_I2CTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveIntStatus                                                 \
N        ((tBoolean (*)(unsigned long ulBase,                                  \
N                       tBoolean bMasked))ROM_I2CTABLE[12])
X#define ROM_I2CSlaveIntStatus                                                         ((tBoolean (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_I2CTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterIntClear                                                 \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[13])
X#define ROM_I2CMasterIntClear                                                         ((void (*)(unsigned long ulBase))ROM_I2CTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveIntClear                                                  \
N        ((void (*)(unsigned long ulBase))ROM_I2CTABLE[14])
X#define ROM_I2CSlaveIntClear                                                          ((void (*)(unsigned long ulBase))ROM_I2CTABLE[14])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterSlaveAddrSet                                             \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char ucSlaveAddr,                                 \
N                   tBoolean bReceive))ROM_I2CTABLE[15])
X#define ROM_I2CMasterSlaveAddrSet                                                     ((void (*)(unsigned long ulBase,                                                         unsigned char ucSlaveAddr,                                                    tBoolean bReceive))ROM_I2CTABLE[15])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterBusy                                                     \
N        ((tBoolean (*)(unsigned long ulBase))ROM_I2CTABLE[16])
X#define ROM_I2CMasterBusy                                                             ((tBoolean (*)(unsigned long ulBase))ROM_I2CTABLE[16])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterBusBusy                                                  \
N        ((tBoolean (*)(unsigned long ulBase))ROM_I2CTABLE[17])
X#define ROM_I2CMasterBusBusy                                                          ((tBoolean (*)(unsigned long ulBase))ROM_I2CTABLE[17])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterControl                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulCmd))ROM_I2CTABLE[18])
X#define ROM_I2CMasterControl                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulCmd))ROM_I2CTABLE[18])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterErr                                                      \
N        ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[19])
X#define ROM_I2CMasterErr                                                              ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[19])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CMasterDataGet                                                  \
N        ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[20])
X#define ROM_I2CMasterDataGet                                                          ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[20])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveStatus                                                    \
N        ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[21])
X#define ROM_I2CSlaveStatus                                                            ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[21])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveDataPut                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char ucData))ROM_I2CTABLE[22])
X#define ROM_I2CSlaveDataPut                                                           ((void (*)(unsigned long ulBase,                                                         unsigned char ucData))ROM_I2CTABLE[22])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_I2CSlaveDataGet                                                   \
N        ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[23])
X#define ROM_I2CSlaveDataGet                                                           ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[23])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UpdateI2C                                                         \
N        ((void (*)(void))ROM_I2CTABLE[24])
X#define ROM_UpdateI2C                                                                 ((void (*)(void))ROM_I2CTABLE[24])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_I2CSlaveIntEnableEx                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2CTABLE[25])
X#define ROM_I2CSlaveIntEnableEx                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2CTABLE[25])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_I2CSlaveIntDisableEx                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2CTABLE[26])
X#define ROM_I2CSlaveIntDisableEx                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2CTABLE[26])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_I2CSlaveIntStatusEx                                               \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_I2CTABLE[27])
X#define ROM_I2CSlaveIntStatusEx                                                       ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_I2CTABLE[27])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_I2CSlaveIntClearEx                                                \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2CTABLE[28])
X#define ROM_I2CSlaveIntClearEx                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2CTABLE[28])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CMasterIntEnableEx                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2CTABLE[29])
X#define ROM_I2CMasterIntEnableEx                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2CTABLE[29])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CMasterIntDisableEx                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2CTABLE[30])
X#define ROM_I2CMasterIntDisableEx                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2CTABLE[30])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CMasterIntStatusEx                                              \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_I2CTABLE[31])
X#define ROM_I2CMasterIntStatusEx                                                      ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_I2CTABLE[31])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CMasterIntClearEx                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2CTABLE[32])
X#define ROM_I2CMasterIntClearEx                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2CTABLE[32])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CMasterTimeoutSet                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulValue))ROM_I2CTABLE[33])
X#define ROM_I2CMasterTimeoutSet                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulValue))ROM_I2CTABLE[33])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CSlaveACKOverride                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   tBoolean bEnable))ROM_I2CTABLE[34])
X#define ROM_I2CSlaveACKOverride                                                       ((void (*)(unsigned long ulBase,                                                         tBoolean bEnable))ROM_I2CTABLE[34])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CSlaveACKValueSet                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   tBoolean bACK))ROM_I2CTABLE[35])
X#define ROM_I2CSlaveACKValueSet                                                       ((void (*)(unsigned long ulBase,                                                         tBoolean bACK))ROM_I2CTABLE[35])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CSlaveAddressSet                                                \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned char ucAddrNum,                                   \
S                   unsigned char ucSlaveAddr))ROM_I2CTABLE[37])
X#define ROM_I2CSlaveAddressSet                                                        ((void (*)(unsigned long ulBase,                                                         unsigned char ucAddrNum,                                                      unsigned char ucSlaveAddr))ROM_I2CTABLE[37])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_I2CMasterLineStateGet                                             \
S        ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[38])
X#define ROM_I2CMasterLineStateGet                                                     ((unsigned long (*)(unsigned long ulBase))ROM_I2CTABLE[38])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the I2S API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SIntStatus                                                      \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_I2STABLE[0])
X#define ROM_I2SIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_I2STABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxEnable                                                       \
S        ((void (*)(unsigned long ulBase))ROM_I2STABLE[1])
X#define ROM_I2STxEnable                                                               ((void (*)(unsigned long ulBase))ROM_I2STABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxDisable                                                      \
S        ((void (*)(unsigned long ulBase))ROM_I2STABLE[2])
X#define ROM_I2STxDisable                                                              ((void (*)(unsigned long ulBase))ROM_I2STABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxDataPut                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulData))ROM_I2STABLE[3])
X#define ROM_I2STxDataPut                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulData))ROM_I2STABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxDataPutNonBlocking                                           \
S        ((long (*)(unsigned long ulBase,                                      \
S                   unsigned long ulData))ROM_I2STABLE[4])
X#define ROM_I2STxDataPutNonBlocking                                                   ((long (*)(unsigned long ulBase,                                                         unsigned long ulData))ROM_I2STABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxConfigSet                                                    \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig))ROM_I2STABLE[5])
X#define ROM_I2STxConfigSet                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig))ROM_I2STABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxFIFOLimitSet                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulLevel))ROM_I2STABLE[6])
X#define ROM_I2STxFIFOLimitSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulLevel))ROM_I2STABLE[6])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxFIFOLimitGet                                                 \
S        ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[7])
X#define ROM_I2STxFIFOLimitGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxFIFOLevelGet                                                 \
S        ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[8])
X#define ROM_I2STxFIFOLevelGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxEnable                                                       \
S        ((void (*)(unsigned long ulBase))ROM_I2STABLE[9])
X#define ROM_I2SRxEnable                                                               ((void (*)(unsigned long ulBase))ROM_I2STABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxDisable                                                      \
S        ((void (*)(unsigned long ulBase))ROM_I2STABLE[10])
X#define ROM_I2SRxDisable                                                              ((void (*)(unsigned long ulBase))ROM_I2STABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxDataGet                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long *pulData))ROM_I2STABLE[11])
X#define ROM_I2SRxDataGet                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long *pulData))ROM_I2STABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxDataGetNonBlocking                                           \
S        ((long (*)(unsigned long ulBase,                                      \
S                   unsigned long *pulData))ROM_I2STABLE[12])
X#define ROM_I2SRxDataGetNonBlocking                                                   ((long (*)(unsigned long ulBase,                                                         unsigned long *pulData))ROM_I2STABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxConfigSet                                                    \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig))ROM_I2STABLE[13])
X#define ROM_I2SRxConfigSet                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig))ROM_I2STABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxFIFOLimitSet                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulLevel))ROM_I2STABLE[14])
X#define ROM_I2SRxFIFOLimitSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulLevel))ROM_I2STABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxFIFOLimitGet                                                 \
S        ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[15])
X#define ROM_I2SRxFIFOLimitGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SRxFIFOLevelGet                                                 \
S        ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[16])
X#define ROM_I2SRxFIFOLevelGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_I2STABLE[16])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxRxEnable                                                     \
S        ((void (*)(unsigned long ulBase))ROM_I2STABLE[17])
X#define ROM_I2STxRxEnable                                                             ((void (*)(unsigned long ulBase))ROM_I2STABLE[17])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxRxDisable                                                    \
S        ((void (*)(unsigned long ulBase))ROM_I2STABLE[18])
X#define ROM_I2STxRxDisable                                                            ((void (*)(unsigned long ulBase))ROM_I2STABLE[18])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2STxRxConfigSet                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig))ROM_I2STABLE[19])
X#define ROM_I2STxRxConfigSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig))ROM_I2STABLE[19])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SMasterClockSelect                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulMClock))ROM_I2STABLE[20])
X#define ROM_I2SMasterClockSelect                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulMClock))ROM_I2STABLE[20])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SIntEnable                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2STABLE[21])
X#define ROM_I2SIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2STABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SIntDisable                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2STABLE[22])
X#define ROM_I2SIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2STABLE[22])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_I2SIntClear                                                       \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_I2STABLE[23])
X#define ROM_I2SIntClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_I2STABLE[23])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Interrupt API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntEnable                                                         \
N        ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[0])
X#define ROM_IntEnable                                                                 ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntMasterEnable                                                   \
N        ((tBoolean (*)(void))ROM_INTERRUPTTABLE[1])
X#define ROM_IntMasterEnable                                                           ((tBoolean (*)(void))ROM_INTERRUPTTABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntMasterDisable                                                  \
N        ((tBoolean (*)(void))ROM_INTERRUPTTABLE[2])
X#define ROM_IntMasterDisable                                                          ((tBoolean (*)(void))ROM_INTERRUPTTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntDisable                                                        \
N        ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[3])
X#define ROM_IntDisable                                                                ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntPriorityGroupingSet                                            \
N        ((void (*)(unsigned long ulBits))ROM_INTERRUPTTABLE[4])
X#define ROM_IntPriorityGroupingSet                                                    ((void (*)(unsigned long ulBits))ROM_INTERRUPTTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntPriorityGroupingGet                                            \
N        ((unsigned long (*)(void))ROM_INTERRUPTTABLE[5])
X#define ROM_IntPriorityGroupingGet                                                    ((unsigned long (*)(void))ROM_INTERRUPTTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntPrioritySet                                                    \
N        ((void (*)(unsigned long ulInterrupt,                                 \
N                   unsigned char ucPriority))ROM_INTERRUPTTABLE[6])
X#define ROM_IntPrioritySet                                                            ((void (*)(unsigned long ulInterrupt,                                                    unsigned char ucPriority))ROM_INTERRUPTTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_IntPriorityGet                                                    \
N        ((long (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[7])
X#define ROM_IntPriorityGet                                                            ((long (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_IntPendSet                                                        \
S        ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[8])
X#define ROM_IntPendSet                                                                ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_IntPendClear                                                      \
S        ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[9])
X#define ROM_IntPendClear                                                              ((void (*)(unsigned long ulInterrupt))ROM_INTERRUPTTABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_IntPriorityMaskSet                                                \
S        ((void (*)(unsigned long ulPriorityMask))ROM_INTERRUPTTABLE[10])
X#define ROM_IntPriorityMaskSet                                                        ((void (*)(unsigned long ulPriorityMask))ROM_INTERRUPTTABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_IntPriorityMaskGet                                                \
S        ((unsigned long (*)(void))ROM_INTERRUPTTABLE[11])
X#define ROM_IntPriorityMaskGet                                                        ((unsigned long (*)(void))ROM_INTERRUPTTABLE[11])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the LPC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIntClear                                                       \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_LPCTABLE[0])
X#define ROM_LPCIntClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_LPCTABLE[0])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCByteRead                                                       \
S        ((unsigned char (*)(unsigned long ulBase,                             \
S                            unsigned long ulOffset))ROM_LPCTABLE[1])
X#define ROM_LPCByteRead                                                               ((unsigned char (*)(unsigned long ulBase,                                                         unsigned long ulOffset))ROM_LPCTABLE[1])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCByteWrite                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulOffset,                                    \
S                   unsigned char ucData))ROM_LPCTABLE[2])
X#define ROM_LPCByteWrite                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulOffset,                                                       unsigned char ucData))ROM_LPCTABLE[2])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelConfigCOMxSet                                           \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulAddress,                                   \
S                   unsigned long ulOffset,                                    \
S                   unsigned long ulCOMxMode))ROM_LPCTABLE[3])
X#define ROM_LPCChannelConfigCOMxSet                                                   ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulConfig,                                                       unsigned long ulAddress,                                                      unsigned long ulOffset,                                                       unsigned long ulCOMxMode))ROM_LPCTABLE[3])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelConfigGet                                               \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulChannel,                          \
S                            unsigned long *pulAddress,                        \
S                            unsigned long *pulOffset,                         \
S                            unsigned long *pulCOMxMode))ROM_LPCTABLE[4])
X#define ROM_LPCChannelConfigGet                                                       ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long *pulAddress,                                                    unsigned long *pulOffset,                                                     unsigned long *pulCOMxMode))ROM_LPCTABLE[4])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelConfigEPSet                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulAddress,                                   \
S                   unsigned long ulOffset))ROM_LPCTABLE[5])
X#define ROM_LPCChannelConfigEPSet                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulConfig,                                                       unsigned long ulAddress,                                                      unsigned long ulOffset))ROM_LPCTABLE[5])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelConfigMBSet                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulAddress,                                   \
S                   unsigned long ulOffset))ROM_LPCTABLE[6])
X#define ROM_LPCChannelConfigMBSet                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulConfig,                                                       unsigned long ulAddress,                                                      unsigned long ulOffset))ROM_LPCTABLE[6])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelDMAConfigGet                                            \
S        ((unsigned long (*)(unsigned long ulBase))ROM_LPCTABLE[7])
X#define ROM_LPCChannelDMAConfigGet                                                    ((unsigned long (*)(unsigned long ulBase))ROM_LPCTABLE[7])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelDMAConfigSet                                            \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig,                                    \
S                   unsigned long ulMask))ROM_LPCTABLE[8])
X#define ROM_LPCChannelDMAConfigSet                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig,                                                       unsigned long ulMask))ROM_LPCTABLE[8])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelDisable                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel))ROM_LPCTABLE[9])
X#define ROM_LPCChannelDisable                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_LPCTABLE[9])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelEnable                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel))ROM_LPCTABLE[10])
X#define ROM_LPCChannelEnable                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_LPCTABLE[10])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelStatusClear                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulStatus))ROM_LPCTABLE[11])
X#define ROM_LPCChannelStatusClear                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulStatus))ROM_LPCTABLE[11])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelStatusGet                                               \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulChannel))ROM_LPCTABLE[12])
X#define ROM_LPCChannelStatusGet                                                       ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_LPCTABLE[12])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelStatusSet                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulChannel,                                   \
S                   unsigned long ulStatus))ROM_LPCTABLE[13])
X#define ROM_LPCChannelStatusSet                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulChannel,                                                      unsigned long ulStatus))ROM_LPCTABLE[13])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCCOMxIntClear                                                   \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_LPCTABLE[14])
X#define ROM_LPCCOMxIntClear                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_LPCTABLE[14])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCCOMxIntDisable                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_LPCTABLE[15])
X#define ROM_LPCCOMxIntDisable                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_LPCTABLE[15])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCCOMxIntEnable                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_LPCTABLE[16])
X#define ROM_LPCCOMxIntEnable                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_LPCTABLE[16])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCCOMxIntStatus                                                  \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_LPCTABLE[17])
X#define ROM_LPCCOMxIntStatus                                                          ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_LPCTABLE[17])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCConfigGet                                                      \
S        ((unsigned long (*)(unsigned long ulBase))ROM_LPCTABLE[18])
X#define ROM_LPCConfigGet                                                              ((unsigned long (*)(unsigned long ulBase))ROM_LPCTABLE[18])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCConfigSet                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulConfig))ROM_LPCTABLE[19])
X#define ROM_LPCConfigSet                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig))ROM_LPCTABLE[19])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCHalfWordRead                                                   \
S        ((unsigned short (*)(unsigned long ulBase,                            \
S                             unsigned long ulOffset))ROM_LPCTABLE[20])
X#define ROM_LPCHalfWordRead                                                           ((unsigned short (*)(unsigned long ulBase,                                                         unsigned long ulOffset))ROM_LPCTABLE[20])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCHalfWordWrite                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulOffset,                                    \
S                   unsigned short usData))ROM_LPCTABLE[21])
X#define ROM_LPCHalfWordWrite                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulOffset,                                                       unsigned short usData))ROM_LPCTABLE[21])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIRQClear                                                       \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIRQ))ROM_LPCTABLE[22])
X#define ROM_LPCIRQClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulIRQ))ROM_LPCTABLE[22])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIRQConfig                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   tBoolean bIRQPulse,                                        \
S                   tBoolean bIRQOnChange))ROM_LPCTABLE[23])
X#define ROM_LPCIRQConfig                                                              ((void (*)(unsigned long ulBase,                                                         tBoolean bIRQPulse,                                                           tBoolean bIRQOnChange))ROM_LPCTABLE[23])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIRQGet                                                         \
S        ((unsigned long (*)(unsigned long ulBase))ROM_LPCTABLE[24])
X#define ROM_LPCIRQGet                                                                 ((unsigned long (*)(unsigned long ulBase))ROM_LPCTABLE[24])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIRQSend                                                        \
S        ((void (*)(unsigned long ulBase))ROM_LPCTABLE[25])
X#define ROM_LPCIRQSend                                                                ((void (*)(unsigned long ulBase))ROM_LPCTABLE[25])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIRQSet                                                         \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIRQ))ROM_LPCTABLE[26])
X#define ROM_LPCIRQSet                                                                 ((void (*)(unsigned long ulBase,                                                         unsigned long ulIRQ))ROM_LPCTABLE[26])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIntDisable                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_LPCTABLE[27])
X#define ROM_LPCIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_LPCTABLE[27])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIntEnable                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_LPCTABLE[28])
X#define ROM_LPCIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_LPCTABLE[28])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCIntStatus                                                      \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_LPCTABLE[29])
X#define ROM_LPCIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_LPCTABLE[29])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCSCIAssert                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulCount))ROM_LPCTABLE[30])
X#define ROM_LPCSCIAssert                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulCount))ROM_LPCTABLE[30])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCStatusGet                                                      \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long *pulCount,                          \
S                            unsigned long *pulPoolSize))ROM_LPCTABLE[31])
X#define ROM_LPCStatusGet                                                              ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long *pulCount,                                                      unsigned long *pulPoolSize))ROM_LPCTABLE[31])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCWordRead                                                       \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulOffset))ROM_LPCTABLE[32])
X#define ROM_LPCWordRead                                                               ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulOffset))ROM_LPCTABLE[32])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCWordWrite                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulOffset,                                    \
S                   unsigned long ulData))ROM_LPCTABLE[33])
X#define ROM_LPCWordWrite                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulOffset,                                                       unsigned long ulData))ROM_LPCTABLE[33])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCChannelPoolAddressGet                                          \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulChannel))ROM_LPCTABLE[34])
X#define ROM_LPCChannelPoolAddressGet                                                  ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulChannel))ROM_LPCTABLE[34])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCStatusBlockAddressGet                                          \
S        ((unsigned (*)(unsigned long ulBase))ROM_LPCTABLE[35])
X#define ROM_LPCStatusBlockAddressGet                                                  ((unsigned (*)(unsigned long ulBase))ROM_LPCTABLE[35])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_LPCStatusBlockAddressSet                                          \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulAddress,                                   \
S                   tBoolean bEnabled))ROM_LPCTABLE[36])
X#define ROM_LPCStatusBlockAddressSet                                                  ((void (*)(unsigned long ulBase,                                                         unsigned long ulAddress,                                                      tBoolean bEnabled))ROM_LPCTABLE[36])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the MPU API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_MPUEnable                                                         \
N        ((void (*)(unsigned long ulMPUConfig))ROM_MPUTABLE[0])
X#define ROM_MPUEnable                                                                 ((void (*)(unsigned long ulMPUConfig))ROM_MPUTABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_MPUDisable                                                        \
N        ((void (*)(void))ROM_MPUTABLE[1])
X#define ROM_MPUDisable                                                                ((void (*)(void))ROM_MPUTABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_MPURegionCountGet                                                 \
N        ((unsigned long (*)(void))ROM_MPUTABLE[2])
X#define ROM_MPURegionCountGet                                                         ((unsigned long (*)(void))ROM_MPUTABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_MPURegionEnable                                                   \
N        ((void (*)(unsigned long ulRegion))ROM_MPUTABLE[3])
X#define ROM_MPURegionEnable                                                           ((void (*)(unsigned long ulRegion))ROM_MPUTABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_MPURegionDisable                                                  \
N        ((void (*)(unsigned long ulRegion))ROM_MPUTABLE[4])
X#define ROM_MPURegionDisable                                                          ((void (*)(unsigned long ulRegion))ROM_MPUTABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_MPURegionSet                                                      \
N        ((void (*)(unsigned long ulRegion,                                    \
N                   unsigned long ulAddr,                                      \
N                   unsigned long ulFlags))ROM_MPUTABLE[5])
X#define ROM_MPURegionSet                                                              ((void (*)(unsigned long ulRegion,                                                       unsigned long ulAddr,                                                         unsigned long ulFlags))ROM_MPUTABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_MPURegionGet                                                      \
N        ((void (*)(unsigned long ulRegion,                                    \
N                   unsigned long *pulAddr,                                    \
N                   unsigned long *pulFlags))ROM_MPUTABLE[6])
X#define ROM_MPURegionGet                                                              ((void (*)(unsigned long ulRegion,                                                       unsigned long *pulAddr,                                                       unsigned long *pulFlags))ROM_MPUTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the PECI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIIntClear                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_PECITABLE[0])
X#define ROM_PECIIntClear                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_PECITABLE[0])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIAdvCmdSend                                                    \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned char ucCmd,                                       \
S                   unsigned char ucHidRe,                                     \
S                   unsigned char ucDomain,                                    \
S                   unsigned char ucProcAdd,                                   \
S                   unsigned long ulArg,                                       \
S                   unsigned char ucSize,                                      \
S                   unsigned long ulData0,                                     \
S                   unsigned long ulData1))ROM_PECITABLE[1])
X#define ROM_PECIAdvCmdSend                                                            ((void (*)(unsigned long ulBase,                                                         unsigned char ucCmd,                                                          unsigned char ucHidRe,                                                        unsigned char ucDomain,                                                       unsigned char ucProcAdd,                                                      unsigned long ulArg,                                                          unsigned char ucSize,                                                         unsigned long ulData0,                                                        unsigned long ulData1))ROM_PECITABLE[1])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIAdvCmdSendNonBlocking                                         \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned char ucCmd,                              \
S                            unsigned char ucHidRe,                            \
S                            unsigned char ucDomain,                           \
S                            unsigned char ucProcAdd,                          \
S                            unsigned long ulArg,                              \
S                            unsigned char ucSize,                             \
S                            unsigned long ulData0,                            \
S                            unsigned long ulData1))ROM_PECITABLE[2])
X#define ROM_PECIAdvCmdSendNonBlocking                                                 ((unsigned long (*)(unsigned long ulBase,                                                         unsigned char ucCmd,                                                          unsigned char ucHidRe,                                                        unsigned char ucDomain,                                                       unsigned char ucProcAdd,                                                      unsigned long ulArg,                                                          unsigned char ucSize,                                                         unsigned long ulData0,                                                        unsigned long ulData1))ROM_PECITABLE[2])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIAdvCmdStatusGet                                               \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long *pulData0,                          \
S                            unsigned long *pulData1))ROM_PECITABLE[3])
X#define ROM_PECIAdvCmdStatusGet                                                       ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long *pulData0,                                                      unsigned long *pulData1))ROM_PECITABLE[3])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIConfigGet                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulPECIClk,                                   \
S                   unsigned long *pulBaud,                                    \
S                   unsigned long *pulPoll,                                    \
S                   unsigned long *pulOffset,                                  \
S                   unsigned long *pulRetry))ROM_PECITABLE[4])
X#define ROM_PECIConfigGet                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulPECIClk,                                                      unsigned long *pulBaud,                                                       unsigned long *pulPoll,                                                       unsigned long *pulOffset,                                                     unsigned long *pulRetry))ROM_PECITABLE[4])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIConfigSet                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulPECIClk,                                   \
S                   unsigned long ulBaud,                                      \
S                   unsigned long ulPoll,                                      \
S                   unsigned long ulOffset,                                    \
S                   unsigned long ulRetry))ROM_PECITABLE[5])
X#define ROM_PECIConfigSet                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulPECIClk,                                                      unsigned long ulBaud,                                                         unsigned long ulPoll,                                                         unsigned long ulOffset,                                                       unsigned long ulRetry))ROM_PECITABLE[5])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainMaxReadClear                                            \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulDomain))ROM_PECITABLE[6])
X#define ROM_PECIDomainMaxReadClear                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulDomain))ROM_PECITABLE[6])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainValueClear                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulDomain))ROM_PECITABLE[7])
X#define ROM_PECIDomainValueClear                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulDomain))ROM_PECITABLE[7])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainConfigGet                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulDomain,                                    \
S                   unsigned long *pulHigh,                                    \
S                   unsigned long *pulLow))ROM_PECITABLE[8])
X#define ROM_PECIDomainConfigGet                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulDomain,                                                       unsigned long *pulHigh,                                                       unsigned long *pulLow))ROM_PECITABLE[8])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainConfigSet                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulDomain,                                    \
S                   unsigned long ulHigh,                                      \
S                   unsigned long ulLow))ROM_PECITABLE[9])
X#define ROM_PECIDomainConfigSet                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulDomain,                                                       unsigned long ulHigh,                                                         unsigned long ulLow))ROM_PECITABLE[9])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainDisable                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulDomain))ROM_PECITABLE[10])
X#define ROM_PECIDomainDisable                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulDomain))ROM_PECITABLE[10])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainEnable                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulDomain))ROM_PECITABLE[11])
X#define ROM_PECIDomainEnable                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulDomain))ROM_PECITABLE[11])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainMaxReadGet                                              \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulDomain))ROM_PECITABLE[12])
X#define ROM_PECIDomainMaxReadGet                                                      ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulDomain))ROM_PECITABLE[12])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIDomainValueGet                                                \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulDomain))ROM_PECITABLE[13])
X#define ROM_PECIDomainValueGet                                                        ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulDomain))ROM_PECITABLE[13])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIIntDisable                                                    \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_PECITABLE[14])
X#define ROM_PECIIntDisable                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_PECITABLE[14])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIIntEnable                                                     \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags,                                  \
S                   unsigned long ulIntMode))ROM_PECITABLE[15])
X#define ROM_PECIIntEnable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags,                                                     unsigned long ulIntMode))ROM_PECITABLE[15])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIIntStatus                                                     \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            tBoolean bMasked))ROM_PECITABLE[16])
X#define ROM_PECIIntStatus                                                             ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_PECITABLE[16])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIBypassEnable                                                  \
S        ((void (*)(unsigned long ulBase))ROM_PECITABLE[17])
X#define ROM_PECIBypassEnable                                                          ((void (*)(unsigned long ulBase))ROM_PECITABLE[17])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_PECIBypassDisable                                                 \
S        ((void (*)(unsigned long ulBase))ROM_PECITABLE[18])
X#define ROM_PECIBypassDisable                                                         ((void (*)(unsigned long ulBase))ROM_PECITABLE[18])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the PWM API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMPulseWidthSet                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulPWMOut,                                    \
N                   unsigned long ulWidth))ROM_PWMTABLE[0])
X#define ROM_PWMPulseWidthSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulPWMOut,                                                       unsigned long ulWidth))ROM_PWMTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenConfigure                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulConfig))ROM_PWMTABLE[1])
X#define ROM_PWMGenConfigure                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulConfig))ROM_PWMTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenPeriodSet                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulPeriod))ROM_PWMTABLE[2])
X#define ROM_PWMGenPeriodSet                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulPeriod))ROM_PWMTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenPeriodGet                                                   \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulGen))ROM_PWMTABLE[3])
X#define ROM_PWMGenPeriodGet                                                           ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulGen))ROM_PWMTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen))ROM_PWMTABLE[4])
X#define ROM_PWMGenEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen))ROM_PWMTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenDisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen))ROM_PWMTABLE[5])
X#define ROM_PWMGenDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen))ROM_PWMTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMPulseWidthGet                                                  \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulPWMOut))ROM_PWMTABLE[6])
X#define ROM_PWMPulseWidthGet                                                          ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulPWMOut))ROM_PWMTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMDeadBandEnable                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned short usRise,                                     \
N                   unsigned short usFall))ROM_PWMTABLE[7])
X#define ROM_PWMDeadBandEnable                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned short usRise,                                                        unsigned short usFall))ROM_PWMTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMDeadBandDisable                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen))ROM_PWMTABLE[8])
X#define ROM_PWMDeadBandDisable                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen))ROM_PWMTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMSyncUpdate                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGenBits))ROM_PWMTABLE[9])
X#define ROM_PWMSyncUpdate                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulGenBits))ROM_PWMTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMSyncTimeBase                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGenBits))ROM_PWMTABLE[10])
X#define ROM_PWMSyncTimeBase                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulGenBits))ROM_PWMTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMOutputState                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulPWMOutBits,                                \
N                   tBoolean bEnable))ROM_PWMTABLE[11])
X#define ROM_PWMOutputState                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulPWMOutBits,                                                   tBoolean bEnable))ROM_PWMTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMOutputInvert                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulPWMOutBits,                                \
N                   tBoolean bInvert))ROM_PWMTABLE[12])
X#define ROM_PWMOutputInvert                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulPWMOutBits,                                                   tBoolean bInvert))ROM_PWMTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMOutputFault                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulPWMOutBits,                                \
N                   tBoolean bFaultSuppress))ROM_PWMTABLE[13])
X#define ROM_PWMOutputFault                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulPWMOutBits,                                                   tBoolean bFaultSuppress))ROM_PWMTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenIntTrigEnable                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulIntTrig))ROM_PWMTABLE[14])
X#define ROM_PWMGenIntTrigEnable                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulIntTrig))ROM_PWMTABLE[14])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenIntTrigDisable                                              \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulIntTrig))ROM_PWMTABLE[15])
X#define ROM_PWMGenIntTrigDisable                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulIntTrig))ROM_PWMTABLE[15])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenIntStatus                                                   \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulGen,                              \
N                            tBoolean bMasked))ROM_PWMTABLE[16])
X#define ROM_PWMGenIntStatus                                                           ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          tBoolean bMasked))ROM_PWMTABLE[16])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenIntClear                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulInts))ROM_PWMTABLE[17])
X#define ROM_PWMGenIntClear                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulInts))ROM_PWMTABLE[17])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMIntEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGenFault))ROM_PWMTABLE[18])
X#define ROM_PWMIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulGenFault))ROM_PWMTABLE[18])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMIntDisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGenFault))ROM_PWMTABLE[19])
X#define ROM_PWMIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulGenFault))ROM_PWMTABLE[19])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMFaultIntClear                                                  \
N        ((void (*)(unsigned long ulBase))ROM_PWMTABLE[20])
X#define ROM_PWMFaultIntClear                                                          ((void (*)(unsigned long ulBase))ROM_PWMTABLE[20])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMIntStatus                                                      \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tBoolean bMasked))ROM_PWMTABLE[21])
X#define ROM_PWMIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_PWMTABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMOutputFaultLevel                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulPWMOutBits,                                \
N                   tBoolean bDriveHigh))ROM_PWMTABLE[22])
X#define ROM_PWMOutputFaultLevel                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulPWMOutBits,                                                   tBoolean bDriveHigh))ROM_PWMTABLE[22])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMFaultIntClearExt                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulFaultInts))ROM_PWMTABLE[23])
X#define ROM_PWMFaultIntClearExt                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulFaultInts))ROM_PWMTABLE[23])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenFaultConfigure                                              \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulMinFaultPeriod,                            \
N                   unsigned long ulFaultSenses))ROM_PWMTABLE[24])
X#define ROM_PWMGenFaultConfigure                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulMinFaultPeriod,                                               unsigned long ulFaultSenses))ROM_PWMTABLE[24])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenFaultTriggerSet                                             \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulGroup,                                     \
N                   unsigned long ulFaultTriggers))ROM_PWMTABLE[25])
X#define ROM_PWMGenFaultTriggerSet                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulGroup,                                                        unsigned long ulFaultTriggers))ROM_PWMTABLE[25])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenFaultTriggerGet                                             \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulGen,                              \
N                            unsigned long ulGroup))ROM_PWMTABLE[26])
X#define ROM_PWMGenFaultTriggerGet                                                     ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulGroup))ROM_PWMTABLE[26])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenFaultStatus                                                 \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulGen,                              \
N                            unsigned long ulGroup))ROM_PWMTABLE[27])
X#define ROM_PWMGenFaultStatus                                                         ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulGroup))ROM_PWMTABLE[27])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_PWMGenFaultClear                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulGen,                                       \
N                   unsigned long ulGroup,                                     \
N                   unsigned long ulFaultTriggers))ROM_PWMTABLE[28])
X#define ROM_PWMGenFaultClear                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulGen,                                                          unsigned long ulGroup,                                                        unsigned long ulFaultTriggers))ROM_PWMTABLE[28])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the QEI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIPositionGet                                                    \
N        ((unsigned long (*)(unsigned long ulBase))ROM_QEITABLE[0])
X#define ROM_QEIPositionGet                                                            ((unsigned long (*)(unsigned long ulBase))ROM_QEITABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIEnable                                                         \
N        ((void (*)(unsigned long ulBase))ROM_QEITABLE[1])
X#define ROM_QEIEnable                                                                 ((void (*)(unsigned long ulBase))ROM_QEITABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIDisable                                                        \
N        ((void (*)(unsigned long ulBase))ROM_QEITABLE[2])
X#define ROM_QEIDisable                                                                ((void (*)(unsigned long ulBase))ROM_QEITABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIConfigure                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulConfig,                                    \
N                   unsigned long ulMaxPosition))ROM_QEITABLE[3])
X#define ROM_QEIConfigure                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig,                                                       unsigned long ulMaxPosition))ROM_QEITABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIPositionSet                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulPosition))ROM_QEITABLE[4])
X#define ROM_QEIPositionSet                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulPosition))ROM_QEITABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIDirectionGet                                                   \
N        ((long (*)(unsigned long ulBase))ROM_QEITABLE[5])
X#define ROM_QEIDirectionGet                                                           ((long (*)(unsigned long ulBase))ROM_QEITABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIErrorGet                                                       \
N        ((tBoolean (*)(unsigned long ulBase))ROM_QEITABLE[6])
X#define ROM_QEIErrorGet                                                               ((tBoolean (*)(unsigned long ulBase))ROM_QEITABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIVelocityEnable                                                 \
N        ((void (*)(unsigned long ulBase))ROM_QEITABLE[7])
X#define ROM_QEIVelocityEnable                                                         ((void (*)(unsigned long ulBase))ROM_QEITABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIVelocityDisable                                                \
N        ((void (*)(unsigned long ulBase))ROM_QEITABLE[8])
X#define ROM_QEIVelocityDisable                                                        ((void (*)(unsigned long ulBase))ROM_QEITABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIVelocityConfigure                                              \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulPreDiv,                                    \
N                   unsigned long ulPeriod))ROM_QEITABLE[9])
X#define ROM_QEIVelocityConfigure                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulPreDiv,                                                       unsigned long ulPeriod))ROM_QEITABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIVelocityGet                                                    \
N        ((unsigned long (*)(unsigned long ulBase))ROM_QEITABLE[10])
X#define ROM_QEIVelocityGet                                                            ((unsigned long (*)(unsigned long ulBase))ROM_QEITABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIIntEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_QEITABLE[11])
X#define ROM_QEIIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_QEITABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIIntDisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_QEITABLE[12])
X#define ROM_QEIIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_QEITABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIIntStatus                                                      \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tBoolean bMasked))ROM_QEITABLE[13])
X#define ROM_QEIIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_QEITABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_QEIIntClear                                                       \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_QEITABLE[14])
X#define ROM_QEIIntClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_QEITABLE[14])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SMBus API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterIntProcess                                             \
S        ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[0])
X#define ROM_SMBusMasterIntProcess                                                     ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[0])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusARPDisable                                                   \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[1])
X#define ROM_SMBusARPDisable                                                           ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[1])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusARPEnable                                                    \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[2])
X#define ROM_SMBusARPEnable                                                            ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[2])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusARPUDIDPacketDecode                                          \
S        ((void (*)(tSMBusUDID *pUDID,                                         \
S                   unsigned char *pucAddress,                                 \
S                   unsigned char *pucData))ROM_SMBUSTABLE[3])
X#define ROM_SMBusARPUDIDPacketDecode                                                  ((void (*)(tSMBusUDID *pUDID,                                                            unsigned char *pucAddress,                                                    unsigned char *pucData))ROM_SMBUSTABLE[3])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusARPUDIDPacketEncode                                          \
S        ((void (*)(tSMBusUDID *pUDID,                                         \
S                   unsigned char ucAddress,                                   \
S                   unsigned char *pucData))ROM_SMBUSTABLE[4])
X#define ROM_SMBusARPUDIDPacketEncode                                                  ((void (*)(tSMBusUDID *pUDID,                                                            unsigned char ucAddress,                                                      unsigned char *pucData))ROM_SMBUSTABLE[4])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterARPAssignAddress                                       \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char *pucData))ROM_SMBUSTABLE[5])
X#define ROM_SMBusMasterARPAssignAddress                                               ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char *pucData))ROM_SMBUSTABLE[5])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterARPGetUDIDDir                                          \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char *pucData))ROM_SMBUSTABLE[6])
X#define ROM_SMBusMasterARPGetUDIDDir                                                  ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char *pucData))ROM_SMBUSTABLE[6])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterARPGetUDIDGen                                          \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char *pucData))ROM_SMBUSTABLE[7])
X#define ROM_SMBusMasterARPGetUDIDGen                                                  ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char *pucData))ROM_SMBUSTABLE[7])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterARPNotifyMaster                                        \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char *pucData))ROM_SMBUSTABLE[8])
X#define ROM_SMBusMasterARPNotifyMaster                                                ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char *pucData))ROM_SMBUSTABLE[8])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterARPPrepareToARP                                        \
S        ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[9])
X#define ROM_SMBusMasterARPPrepareToARP                                                ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[9])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterARPResetDeviceDir                                      \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress))ROM_SMBUSTABLE[10])
X#define ROM_SMBusMasterARPResetDeviceDir                                              ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress))ROM_SMBUSTABLE[10])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterARPResetDeviceGen                                      \
S        ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[11])
X#define ROM_SMBusMasterARPResetDeviceGen                                              ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[11])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterBlockProcessCall                                       \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char ucCommand,                           \
S                           unsigned char *pucTxData,                          \
S                           unsigned char ucTxSize,                            \
S                           unsigned char *pucRxData))ROM_SMBUSTABLE[12])
X#define ROM_SMBusMasterBlockProcessCall                                               ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char ucCommand,                                                      unsigned char *pucTxData,                                                     unsigned char ucTxSize,                                                       unsigned char *pucRxData))ROM_SMBUSTABLE[12])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterBlockWrite                                             \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char ucCommand,                           \
S                           unsigned char *pucData,                            \
S                           unsigned char ucSize))ROM_SMBUSTABLE[14])
X#define ROM_SMBusMasterBlockWrite                                                     ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char ucCommand,                                                      unsigned char *pucData,                                                       unsigned char ucSize))ROM_SMBUSTABLE[14])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterByteReceive                                            \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char *pucData))ROM_SMBUSTABLE[15])
X#define ROM_SMBusMasterByteReceive                                                    ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char *pucData))ROM_SMBUSTABLE[15])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterByteSend                                               \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char ucData))ROM_SMBUSTABLE[16])
X#define ROM_SMBusMasterByteSend                                                       ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char ucData))ROM_SMBUSTABLE[16])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterByteWordRead                                           \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char ucCommand,                           \
S                           unsigned char *pucData,                            \
S                           unsigned char ucSize))ROM_SMBUSTABLE[17])
X#define ROM_SMBusMasterByteWordRead                                                   ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char ucCommand,                                                      unsigned char *pucData,                                                       unsigned char ucSize))ROM_SMBUSTABLE[17])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterByteWordWrite                                          \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char ucCommand,                           \
S                           unsigned char *pucData,                            \
S                           unsigned char ucSize))ROM_SMBUSTABLE[18])
X#define ROM_SMBusMasterByteWordWrite                                                  ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char ucCommand,                                                      unsigned char *pucData,                                                       unsigned char ucSize))ROM_SMBUSTABLE[18])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterHostNotify                                             \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucOwnSlaveAddress,                   \
S                           unsigned char *pucData))ROM_SMBUSTABLE[19])
X#define ROM_SMBusMasterHostNotify                                                     ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucOwnSlaveAddress,                                              unsigned char *pucData))ROM_SMBUSTABLE[19])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterI2CRead                                                \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char *pucData,                            \
S                           unsigned char ucSize))ROM_SMBUSTABLE[20])
X#define ROM_SMBusMasterI2CRead                                                        ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char *pucData,                                                       unsigned char ucSize))ROM_SMBUSTABLE[20])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterI2CWrite                                               \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char *pucData,                            \
S                           unsigned char ucSize))ROM_SMBUSTABLE[21])
X#define ROM_SMBusMasterI2CWrite                                                       ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char *pucData,                                                       unsigned char ucSize))ROM_SMBUSTABLE[21])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterI2CWriteRead                                           \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char *pucTxData,                          \
S                           unsigned char ucTxSize,                            \
S                           unsigned char *pucRxData,                          \
S                           unsigned char ucRxSize))ROM_SMBUSTABLE[22])
X#define ROM_SMBusMasterI2CWriteRead                                                   ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char *pucTxData,                                                     unsigned char ucTxSize,                                                       unsigned char *pucRxData,                                                     unsigned char ucRxSize))ROM_SMBUSTABLE[22])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterInit                                                   \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   unsigned long ulI2CBase,                                   \
S                   unsigned long ulSMBusClock))ROM_SMBUSTABLE[23])
X#define ROM_SMBusMasterInit                                                           ((void (*)(tSMBus *pSMBus,                                                               unsigned long ulI2CBase,                                                      unsigned long ulSMBusClock))ROM_SMBUSTABLE[23])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterIntEnable                                              \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[24])
X#define ROM_SMBusMasterIntEnable                                                      ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[24])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterProcessCall                                            \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           unsigned char ucCommand,                           \
S                           unsigned char *pucTxData,                          \
S                           unsigned char *pucRxData))ROM_SMBUSTABLE[25])
X#define ROM_SMBusMasterProcessCall                                                    ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                unsigned char ucCommand,                                                      unsigned char *pucTxData,                                                     unsigned char *pucRxData))ROM_SMBUSTABLE[25])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusMasterQuickCommand                                           \
S        ((tSMBusStatus (*)(tSMBus *pSMBus,                                    \
S                           unsigned char ucTargetAddress,                     \
S                           tBoolean bData))ROM_SMBUSTABLE[26])
X#define ROM_SMBusMasterQuickCommand                                                   ((tSMBusStatus (*)(tSMBus *pSMBus,                                                               unsigned char ucTargetAddress,                                                tBoolean bData))ROM_SMBUSTABLE[26])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusPECDisable                                                   \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[27])
X#define ROM_SMBusPECDisable                                                           ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[27])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusPECEnable                                                    \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[28])
X#define ROM_SMBusPECEnable                                                            ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[28])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusRxPacketSizeGet                                              \
S        ((unsigned char (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[29])
X#define ROM_SMBusRxPacketSizeGet                                                      ((unsigned char (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[29])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveACKSend                                                 \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   tBoolean bACK))ROM_SMBUSTABLE[30])
X#define ROM_SMBusSlaveACKSend                                                         ((void (*)(tSMBus *pSMBus,                                                               tBoolean bACK))ROM_SMBUSTABLE[30])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveAddressSet                                              \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   unsigned char ucAddressNum,                                \
S                   unsigned char ucSlaveAddress))ROM_SMBUSTABLE[31])
X#define ROM_SMBusSlaveAddressSet                                                      ((void (*)(tSMBus *pSMBus,                                                               unsigned char ucAddressNum,                                                   unsigned char ucSlaveAddress))ROM_SMBUSTABLE[31])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveARPFlagARGet                                            \
S        ((tBoolean (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[32])
X#define ROM_SMBusSlaveARPFlagARGet                                                    ((tBoolean (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[32])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveARPFlagARSet                                            \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   tBoolean bValue))ROM_SMBUSTABLE[33])
X#define ROM_SMBusSlaveARPFlagARSet                                                    ((void (*)(tSMBus *pSMBus,                                                               tBoolean bValue))ROM_SMBUSTABLE[33])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveARPFlagAVGet                                            \
S        ((tBoolean (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[34])
X#define ROM_SMBusSlaveARPFlagAVGet                                                    ((tBoolean (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[34])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveARPFlagAVSet                                            \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   tBoolean bValue))ROM_SMBUSTABLE[35])
X#define ROM_SMBusSlaveARPFlagAVSet                                                    ((void (*)(tSMBus *pSMBus,                                                               tBoolean bValue))ROM_SMBUSTABLE[35])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveBlockTransferDisable                                    \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[36])
X#define ROM_SMBusSlaveBlockTransferDisable                                            ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[36])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveBlockTransferEnable                                     \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[37])
X#define ROM_SMBusSlaveBlockTransferEnable                                             ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[37])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveCommandGet                                              \
S        ((unsigned char (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[38])
X#define ROM_SMBusSlaveCommandGet                                                      ((unsigned char (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[38])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveI2CDisable                                              \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[39])
X#define ROM_SMBusSlaveI2CDisable                                                      ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[39])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveI2CEnable                                               \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[40])
X#define ROM_SMBusSlaveI2CEnable                                                       ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[40])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveInit                                                    \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   unsigned long ulI2CBase))ROM_SMBUSTABLE[41])
X#define ROM_SMBusSlaveInit                                                            ((void (*)(tSMBus *pSMBus,                                                               unsigned long ulI2CBase))ROM_SMBUSTABLE[41])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveIntAddressGet                                           \
S        ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[42])
X#define ROM_SMBusSlaveIntAddressGet                                                   ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[42])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveIntEnable                                               \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[43])
X#define ROM_SMBusSlaveIntEnable                                                       ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[43])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveIntProcess                                              \
S        ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[44])
X#define ROM_SMBusSlaveIntProcess                                                      ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[44])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveManualACKDisable                                        \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[45])
X#define ROM_SMBusSlaveManualACKDisable                                                ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[45])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveManualACKEnable                                         \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[46])
X#define ROM_SMBusSlaveManualACKEnable                                                 ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[46])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveManualACKStatusGet                                      \
S        ((tBoolean (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[47])
X#define ROM_SMBusSlaveManualACKStatusGet                                              ((tBoolean (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[47])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveProcessCallDisable                                      \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[48])
X#define ROM_SMBusSlaveProcessCallDisable                                              ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[48])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveProcessCallEnable                                       \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[49])
X#define ROM_SMBusSlaveProcessCallEnable                                               ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[49])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveRxBufferSet                                             \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   unsigned char *pucData,                                    \
S                   unsigned char ucSize))ROM_SMBUSTABLE[50])
X#define ROM_SMBusSlaveRxBufferSet                                                     ((void (*)(tSMBus *pSMBus,                                                               unsigned char *pucData,                                                       unsigned char ucSize))ROM_SMBUSTABLE[50])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveTransferInit                                            \
S        ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[51])
X#define ROM_SMBusSlaveTransferInit                                                    ((void (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[51])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveTxBufferSet                                             \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   unsigned char *pucData,                                    \
S                   unsigned char ucSize))ROM_SMBUSTABLE[52])
X#define ROM_SMBusSlaveTxBufferSet                                                     ((void (*)(tSMBus *pSMBus,                                                               unsigned char *pucData,                                                       unsigned char ucSize))ROM_SMBUSTABLE[52])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusSlaveUDIDSet                                                 \
S        ((void (*)(tSMBus *pSMBus,                                            \
S                   tSMBusUDID *pUDID))ROM_SMBUSTABLE[53])
X#define ROM_SMBusSlaveUDIDSet                                                         ((void (*)(tSMBus *pSMBus,                                                               tSMBusUDID *pUDID))ROM_SMBUSTABLE[53])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SMBusStatusGet                                                    \
S        ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[54])
X#define ROM_SMBusStatusGet                                                            ((tSMBusStatus (*)(tSMBus *pSMBus))ROM_SMBUSTABLE[54])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SSI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIDataPut                                                        \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulData))ROM_SSITABLE[0])
X#define ROM_SSIDataPut                                                                ((void (*)(unsigned long ulBase,                                                         unsigned long ulData))ROM_SSITABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIConfigSetExpClk                                                \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulSSIClk,                                    \
N                   unsigned long ulProtocol,                                  \
N                   unsigned long ulMode,                                      \
N                   unsigned long ulBitRate,                                   \
N                   unsigned long ulDataWidth))ROM_SSITABLE[1])
X#define ROM_SSIConfigSetExpClk                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulSSIClk,                                                       unsigned long ulProtocol,                                                     unsigned long ulMode,                                                         unsigned long ulBitRate,                                                      unsigned long ulDataWidth))ROM_SSITABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIEnable                                                         \
N        ((void (*)(unsigned long ulBase))ROM_SSITABLE[2])
X#define ROM_SSIEnable                                                                 ((void (*)(unsigned long ulBase))ROM_SSITABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIDisable                                                        \
N        ((void (*)(unsigned long ulBase))ROM_SSITABLE[3])
X#define ROM_SSIDisable                                                                ((void (*)(unsigned long ulBase))ROM_SSITABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIIntEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_SSITABLE[4])
X#define ROM_SSIIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_SSITABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIIntDisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_SSITABLE[5])
X#define ROM_SSIIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_SSITABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIIntStatus                                                      \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tBoolean bMasked))ROM_SSITABLE[6])
X#define ROM_SSIIntStatus                                                              ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_SSITABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIIntClear                                                       \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_SSITABLE[7])
X#define ROM_SSIIntClear                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_SSITABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIDataPutNonBlocking                                             \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long ulData))ROM_SSITABLE[8])
X#define ROM_SSIDataPutNonBlocking                                                     ((long (*)(unsigned long ulBase,                                                         unsigned long ulData))ROM_SSITABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIDataGet                                                        \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long *pulData))ROM_SSITABLE[9])
X#define ROM_SSIDataGet                                                                ((void (*)(unsigned long ulBase,                                                         unsigned long *pulData))ROM_SSITABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIDataGetNonBlocking                                             \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long *pulData))ROM_SSITABLE[10])
X#define ROM_SSIDataGetNonBlocking                                                     ((long (*)(unsigned long ulBase,                                                         unsigned long *pulData))ROM_SSITABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UpdateSSI                                                         \
N        ((void (*)(void))ROM_SSITABLE[11])
X#define ROM_UpdateSSI                                                                 ((void (*)(void))ROM_SSITABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIDMAEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulDMAFlags))ROM_SSITABLE[12])
X#define ROM_SSIDMAEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulDMAFlags))ROM_SSITABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SSIDMADisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulDMAFlags))ROM_SSITABLE[13])
X#define ROM_SSIDMADisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulDMAFlags))ROM_SSITABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_SSIBusy                                                           \
S        ((tBoolean (*)(unsigned long ulBase))ROM_SSITABLE[14])
X#define ROM_SSIBusy                                                                   ((tBoolean (*)(unsigned long ulBase))ROM_SSITABLE[14])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SSIClockSourceGet                                                 \
S        ((unsigned long (*)(unsigned long ulBase))ROM_SSITABLE[15])
X#define ROM_SSIClockSourceGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_SSITABLE[15])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SSIClockSourceSet                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulSource))ROM_SSITABLE[16])
X#define ROM_SSIClockSourceSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulSource))ROM_SSITABLE[16])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysCtl API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlSleep                                                       \
N        ((void (*)(void))ROM_SYSCTLTABLE[0])
X#define ROM_SysCtlSleep                                                               ((void (*)(void))ROM_SYSCTLTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlSRAMSizeGet                                                 \
N        ((unsigned long (*)(void))ROM_SYSCTLTABLE[1])
X#define ROM_SysCtlSRAMSizeGet                                                         ((unsigned long (*)(void))ROM_SYSCTLTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlFlashSizeGet                                                \
N        ((unsigned long (*)(void))ROM_SYSCTLTABLE[2])
X#define ROM_SysCtlFlashSizeGet                                                        ((unsigned long (*)(void))ROM_SYSCTLTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPinPresent                                                  \
N        ((tBoolean (*)(unsigned long ulPin))ROM_SYSCTLTABLE[3])
X#define ROM_SysCtlPinPresent                                                          ((tBoolean (*)(unsigned long ulPin))ROM_SYSCTLTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralPresent                                           \
N        ((tBoolean (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[4])
X#define ROM_SysCtlPeripheralPresent                                                   ((tBoolean (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralReset                                             \
N        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[5])
X#define ROM_SysCtlPeripheralReset                                                     ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralEnable                                            \
N        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[6])
X#define ROM_SysCtlPeripheralEnable                                                    ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralDisable                                           \
N        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[7])
X#define ROM_SysCtlPeripheralDisable                                                   ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralSleepEnable                                       \
N        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[8])
X#define ROM_SysCtlPeripheralSleepEnable                                               ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralSleepDisable                                      \
N        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[9])
X#define ROM_SysCtlPeripheralSleepDisable                                              ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralDeepSleepEnable                                   \
N        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[10])
X#define ROM_SysCtlPeripheralDeepSleepEnable                                           ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralDeepSleepDisable                                  \
N        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[11])
X#define ROM_SysCtlPeripheralDeepSleepDisable                                          ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPeripheralClockGating                                       \
N        ((void (*)(tBoolean bEnable))ROM_SYSCTLTABLE[12])
X#define ROM_SysCtlPeripheralClockGating                                               ((void (*)(tBoolean bEnable))ROM_SYSCTLTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlIntEnable                                                   \
N        ((void (*)(unsigned long ulInts))ROM_SYSCTLTABLE[13])
X#define ROM_SysCtlIntEnable                                                           ((void (*)(unsigned long ulInts))ROM_SYSCTLTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlIntDisable                                                  \
N        ((void (*)(unsigned long ulInts))ROM_SYSCTLTABLE[14])
X#define ROM_SysCtlIntDisable                                                          ((void (*)(unsigned long ulInts))ROM_SYSCTLTABLE[14])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlIntClear                                                    \
N        ((void (*)(unsigned long ulInts))ROM_SYSCTLTABLE[15])
X#define ROM_SysCtlIntClear                                                            ((void (*)(unsigned long ulInts))ROM_SYSCTLTABLE[15])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlIntStatus                                                   \
N        ((unsigned long (*)(tBoolean bMasked))ROM_SYSCTLTABLE[16])
X#define ROM_SysCtlIntStatus                                                           ((unsigned long (*)(tBoolean bMasked))ROM_SYSCTLTABLE[16])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlLDOSet                                                      \
N        ((void (*)(unsigned long ulVoltage))ROM_SYSCTLTABLE[17])
X#define ROM_SysCtlLDOSet                                                              ((void (*)(unsigned long ulVoltage))ROM_SYSCTLTABLE[17])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlLDOGet                                                      \
N        ((unsigned long (*)(void))ROM_SYSCTLTABLE[18])
X#define ROM_SysCtlLDOGet                                                              ((unsigned long (*)(void))ROM_SYSCTLTABLE[18])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlReset                                                       \
N        ((void (*)(void))ROM_SYSCTLTABLE[19])
X#define ROM_SysCtlReset                                                               ((void (*)(void))ROM_SYSCTLTABLE[19])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlDeepSleep                                                   \
N        ((void (*)(void))ROM_SYSCTLTABLE[20])
X#define ROM_SysCtlDeepSleep                                                           ((void (*)(void))ROM_SYSCTLTABLE[20])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlResetCauseGet                                               \
N        ((unsigned long (*)(void))ROM_SYSCTLTABLE[21])
X#define ROM_SysCtlResetCauseGet                                                       ((unsigned long (*)(void))ROM_SYSCTLTABLE[21])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlResetCauseClear                                             \
N        ((void (*)(unsigned long ulCauses))ROM_SYSCTLTABLE[22])
X#define ROM_SysCtlResetCauseClear                                                     ((void (*)(unsigned long ulCauses))ROM_SYSCTLTABLE[22])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlClockSet                                                    \
N        ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[23])
X#define ROM_SysCtlClockSet                                                            ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[23])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlClockGet                                                    \
N        ((unsigned long (*)(void))ROM_SYSCTLTABLE[24])
X#define ROM_SysCtlClockGet                                                            ((unsigned long (*)(void))ROM_SYSCTLTABLE[24])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPWMClockSet                                                 \
N        ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[25])
X#define ROM_SysCtlPWMClockSet                                                         ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[25])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlPWMClockGet                                                 \
N        ((unsigned long (*)(void))ROM_SYSCTLTABLE[26])
X#define ROM_SysCtlPWMClockGet                                                         ((unsigned long (*)(void))ROM_SYSCTLTABLE[26])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlADCSpeedSet                                                 \
N        ((void (*)(unsigned long ulSpeed))ROM_SYSCTLTABLE[27])
X#define ROM_SysCtlADCSpeedSet                                                         ((void (*)(unsigned long ulSpeed))ROM_SYSCTLTABLE[27])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlADCSpeedGet                                                 \
N        ((unsigned long (*)(void))ROM_SYSCTLTABLE[28])
X#define ROM_SysCtlADCSpeedGet                                                         ((unsigned long (*)(void))ROM_SYSCTLTABLE[28])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlGPIOAHBEnable                                               \
N        ((void (*)(unsigned long ulGPIOPeripheral))ROM_SYSCTLTABLE[29])
X#define ROM_SysCtlGPIOAHBEnable                                                       ((void (*)(unsigned long ulGPIOPeripheral))ROM_SYSCTLTABLE[29])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlGPIOAHBDisable                                              \
N        ((void (*)(unsigned long ulGPIOPeripheral))ROM_SYSCTLTABLE[30])
X#define ROM_SysCtlGPIOAHBDisable                                                      ((void (*)(unsigned long ulGPIOPeripheral))ROM_SYSCTLTABLE[30])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlUSBPLLEnable                                                \
N        ((void (*)(void))ROM_SYSCTLTABLE[31])
X#define ROM_SysCtlUSBPLLEnable                                                        ((void (*)(void))ROM_SYSCTLTABLE[31])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysCtlUSBPLLDisable                                               \
N        ((void (*)(void))ROM_SYSCTLTABLE[32])
X#define ROM_SysCtlUSBPLLDisable                                                       ((void (*)(void))ROM_SYSCTLTABLE[32])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_SysCtlI2SMClkSet                                                  \
S        ((unsigned long (*)(unsigned long ulInputClock,                       \
S                            unsigned long ulMClk))ROM_SYSCTLTABLE[33])
X#define ROM_SysCtlI2SMClkSet                                                          ((unsigned long (*)(unsigned long ulInputClock,                                                   unsigned long ulMClk))ROM_SYSCTLTABLE[33])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_SysCtlDelay                                                       \
S        ((void (*)(unsigned long ulCount))ROM_SYSCTLTABLE[34])
X#define ROM_SysCtlDelay                                                               ((void (*)(unsigned long ulCount))ROM_SYSCTLTABLE[34])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysCtlPeripheralReady                                             \
S        ((tBoolean (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[35])
X#define ROM_SysCtlPeripheralReady                                                     ((tBoolean (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[35])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysCtlPeripheralPowerOn                                           \
S        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[36])
X#define ROM_SysCtlPeripheralPowerOn                                                   ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[36])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysCtlPeripheralPowerOff                                          \
S        ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[37])
X#define ROM_SysCtlPeripheralPowerOff                                                  ((void (*)(unsigned long ulPeripheral))ROM_SYSCTLTABLE[37])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysCtlMOSCConfigSet                                               \
S        ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[44])
X#define ROM_SysCtlMOSCConfigSet                                                       ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[44])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysCtlPIOSCCalibrate                                              \
S        ((unsigned long (*)(unsigned long ulType))ROM_SYSCTLTABLE[45])
X#define ROM_SysCtlPIOSCCalibrate                                                      ((unsigned long (*)(unsigned long ulType))ROM_SYSCTLTABLE[45])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysCtlDeepSleepClockSet                                           \
S        ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[46])
X#define ROM_SysCtlDeepSleepClockSet                                                   ((void (*)(unsigned long ulConfig))ROM_SYSCTLTABLE[46])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysExc API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysExcIntStatus                                                   \
S        ((unsigned long (*)(tBoolean bMasked))ROM_SYSEXCTABLE[0])
X#define ROM_SysExcIntStatus                                                           ((unsigned long (*)(tBoolean bMasked))ROM_SYSEXCTABLE[0])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysExcIntClear                                                    \
S        ((void (*)(unsigned long ulIntFlags))ROM_SYSEXCTABLE[1])
X#define ROM_SysExcIntClear                                                            ((void (*)(unsigned long ulIntFlags))ROM_SYSEXCTABLE[1])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysExcIntDisable                                                  \
S        ((void (*)(unsigned long ulIntFlags))ROM_SYSEXCTABLE[2])
X#define ROM_SysExcIntDisable                                                          ((void (*)(unsigned long ulIntFlags))ROM_SYSEXCTABLE[2])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_SysExcIntEnable                                                   \
S        ((void (*)(unsigned long ulIntFlags))ROM_SYSEXCTABLE[3])
X#define ROM_SysExcIntEnable                                                           ((void (*)(unsigned long ulIntFlags))ROM_SYSEXCTABLE[3])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysTick API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysTickValueGet                                                   \
N        ((unsigned long (*)(void))ROM_SYSTICKTABLE[0])
X#define ROM_SysTickValueGet                                                           ((unsigned long (*)(void))ROM_SYSTICKTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysTickEnable                                                     \
N        ((void (*)(void))ROM_SYSTICKTABLE[1])
X#define ROM_SysTickEnable                                                             ((void (*)(void))ROM_SYSTICKTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysTickDisable                                                    \
N        ((void (*)(void))ROM_SYSTICKTABLE[2])
X#define ROM_SysTickDisable                                                            ((void (*)(void))ROM_SYSTICKTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysTickIntEnable                                                  \
N        ((void (*)(void))ROM_SYSTICKTABLE[3])
X#define ROM_SysTickIntEnable                                                          ((void (*)(void))ROM_SYSTICKTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysTickIntDisable                                                 \
N        ((void (*)(void))ROM_SYSTICKTABLE[4])
X#define ROM_SysTickIntDisable                                                         ((void (*)(void))ROM_SYSTICKTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysTickPeriodSet                                                  \
N        ((void (*)(unsigned long ulPeriod))ROM_SYSTICKTABLE[5])
X#define ROM_SysTickPeriodSet                                                          ((void (*)(unsigned long ulPeriod))ROM_SYSTICKTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_SysTickPeriodGet                                                  \
N        ((unsigned long (*)(void))ROM_SYSTICKTABLE[6])
X#define ROM_SysTickPeriodGet                                                          ((unsigned long (*)(void))ROM_SYSTICKTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Timer API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerIntClear                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_TIMERTABLE[0])
X#define ROM_TimerIntClear                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_TIMERTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerEnable                                                       \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer))ROM_TIMERTABLE[1])
X#define ROM_TimerEnable                                                               ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer))ROM_TIMERTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerDisable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer))ROM_TIMERTABLE[2])
X#define ROM_TimerDisable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer))ROM_TIMERTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerConfigure                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulConfig))ROM_TIMERTABLE[3])
X#define ROM_TimerConfigure                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulConfig))ROM_TIMERTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerControlLevel                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer,                                     \
N                   tBoolean bInvert))ROM_TIMERTABLE[4])
X#define ROM_TimerControlLevel                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        tBoolean bInvert))ROM_TIMERTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerControlTrigger                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer,                                     \
N                   tBoolean bEnable))ROM_TIMERTABLE[5])
X#define ROM_TimerControlTrigger                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        tBoolean bEnable))ROM_TIMERTABLE[5])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_TimerControlEvent                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulTimer,                                     \
S                   unsigned long ulEvent))ROM_TIMERTABLE[6])
X#define ROM_TimerControlEvent                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        unsigned long ulEvent))ROM_TIMERTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerControlStall                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer,                                     \
N                   tBoolean bStall))ROM_TIMERTABLE[7])
X#define ROM_TimerControlStall                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        tBoolean bStall))ROM_TIMERTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerRTCEnable                                                    \
N        ((void (*)(unsigned long ulBase))ROM_TIMERTABLE[8])
X#define ROM_TimerRTCEnable                                                            ((void (*)(unsigned long ulBase))ROM_TIMERTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerRTCDisable                                                   \
N        ((void (*)(unsigned long ulBase))ROM_TIMERTABLE[9])
X#define ROM_TimerRTCDisable                                                           ((void (*)(unsigned long ulBase))ROM_TIMERTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerPrescaleSet                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer,                                     \
N                   unsigned long ulValue))ROM_TIMERTABLE[10])
X#define ROM_TimerPrescaleSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        unsigned long ulValue))ROM_TIMERTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerPrescaleGet                                                  \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulTimer))ROM_TIMERTABLE[11])
X#define ROM_TimerPrescaleGet                                                          ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulTimer))ROM_TIMERTABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_TimerPrescaleMatchSet                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulTimer,                                     \
S                   unsigned long ulValue))ROM_TIMERTABLE[12])
X#define ROM_TimerPrescaleMatchSet                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        unsigned long ulValue))ROM_TIMERTABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_TimerPrescaleMatchGet                                             \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulTimer))ROM_TIMERTABLE[13])
X#define ROM_TimerPrescaleMatchGet                                                     ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulTimer))ROM_TIMERTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerLoadSet                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer,                                     \
N                   unsigned long ulValue))ROM_TIMERTABLE[14])
X#define ROM_TimerLoadSet                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        unsigned long ulValue))ROM_TIMERTABLE[14])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerLoadGet                                                      \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulTimer))ROM_TIMERTABLE[15])
X#define ROM_TimerLoadGet                                                              ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulTimer))ROM_TIMERTABLE[15])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerValueGet                                                     \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulTimer))ROM_TIMERTABLE[16])
X#define ROM_TimerValueGet                                                             ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulTimer))ROM_TIMERTABLE[16])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerMatchSet                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTimer,                                     \
N                   unsigned long ulValue))ROM_TIMERTABLE[17])
X#define ROM_TimerMatchSet                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        unsigned long ulValue))ROM_TIMERTABLE[17])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerMatchGet                                                     \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulTimer))ROM_TIMERTABLE[18])
X#define ROM_TimerMatchGet                                                             ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulTimer))ROM_TIMERTABLE[18])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerIntEnable                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_TIMERTABLE[19])
X#define ROM_TimerIntEnable                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_TIMERTABLE[19])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerIntDisable                                                   \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_TIMERTABLE[20])
X#define ROM_TimerIntDisable                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_TIMERTABLE[20])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_TimerIntStatus                                                    \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tBoolean bMasked))ROM_TIMERTABLE[21])
X#define ROM_TimerIntStatus                                                            ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_TIMERTABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_TimerControlWaitOnTrigger                                         \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulTimer,                                     \
S                   tBoolean bWait))ROM_TIMERTABLE[22])
X#define ROM_TimerControlWaitOnTrigger                                                 ((void (*)(unsigned long ulBase,                                                         unsigned long ulTimer,                                                        tBoolean bWait))ROM_TIMERTABLE[22])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_TimerLoadSet64                                                    \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long long ullValue))ROM_TIMERTABLE[23])
X#define ROM_TimerLoadSet64                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long long ullValue))ROM_TIMERTABLE[23])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_TimerLoadGet64                                                    \
S        ((unsigned long long (*)(unsigned long ulBase))ROM_TIMERTABLE[24])
X#define ROM_TimerLoadGet64                                                            ((unsigned long long (*)(unsigned long ulBase))ROM_TIMERTABLE[24])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_TimerValueGet64                                                   \
S        ((unsigned long long (*)(unsigned long ulBase))ROM_TIMERTABLE[25])
X#define ROM_TimerValueGet64                                                           ((unsigned long long (*)(unsigned long ulBase))ROM_TIMERTABLE[25])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_TimerMatchSet64                                                   \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long long ullValue))ROM_TIMERTABLE[26])
X#define ROM_TimerMatchSet64                                                           ((void (*)(unsigned long ulBase,                                                         unsigned long long ullValue))ROM_TIMERTABLE[26])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_TimerMatchGet64                                                   \
S        ((unsigned long long (*)(unsigned long ulBase))ROM_TIMERTABLE[27])
X#define ROM_TimerMatchGet64                                                           ((unsigned long long (*)(unsigned long ulBase))ROM_TIMERTABLE[27])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the UART API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTCharPut                                                       \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned char ucData))ROM_UARTTABLE[0])
X#define ROM_UARTCharPut                                                               ((void (*)(unsigned long ulBase,                                                         unsigned char ucData))ROM_UARTTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTParityModeSet                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulParity))ROM_UARTTABLE[1])
X#define ROM_UARTParityModeSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulParity))ROM_UARTTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTParityModeGet                                                 \
N        ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[2])
X#define ROM_UARTParityModeGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTFIFOLevelSet                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulTxLevel,                                   \
N                   unsigned long ulRxLevel))ROM_UARTTABLE[3])
X#define ROM_UARTFIFOLevelSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulTxLevel,                                                      unsigned long ulRxLevel))ROM_UARTTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTFIFOLevelGet                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long *pulTxLevel,                                 \
N                   unsigned long *pulRxLevel))ROM_UARTTABLE[4])
X#define ROM_UARTFIFOLevelGet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long *pulTxLevel,                                                    unsigned long *pulRxLevel))ROM_UARTTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTConfigSetExpClk                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulUARTClk,                                   \
N                   unsigned long ulBaud,                                      \
N                   unsigned long ulConfig))ROM_UARTTABLE[5])
X#define ROM_UARTConfigSetExpClk                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulUARTClk,                                                      unsigned long ulBaud,                                                         unsigned long ulConfig))ROM_UARTTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTConfigGetExpClk                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulUARTClk,                                   \
N                   unsigned long *pulBaud,                                    \
N                   unsigned long *pulConfig))ROM_UARTTABLE[6])
X#define ROM_UARTConfigGetExpClk                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulUARTClk,                                                      unsigned long *pulBaud,                                                       unsigned long *pulConfig))ROM_UARTTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTEnable                                                        \
N        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[7])
X#define ROM_UARTEnable                                                                ((void (*)(unsigned long ulBase))ROM_UARTTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTDisable                                                       \
N        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[8])
X#define ROM_UARTDisable                                                               ((void (*)(unsigned long ulBase))ROM_UARTTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTEnableSIR                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   tBoolean bLowPower))ROM_UARTTABLE[9])
X#define ROM_UARTEnableSIR                                                             ((void (*)(unsigned long ulBase,                                                         tBoolean bLowPower))ROM_UARTTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTDisableSIR                                                    \
N        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[10])
X#define ROM_UARTDisableSIR                                                            ((void (*)(unsigned long ulBase))ROM_UARTTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTCharsAvail                                                    \
N        ((tBoolean (*)(unsigned long ulBase))ROM_UARTTABLE[11])
X#define ROM_UARTCharsAvail                                                            ((tBoolean (*)(unsigned long ulBase))ROM_UARTTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTSpaceAvail                                                    \
N        ((tBoolean (*)(unsigned long ulBase))ROM_UARTTABLE[12])
X#define ROM_UARTSpaceAvail                                                            ((tBoolean (*)(unsigned long ulBase))ROM_UARTTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTCharGetNonBlocking                                            \
N        ((long (*)(unsigned long ulBase))ROM_UARTTABLE[13])
X#define ROM_UARTCharGetNonBlocking                                                    ((long (*)(unsigned long ulBase))ROM_UARTTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTCharGet                                                       \
N        ((long (*)(unsigned long ulBase))ROM_UARTTABLE[14])
X#define ROM_UARTCharGet                                                               ((long (*)(unsigned long ulBase))ROM_UARTTABLE[14])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTCharPutNonBlocking                                            \
N        ((tBoolean (*)(unsigned long ulBase,                                  \
N                       unsigned char ucData))ROM_UARTTABLE[15])
X#define ROM_UARTCharPutNonBlocking                                                    ((tBoolean (*)(unsigned long ulBase,                                                         unsigned char ucData))ROM_UARTTABLE[15])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTBreakCtl                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   tBoolean bBreakState))ROM_UARTTABLE[16])
X#define ROM_UARTBreakCtl                                                              ((void (*)(unsigned long ulBase,                                                         tBoolean bBreakState))ROM_UARTTABLE[16])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTIntEnable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_UARTTABLE[17])
X#define ROM_UARTIntEnable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_UARTTABLE[17])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTIntDisable                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_UARTTABLE[18])
X#define ROM_UARTIntDisable                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_UARTTABLE[18])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTIntStatus                                                     \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tBoolean bMasked))ROM_UARTTABLE[19])
X#define ROM_UARTIntStatus                                                             ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_UARTTABLE[19])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTIntClear                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_UARTTABLE[20])
X#define ROM_UARTIntClear                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_UARTTABLE[20])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UpdateUART                                                        \
N        ((void (*)(void))ROM_UARTTABLE[21])
X#define ROM_UpdateUART                                                                ((void (*)(void))ROM_UARTTABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTDMAEnable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulDMAFlags))ROM_UARTTABLE[22])
X#define ROM_UARTDMAEnable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulDMAFlags))ROM_UARTTABLE[22])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_UARTDMADisable                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulDMAFlags))ROM_UARTTABLE[23])
X#define ROM_UARTDMADisable                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulDMAFlags))ROM_UARTTABLE[23])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_UARTFIFOEnable                                                    \
S        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[24])
X#define ROM_UARTFIFOEnable                                                            ((void (*)(unsigned long ulBase))ROM_UARTTABLE[24])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_UARTFIFODisable                                                   \
S        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[25])
X#define ROM_UARTFIFODisable                                                           ((void (*)(unsigned long ulBase))ROM_UARTTABLE[25])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_UARTBusy                                                          \
S        ((tBoolean (*)(unsigned long ulBase))ROM_UARTTABLE[26])
X#define ROM_UARTBusy                                                                  ((tBoolean (*)(unsigned long ulBase))ROM_UARTTABLE[26])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_UARTTxIntModeSet                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulMode))ROM_UARTTABLE[27])
X#define ROM_UARTTxIntModeSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulMode))ROM_UARTTABLE[27])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_UARTTxIntModeGet                                                  \
S        ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[28])
X#define ROM_UARTTxIntModeGet                                                          ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[28])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_UARTRxErrorGet                                                    \
S        ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[29])
X#define ROM_UARTRxErrorGet                                                            ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[29])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_UARTRxErrorClear                                                  \
S        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[30])
X#define ROM_UARTRxErrorClear                                                          ((void (*)(unsigned long ulBase))ROM_UARTTABLE[30])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_UARTClockSourceSet                                                \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulSource))ROM_UARTTABLE[31])
X#define ROM_UARTClockSourceSet                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulSource))ROM_UARTTABLE[31])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_UARTClockSourceGet                                                \
S        ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[32])
X#define ROM_UARTClockSourceGet                                                        ((unsigned long (*)(unsigned long ulBase))ROM_UARTTABLE[32])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_UART9BitEnable                                                    \
S        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[33])
X#define ROM_UART9BitEnable                                                            ((void (*)(unsigned long ulBase))ROM_UARTTABLE[33])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_UART9BitDisable                                                   \
S        ((void (*)(unsigned long ulBase))ROM_UARTTABLE[34])
X#define ROM_UART9BitDisable                                                           ((void (*)(unsigned long ulBase))ROM_UARTTABLE[34])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_UART9BitAddrSet                                                   \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned char ucAddr,                                      \
S                   unsigned char ucMask))ROM_UARTTABLE[35])
X#define ROM_UART9BitAddrSet                                                           ((void (*)(unsigned long ulBase,                                                         unsigned char ucAddr,                                                         unsigned char ucMask))ROM_UARTTABLE[35])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_UART9BitAddrSend                                                  \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned char ucAddr))ROM_UARTTABLE[36])
X#define ROM_UART9BitAddrSend                                                          ((void (*)(unsigned long ulBase,                                                         unsigned char ucAddr))ROM_UARTTABLE[36])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the uDMA API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelTransferSet                                            \
N        ((void (*)(unsigned long ulChannelStructIndex,                        \
N                   unsigned long ulMode,                                      \
N                   void *pvSrcAddr,                                           \
N                   void *pvDstAddr,                                           \
N                   unsigned long ulTransferSize))ROM_UDMATABLE[0])
X#define ROM_uDMAChannelTransferSet                                                    ((void (*)(unsigned long ulChannelStructIndex,                                           unsigned long ulMode,                                                         void *pvSrcAddr,                                                              void *pvDstAddr,                                                              unsigned long ulTransferSize))ROM_UDMATABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAEnable                                                        \
N        ((void (*)(void))ROM_UDMATABLE[1])
X#define ROM_uDMAEnable                                                                ((void (*)(void))ROM_UDMATABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMADisable                                                       \
N        ((void (*)(void))ROM_UDMATABLE[2])
X#define ROM_uDMADisable                                                               ((void (*)(void))ROM_UDMATABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAErrorStatusGet                                                \
N        ((unsigned long (*)(void))ROM_UDMATABLE[3])
X#define ROM_uDMAErrorStatusGet                                                        ((unsigned long (*)(void))ROM_UDMATABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAErrorStatusClear                                              \
N        ((void (*)(void))ROM_UDMATABLE[4])
X#define ROM_uDMAErrorStatusClear                                                      ((void (*)(void))ROM_UDMATABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelEnable                                                 \
N        ((void (*)(unsigned long ulChannelNum))ROM_UDMATABLE[5])
X#define ROM_uDMAChannelEnable                                                         ((void (*)(unsigned long ulChannelNum))ROM_UDMATABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelDisable                                                \
N        ((void (*)(unsigned long ulChannelNum))ROM_UDMATABLE[6])
X#define ROM_uDMAChannelDisable                                                        ((void (*)(unsigned long ulChannelNum))ROM_UDMATABLE[6])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelIsEnabled                                              \
N        ((tBoolean (*)(unsigned long ulChannelNum))ROM_UDMATABLE[7])
X#define ROM_uDMAChannelIsEnabled                                                      ((tBoolean (*)(unsigned long ulChannelNum))ROM_UDMATABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAControlBaseSet                                                \
N        ((void (*)(void *pControlTable))ROM_UDMATABLE[8])
X#define ROM_uDMAControlBaseSet                                                        ((void (*)(void *pControlTable))ROM_UDMATABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAControlBaseGet                                                \
N        ((void * (*)(void))ROM_UDMATABLE[9])
X#define ROM_uDMAControlBaseGet                                                        ((void * (*)(void))ROM_UDMATABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelRequest                                                \
N        ((void (*)(unsigned long ulChannelNum))ROM_UDMATABLE[10])
X#define ROM_uDMAChannelRequest                                                        ((void (*)(unsigned long ulChannelNum))ROM_UDMATABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelAttributeEnable                                        \
N        ((void (*)(unsigned long ulChannelNum,                                \
N                   unsigned long ulAttr))ROM_UDMATABLE[11])
X#define ROM_uDMAChannelAttributeEnable                                                ((void (*)(unsigned long ulChannelNum,                                                   unsigned long ulAttr))ROM_UDMATABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelAttributeDisable                                       \
N        ((void (*)(unsigned long ulChannelNum,                                \
N                   unsigned long ulAttr))ROM_UDMATABLE[12])
X#define ROM_uDMAChannelAttributeDisable                                               ((void (*)(unsigned long ulChannelNum,                                                   unsigned long ulAttr))ROM_UDMATABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelAttributeGet                                           \
N        ((unsigned long (*)(unsigned long ulChannelNum))ROM_UDMATABLE[13])
X#define ROM_uDMAChannelAttributeGet                                                   ((unsigned long (*)(unsigned long ulChannelNum))ROM_UDMATABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelControlSet                                             \
N        ((void (*)(unsigned long ulChannelStructIndex,                        \
N                   unsigned long ulControl))ROM_UDMATABLE[14])
X#define ROM_uDMAChannelControlSet                                                     ((void (*)(unsigned long ulChannelStructIndex,                                           unsigned long ulControl))ROM_UDMATABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L
S#define ROM_uDMAChannelSizeGet                                                \
S        ((unsigned long (*)(unsigned long ulChannelStructIndex))ROM_UDMATABLE[15])
X#define ROM_uDMAChannelSizeGet                                                        ((unsigned long (*)(unsigned long ulChannelStructIndex))ROM_UDMATABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_uDMAChannelModeGet                                                \
N        ((unsigned long (*)(unsigned long ulChannelStructIndex))ROM_UDMATABLE[16])
X#define ROM_uDMAChannelModeGet                                                        ((unsigned long (*)(unsigned long ulChannelStructIndex))ROM_UDMATABLE[16])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_uDMAChannelSelectSecondary                                        \
S        ((void (*)(unsigned long ulSecPeriphs))ROM_UDMATABLE[17])
X#define ROM_uDMAChannelSelectSecondary                                                ((void (*)(unsigned long ulSecPeriphs))ROM_UDMATABLE[17])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_uDMAChannelSelectDefault                                          \
S        ((void (*)(unsigned long ulDefPeriphs))ROM_UDMATABLE[18])
X#define ROM_uDMAChannelSelectDefault                                                  ((void (*)(unsigned long ulDefPeriphs))ROM_UDMATABLE[18])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_uDMAIntStatus                                                     \
S        ((unsigned long (*)(void))ROM_UDMATABLE[19])
X#define ROM_uDMAIntStatus                                                             ((unsigned long (*)(void))ROM_UDMATABLE[19])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_uDMAIntClear                                                      \
S        ((void (*)(unsigned long ulChanMask))ROM_UDMATABLE[20])
X#define ROM_uDMAIntClear                                                              ((void (*)(unsigned long ulChanMask))ROM_UDMATABLE[20])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_uDMAControlAlternateBaseGet                                       \
S        ((void * (*)(void))ROM_UDMATABLE[21])
X#define ROM_uDMAControlAlternateBaseGet                                               ((void * (*)(void))ROM_UDMATABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_uDMAChannelScatterGatherSet                                       \
S        ((void (*)(unsigned long ulChannelNum,                                \
S                   unsigned ulTaskCount,                                      \
S                   void *pvTaskList,                                          \
S                   unsigned long ulIsPeriphSG))ROM_UDMATABLE[22])
X#define ROM_uDMAChannelScatterGatherSet                                               ((void (*)(unsigned long ulChannelNum,                                                   unsigned ulTaskCount,                                                         void *pvTaskList,                                                             unsigned long ulIsPeriphSG))ROM_UDMATABLE[22])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_uDMAChannelAssign                                                 \
S        ((void (*)(unsigned long ulMapping))ROM_UDMATABLE[23])
X#define ROM_uDMAChannelAssign                                                         ((void (*)(unsigned long ulMapping))ROM_UDMATABLE[23])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the USB API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBIntStatus                                                      \
N        ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[0])
X#define ROM_USBIntStatus                                                              ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[0])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevAddrGet                                                     \
N        ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[1])
X#define ROM_USBDevAddrGet                                                             ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevAddrSet                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulAddress))ROM_USBTABLE[2])
X#define ROM_USBDevAddrSet                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulAddress))ROM_USBTABLE[2])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevConnect                                                     \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[3])
X#define ROM_USBDevConnect                                                             ((void (*)(unsigned long ulBase))ROM_USBTABLE[3])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevDisconnect                                                  \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[4])
X#define ROM_USBDevDisconnect                                                          ((void (*)(unsigned long ulBase))ROM_USBTABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevEndpointConfigSet                                           \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulMaxPacketSize,                             \
N                   unsigned long ulFlags))ROM_USBTABLE[5])
X#define ROM_USBDevEndpointConfigSet                                                   ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulMaxPacketSize,                                                unsigned long ulFlags))ROM_USBTABLE[5])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevEndpointDataAck                                             \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   tBoolean bIsLastPacket))ROM_USBTABLE[6])
X#define ROM_USBDevEndpointDataAck                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     tBoolean bIsLastPacket))ROM_USBTABLE[6])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevEndpointStall                                               \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulFlags))ROM_USBTABLE[7])
X#define ROM_USBDevEndpointStall                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[7])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBDevEndpointStallClear                                          \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulEndpoint,                                  \
S                   unsigned long ulFlags))ROM_USBTABLE[8])
X#define ROM_USBDevEndpointStallClear                                                  ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[8])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBDevEndpointStatusClear                                         \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulFlags))ROM_USBTABLE[9])
X#define ROM_USBDevEndpointStatusClear                                                 ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[9])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBEndpointDataGet                                                \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned char *pucData,                                    \
N                   unsigned long *pulSize))ROM_USBTABLE[10])
X#define ROM_USBEndpointDataGet                                                        ((long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned char *pucData,                                                       unsigned long *pulSize))ROM_USBTABLE[10])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBEndpointDataPut                                                \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned char *pucData,                                    \
N                   unsigned long ulSize))ROM_USBTABLE[11])
X#define ROM_USBEndpointDataPut                                                        ((long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned char *pucData,                                                       unsigned long ulSize))ROM_USBTABLE[11])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBEndpointDataSend                                               \
N        ((long (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulTransType))ROM_USBTABLE[12])
X#define ROM_USBEndpointDataSend                                                       ((long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulTransType))ROM_USBTABLE[12])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBEndpointDataToggleClear                                        \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulFlags))ROM_USBTABLE[13])
X#define ROM_USBEndpointDataToggleClear                                                ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[13])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBEndpointStatus                                                 \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulEndpoint))ROM_USBTABLE[14])
X#define ROM_USBEndpointStatus                                                         ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint))ROM_USBTABLE[14])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBFIFOAddrGet                                                    \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulEndpoint))ROM_USBTABLE[15])
X#define ROM_USBFIFOAddrGet                                                            ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint))ROM_USBTABLE[15])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBFIFOConfigGet                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long *pulFIFOAddress,                             \
N                   unsigned long *pulFIFOSize,                                \
N                   unsigned long ulFlags))ROM_USBTABLE[16])
X#define ROM_USBFIFOConfigGet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long *pulFIFOAddress,                                                unsigned long *pulFIFOSize,                                                   unsigned long ulFlags))ROM_USBTABLE[16])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBFIFOConfigSet                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulFIFOAddress,                               \
N                   unsigned long ulFIFOSize,                                  \
N                   unsigned long ulFlags))ROM_USBTABLE[17])
X#define ROM_USBFIFOConfigSet                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFIFOAddress,                                                  unsigned long ulFIFOSize,                                                     unsigned long ulFlags))ROM_USBTABLE[17])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBFIFOFlush                                                      \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulEndpoint,                                  \
S                   unsigned long ulFlags))ROM_USBTABLE[18])
X#define ROM_USBFIFOFlush                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[18])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBFrameNumberGet                                                 \
N        ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[19])
X#define ROM_USBFrameNumberGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[19])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostAddrGet                                                    \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulEndpoint,                         \
N                            unsigned long ulFlags))ROM_USBTABLE[20])
X#define ROM_USBHostAddrGet                                                            ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[20])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostAddrSet                                                    \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulAddr,                                      \
N                   unsigned long ulFlags))ROM_USBTABLE[21])
X#define ROM_USBHostAddrSet                                                            ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulAddr,                                                         unsigned long ulFlags))ROM_USBTABLE[21])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostEndpointDataAck                                            \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint))ROM_USBTABLE[23])
X#define ROM_USBHostEndpointDataAck                                                    ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint))ROM_USBTABLE[23])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostEndpointDataToggle                                         \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   tBoolean bDataToggle,                                      \
N                   unsigned long ulFlags))ROM_USBTABLE[24])
X#define ROM_USBHostEndpointDataToggle                                                 ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     tBoolean bDataToggle,                                                         unsigned long ulFlags))ROM_USBTABLE[24])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostEndpointStatusClear                                        \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulFlags))ROM_USBTABLE[25])
X#define ROM_USBHostEndpointStatusClear                                                ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[25])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostHubAddrGet                                                 \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            unsigned long ulEndpoint,                         \
N                            unsigned long ulFlags))ROM_USBTABLE[26])
X#define ROM_USBHostHubAddrGet                                                         ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[26])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostHubAddrSet                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint,                                  \
N                   unsigned long ulAddr,                                      \
N                   unsigned long ulFlags))ROM_USBTABLE[27])
X#define ROM_USBHostHubAddrSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulAddr,                                                         unsigned long ulFlags))ROM_USBTABLE[27])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostPwrDisable                                                 \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[28])
X#define ROM_USBHostPwrDisable                                                         ((void (*)(unsigned long ulBase))ROM_USBTABLE[28])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostPwrEnable                                                  \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[29])
X#define ROM_USBHostPwrEnable                                                          ((void (*)(unsigned long ulBase))ROM_USBTABLE[29])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostPwrConfig                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulFlags))ROM_USBTABLE[30])
X#define ROM_USBHostPwrConfig                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulFlags))ROM_USBTABLE[30])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostPwrFaultDisable                                            \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[31])
X#define ROM_USBHostPwrFaultDisable                                                    ((void (*)(unsigned long ulBase))ROM_USBTABLE[31])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostPwrFaultEnable                                             \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[32])
X#define ROM_USBHostPwrFaultEnable                                                     ((void (*)(unsigned long ulBase))ROM_USBTABLE[32])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostRequestIN                                                  \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulEndpoint))ROM_USBTABLE[33])
X#define ROM_USBHostRequestIN                                                          ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint))ROM_USBTABLE[33])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostRequestStatus                                              \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[34])
X#define ROM_USBHostRequestStatus                                                      ((void (*)(unsigned long ulBase))ROM_USBTABLE[34])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostReset                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   tBoolean bStart))ROM_USBTABLE[35])
X#define ROM_USBHostReset                                                              ((void (*)(unsigned long ulBase,                                                         tBoolean bStart))ROM_USBTABLE[35])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostResume                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   tBoolean bStart))ROM_USBTABLE[36])
X#define ROM_USBHostResume                                                             ((void (*)(unsigned long ulBase,                                                         tBoolean bStart))ROM_USBTABLE[36])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostSpeedGet                                                   \
N        ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[37])
X#define ROM_USBHostSpeedGet                                                           ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[37])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBHostSuspend                                                    \
N        ((void (*)(unsigned long ulBase))ROM_USBTABLE[38])
X#define ROM_USBHostSuspend                                                            ((void (*)(unsigned long ulBase))ROM_USBTABLE[38])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBIntDisable                                                     \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_USBTABLE[39])
X#define ROM_USBIntDisable                                                             ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_USBTABLE[39])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_USBIntEnable                                                      \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulIntFlags))ROM_USBTABLE[40])
X#define ROM_USBIntEnable                                                              ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_USBTABLE[40])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBDevEndpointConfigGet                                           \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulEndpoint,                                  \
S                   unsigned long *pulMaxPacketSize,                           \
S                   unsigned long *pulFlags))ROM_USBTABLE[41])
X#define ROM_USBDevEndpointConfigGet                                                   ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long *pulMaxPacketSize,                                              unsigned long *pulFlags))ROM_USBTABLE[41])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBEndpointDMAEnable                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulEndpoint,                                  \
S                   unsigned long ulFlags))ROM_USBTABLE[42])
X#define ROM_USBEndpointDMAEnable                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[42])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBEndpointDMADisable                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulEndpoint,                                  \
S                   unsigned long ulFlags))ROM_USBTABLE[43])
X#define ROM_USBEndpointDMADisable                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulFlags))ROM_USBTABLE[43])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBEndpointDataAvail                                              \
S        ((unsigned long (*)(unsigned long ulBase,                             \
S                            unsigned long ulEndpoint))ROM_USBTABLE[44])
X#define ROM_USBEndpointDataAvail                                                      ((unsigned long (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint))ROM_USBTABLE[44])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBOTGHostRequest                                                 \
S        ((void (*)(unsigned long ulBase,                                      \
S                   tBoolean bHNP))ROM_USBTABLE[45])
X#define ROM_USBOTGHostRequest                                                         ((void (*)(unsigned long ulBase,                                                         tBoolean bHNP))ROM_USBTABLE[45])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBModeGet                                                        \
S        ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[46])
X#define ROM_USBModeGet                                                                ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[46])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBEndpointDMAChannel                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulEndpoint,                                  \
S                   unsigned long ulChannel))ROM_USBTABLE[47])
X#define ROM_USBEndpointDMAChannel                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulEndpoint,                                                     unsigned long ulChannel))ROM_USBTABLE[47])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBIntDisableControl                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_USBTABLE[48])
X#define ROM_USBIntDisableControl                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_USBTABLE[48])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBIntEnableControl                                               \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_USBTABLE[49])
X#define ROM_USBIntEnableControl                                                       ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_USBTABLE[49])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBIntStatusControl                                               \
S        ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[50])
X#define ROM_USBIntStatusControl                                                       ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[50])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBIntDisableEndpoint                                             \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_USBTABLE[51])
X#define ROM_USBIntDisableEndpoint                                                     ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_USBTABLE[51])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBIntEnableEndpoint                                              \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulIntFlags))ROM_USBTABLE[52])
X#define ROM_USBIntEnableEndpoint                                                      ((void (*)(unsigned long ulBase,                                                         unsigned long ulIntFlags))ROM_USBTABLE[52])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L ||     0L ||     0L
S#define ROM_USBIntStatusEndpoint                                              \
S        ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[53])
X#define ROM_USBIntStatusEndpoint                                                      ((unsigned long (*)(unsigned long ulBase))ROM_USBTABLE[53])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBHostMode                                                       \
S        ((void (*)(unsigned long ulBase))ROM_USBTABLE[54])
X#define ROM_USBHostMode                                                               ((void (*)(unsigned long ulBase))ROM_USBTABLE[54])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBDevMode                                                        \
S        ((void (*)(unsigned long ulBase))ROM_USBTABLE[55])
X#define ROM_USBDevMode                                                                ((void (*)(unsigned long ulBase))ROM_USBTABLE[55])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBPHYPowerOff                                                    \
S        ((void (*)(unsigned long ulBase))ROM_USBTABLE[56])
X#define ROM_USBPHYPowerOff                                                            ((void (*)(unsigned long ulBase))ROM_USBTABLE[56])
N#endif
N#if defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     0L ||     0L
S#define ROM_USBPHYPowerOn                                                     \
S        ((void (*)(unsigned long ulBase))ROM_USBTABLE[57])
X#define ROM_USBPHYPowerOn                                                             ((void (*)(unsigned long ulBase))ROM_USBTABLE[57])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_USBOTGMode                                                        \
S        ((void (*)(unsigned long ulBase))ROM_USBTABLE[59])
X#define ROM_USBOTGMode                                                                ((void (*)(unsigned long ulBase))ROM_USBTABLE[59])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Watchdog API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogIntClear                                                  \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[0])
X#define ROM_WatchdogIntClear                                                          ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[0])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogRunning                                                   \
N        ((tBoolean (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[1])
X#define ROM_WatchdogRunning                                                           ((tBoolean (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[1])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogEnable                                                    \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[2])
X#define ROM_WatchdogEnable                                                            ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[2])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogResetEnable                                               \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[3])
X#define ROM_WatchdogResetEnable                                                       ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[3])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogResetDisable                                              \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[4])
X#define ROM_WatchdogResetDisable                                                      ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[4])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogLock                                                      \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[5])
X#define ROM_WatchdogLock                                                              ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[5])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogUnlock                                                    \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[6])
X#define ROM_WatchdogUnlock                                                            ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[6])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogLockState                                                 \
N        ((tBoolean (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[7])
X#define ROM_WatchdogLockState                                                         ((tBoolean (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[7])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogReloadSet                                                 \
N        ((void (*)(unsigned long ulBase,                                      \
N                   unsigned long ulLoadVal))ROM_WATCHDOGTABLE[8])
X#define ROM_WatchdogReloadSet                                                         ((void (*)(unsigned long ulBase,                                                         unsigned long ulLoadVal))ROM_WATCHDOGTABLE[8])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogReloadGet                                                 \
N        ((unsigned long (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[9])
X#define ROM_WatchdogReloadGet                                                         ((unsigned long (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[9])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogValueGet                                                  \
N        ((unsigned long (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[10])
X#define ROM_WatchdogValueGet                                                          ((unsigned long (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[10])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogIntEnable                                                 \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[11])
X#define ROM_WatchdogIntEnable                                                         ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[11])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogIntStatus                                                 \
N        ((unsigned long (*)(unsigned long ulBase,                             \
N                            tBoolean bMasked))ROM_WATCHDOGTABLE[12])
X#define ROM_WatchdogIntStatus                                                         ((unsigned long (*)(unsigned long ulBase,                                                         tBoolean bMasked))ROM_WATCHDOGTABLE[12])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogStallEnable                                               \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[13])
X#define ROM_WatchdogStallEnable                                                       ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[13])
N#endif
N#if defined(TARGET_IS_DUSTDEVIL_RA0) || \
N    defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L ||     1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_WatchdogStallDisable                                              \
N        ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[14])
X#define ROM_WatchdogStallDisable                                                      ((void (*)(unsigned long ulBase))ROM_WATCHDOGTABLE[14])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_WatchdogIntTypeSet                                                \
S        ((void (*)(unsigned long ulBase,                                      \
S                   unsigned long ulType))ROM_WATCHDOGTABLE[15])
X#define ROM_WatchdogIntTypeSet                                                        ((void (*)(unsigned long ulBase,                                                         unsigned long ulType))ROM_WATCHDOGTABLE[15])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Software API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_Crc16Array                                                        \
N        ((unsigned short (*)(unsigned long ulWordLen,                         \
N                             const unsigned long *pulData))ROM_SOFTWARETABLE[1])
X#define ROM_Crc16Array                                                                ((unsigned short (*)(unsigned long ulWordLen,                                                      const unsigned long *pulData))ROM_SOFTWARETABLE[1])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_Crc16Array3                                                       \
N        ((void (*)(unsigned long ulWordLen,                                   \
N                   const unsigned long *pulData,                              \
N                   unsigned short *pusCrc3))ROM_SOFTWARETABLE[2])
X#define ROM_Crc16Array3                                                               ((void (*)(unsigned long ulWordLen,                                                      const unsigned long *pulData,                                                 unsigned short *pusCrc3))ROM_SOFTWARETABLE[2])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_Crc16                                                             \
S        ((unsigned short (*)(unsigned short usCrc,                            \
S                             const unsigned char *pucData,                    \
S                             unsigned long ulCount))ROM_SOFTWARETABLE[3])
X#define ROM_Crc16                                                                     ((unsigned short (*)(unsigned short usCrc,                                                         const unsigned char *pucData,                                                 unsigned long ulCount))ROM_SOFTWARETABLE[3])
N#endif
N#if defined(TARGET_IS_BLIZZARD_RA1)
X#if 0L
S#define ROM_Crc8CCITT                                                         \
S        ((unsigned char (*)(unsigned char ucCrc,                              \
S                            const unsigned char *pucData,                     \
S                            unsigned long ulCount))ROM_SOFTWARETABLE[4])
X#define ROM_Crc8CCITT                                                                 ((unsigned char (*)(unsigned char ucCrc,                                                          const unsigned char *pucData,                                                 unsigned long ulCount))ROM_SOFTWARETABLE[4])
N#endif
N#if defined(TARGET_IS_TEMPEST_RB1) || \
N    defined(TARGET_IS_TEMPEST_RC1) || \
N    defined(TARGET_IS_TEMPEST_RC3) || \
N    defined(TARGET_IS_TEMPEST_RC5) || \
N    defined(TARGET_IS_FIRESTORM_RA2) || \
N    defined(TARGET_IS_BLIZZARD_RA1)
X#if 1L ||     0L ||     0L ||     0L ||     0L ||     0L
N#define ROM_pvAESTable                                                        \
N        ((void *)&(ROM_SOFTWARETABLE[7]))
X#define ROM_pvAESTable                                                                ((void *)&(ROM_SOFTWARETABLE[7]))
N#endif
N
N//*****************************************************************************
N//
N// Deprecated ROM functions.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N#ifdef ROM_FlashIntStatus
N#define ROM_FlashIntGetStatus \
N        ROM_FlashIntStatus
X#define ROM_FlashIntGetStatus         ROM_FlashIntStatus
N#endif
N#ifdef ROM_USBDevEndpointConfigSet
N#define ROM_USBDevEndpointConfig \
N        ROM_USBDevEndpointConfigSet
X#define ROM_USBDevEndpointConfig         ROM_USBDevEndpointConfigSet
N#endif
N#ifdef ROM_USBHostPwrConfig
N#define ROM_USBHostPwrFaultConfig \
N        ROM_USBHostPwrConfig
X#define ROM_USBHostPwrFaultConfig         ROM_USBHostPwrConfig
N#endif
N#endif
N
N#endif // __ROM_H__
L 36 "..\drivers\wav.c" 2
N#include "utils/ustdlib.h"
L 1 "..\..\..\utils/ustdlib.h" 1
N//*****************************************************************************
N//
N// ustdlib.h - Prototypes for simple standard library functions.
N//
N// Copyright (c) 2007-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N// Texas Instruments (TI) is supplying this software for use solely and
N// exclusively on TI's microcontroller products. The software is owned by
N// TI and/or its suppliers, and is protected under applicable copyright
N// laws. You may not combine this software with "viral" open-source
N// software in order to form a larger program.
N// 
N// THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
N// NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
N// NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
N// CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
N// DAMAGES, FOR ANY REASON WHATSOEVER.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __USTDLIB_H__
N#define __USTDLIB_H__
N
N#include <stdarg.h>
L 1 "C:\Keil\ARM\RV31\Inc\stdarg.h" 1
N/* stdarg.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.8 */
N/* Copyright (C) Codemist Ltd., 1988                            */
N/* Copyright (C) ARM Ltd., 1991-1999. All rights reserved */
N
N/*
N * RCS $Revision: 157865 $
N * Checkin $Date: 2010-06-30 13:43:11 +0100 (Wed, 30 Jun 2010) $
N * Revising $Author: agrant $
N */
N
N#ifndef __stdarg_h
N#define __stdarg_h
N
N  #ifndef __STDARG_DECLS
N  #define __STDARG_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS ::std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N/*
N * stdarg.h declares a type and defines macros for advancing through a
N * list of arguments whose number and types are not known to the called
N * function when it is translated. A function may be called with a variable
N * number of arguments of differing types. Its parameter list contains one or
N * more parameters. The rightmost parameter plays a special role in the access
N * mechanism, and will be called parmN in this description.
N */
N
N/* N.B. <stdio.h> is required to declare vfprintf() without defining      */
N/* va_list.  Clearly the type __va_list there must keep in step.          */
N  typedef struct __va_list { void *__ap; } va_list;
N
N   /*
N    * an array type suitable for holding information needed by the macro va_arg
N    * and the function va_end. The called function shall declare a variable
N    * (referred to as ap) having type va_list. The variable ap may be passed as
N    * an argument to another function.
N    * Note: va_list is an array type so that when an object of that type
N    * is passed as an argument it gets passed by reference.
N    */
N  #define va_start(ap, parmN) __va_start(ap, parmN)
N
N   /*
N    * The va_start macro shall be executed before any access to the unnamed
N    * arguments. The parameter ap points to an object that has type va_list.
N    * The va_start macro initialises ap for subsequent use by va_arg and
N    * va_end. The parameter parmN is the identifier of the rightmost parameter
N    * in the variable parameter list in the function definition (the one just
N    * before the '...'). If the parameter parmN is declared with the register
N    * storage class an error is given.
N    * If parmN is a narrow type (char, short, float) an error is given in
N    * strict ANSI mode, or a warning otherwise.
N    * Returns: no value.
N    */
N  #define va_arg(ap, type) __va_arg(ap, type)
N
N   /*
N    * The va_arg macro expands to an expression that has the type and value of
N    * the next argument in the call. The parameter ap shall be the same as the
N    * va_list ap initialised by va_start. Each invocation of va_arg modifies
N    * ap so that successive arguments are returned in turn. The parameter
N    * 'type' is a type name such that the type of a pointer to an object that
N    * has the specified type can be obtained simply by postfixing a * to
N    * 'type'. If type is a narrow type, an error is given in strict ANSI
N    * mode, or a warning otherwise. If the type is an array or function type,
N    * an error is given.
N    * In non-strict ANSI mode, 'type' is allowed to be any expression.
N    * Returns: The first invocation of the va_arg macro after that of the
N    *          va_start macro returns the value of the argument after that
N    *          specified by parmN. Successive invocations return the values of
N    *          the remaining arguments in succession.
N    *          The result is cast to 'type', even if 'type' is narrow.
N    */
N
N#define __va_copy(dest, src) ((void)((dest) = (src)))
N
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199409L)
N   /* va_copy is in C99 and non-strict C90 and non-strict C++
N    * __va_copy is always present.
N    */
N  #define va_copy(dest, src) ((void)((dest) = (src)))
N
N   /* The va_copy macro makes the va_list dest be a copy of
N    * the va_list src, as if the va_start macro had been applied
N    * to it followed by the same sequence of uses of the va_arg
N    * macro as had previously been used to reach the present state
N    * of src.
N    */
N#endif
N
N#define va_end(ap) __va_end(ap)
N   /*
N    * The va_end macro facilitates a normal return from the function whose
N    * variable argument list was referenced by the expansion of va_start that
N    * initialised the va_list ap. If the va_end macro is not invoked before
N    * the return, the behaviour is undefined.
N    * Returns: no value.
N    */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N
N    #ifdef __GNUC__
S     /* be cooperative with glibc */
S     typedef __CLIBNS va_list __gnuc_va_list;
S     #define __GNUC_VA_LIST
S     #undef __need___va_list
N    #endif
N
N  #endif /* __STDARG_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDARG_NO_EXPORTS
S      using ::std::va_list;
S    #endif
N  #endif /* __cplusplus */
N
N#endif
N
N/* end of stdarg.h */
L 29 "..\..\..\utils/ustdlib.h" 2
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup ustdlib_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N//! A structure that contains the broken down date and time.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! The number of years since 0 AD.
N    //
N    unsigned short usYear;
N
N    //
N    //! The month, where January is 0 and December is 11.
N    //
N    unsigned char ucMon;
N
N    //
N    //! The day of the month.
N    //
N    unsigned char ucMday;
N
N    //
N    //! The day of the week, where Sunday is 0 and Saturday is 6.
N    //
N    unsigned char ucWday;
N
N    //
N    //! The number of hours.
N    //
N    unsigned char ucHour;
N
N    //
N    //! The number of minutes.
N    //
N    unsigned char ucMin;
N
N    //
N    //! The number of seconds.
N    //
N    unsigned char ucSec;
N}
NtTime;
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern int uvsnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
N                      va_list vaArgP);
Nextern int usprintf(char *pcBuf, const char *pcString, ...);
Nextern int usnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
N                     ...);
Nextern void ulocaltime(unsigned long ulTime, tTime *psTime);
Nextern unsigned long umktime(tTime *psTime);
Nextern int ustrlen (const char *pcStr);
Nextern char *ustrncpy (char *pcDst, const char *pcSrc, int iNum);
Nextern unsigned long ustrtoul(const char *pcStr, const char **ppcStrRet,
N                              int iBase);
Nextern char *ustrstr(const char *pcHaystack, const char *pcNeedle);
Nextern int ustrnicmp(const char *pcStr1, const char *pcStr2, int iCount);
Nextern int ustrncmp(const char *pcStr1, const char *pcStr2, int iCount);
Nextern int ustrcmp(const char *pcStr1, const char *pcStr2);
Nextern int ustrcasecmp(const char *pcStr1, const char *pcStr2);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __USTDLIB_H__
L 37 "..\drivers\wav.c" 2
N#include "dac.h"
L 1 "..\drivers\dac.h" 1
N//*****************************************************************************
N//
N// dac.h - Prototypes and definitions for supporting the TLV320AIC3107 audio
N//         DAC on EVALBOT.
N//
N// Copyright (c) 2011-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N// Texas Instruments (TI) is supplying this software for use solely and
N// exclusively on TI's microcontroller products. The software is owned by
N// TI and/or its suppliers, and is protected under applicable copyright
N// laws. You may not combine this software with "viral" open-source
N// software in order to form a larger program.
N// 
N// THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
N// NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
N// NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
N// CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
N// DAMAGES, FOR ANY REASON WHATSOEVER.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N#ifndef __DAC_H__
N#define __DAC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//  TLV320AIC3107 Page 0 Register offsets.
N//
N//*****************************************************************************
N#define TI_PAGE_SELECT_R            0   // Page Select Reg
N#define TI_SOFTWARE_RESET_R         1   // Software Reset Reg
N#define TI_CODEC_SAMPLE_RATE_R      2   // Code Sample Rate Select Reg
N#define TI_PLL_PROG_A_R             3   // PLL Programming Reg A
N#define TI_PLL_PROG_B_R             4   // PLL Programming Reg B
N#define TI_PLL_PROG_C_R             5   // PLL Programming Reg C
N#define TI_PLL_PROG_D_R             6   // PLL Programming Reg D
N#define TI_CODEC_DATAPATH_R         7   // Codec Datapath Setup Reg
N#define TI_ASDI_CTL_A_R             8   // Audio Serial Data Interf Ctrl Reg A
N#define TI_ASDI_CTL_B_R             9   // Audio Serial Data Interf Ctrl Reg B
N#define TI_ASDI_CTL_C_R             10  // Audio Serial Data Interf Ctrl Reg C
N#define TI_ACO_FLAG_R               11  // Audio Codec Overflow Flag Reg
N#define TI_ACDF_CTL_R               12  // Audio Codec Digital Filter Ctrl Reg
N#define TI_HBPD_A_R                 13  // Headset / Button Press Detect Reg A
N#define TI_HBPD_B_R                 14  // Headset / Button Press Detect Reg B
N#define TI_LEFT_ADC_PGA_GAIN_CTL_R  15  // Left ADC PGA Gain Control Reg
N#define TI_RIGHT_ADC_PGA_GAIN_CTL_R 16  // Right ADC PGA Gain Control Reg
N#define TI_MIC3LR_LEFT_CTL_R        17  // MIC3L/R to Left ADC Control Reg
N#define TI_MIC3LR_RIGHT_CTL_R       18  // MIC3L/R to Right ADC Control Reg
N#define TI_LINE1L_LEFT_ADC_CTL_R    19  // LINE1L to Left ADC Control Reg
N#define TI_LINE2L_LEFT_ADC_CTL_R    20  // LINE2L to Left ADC Control Reg
N#define TI_LINE1R_LEFT_ADC_CTL_R    21  // LINE1R to Left ADC Control Reg
N#define TI_LINE1R_RIGHT_ADC_CTL_R   22  // LINE1R to Right ADC Control Reg
N#define TI_LINE2R_RIGHT_ADC_CTL_R   23  // LINE2R to Right ADC Control Reg
N#define TI_LINE1L_RIGHT_ADC_CTL_R   24  // LINE1L to Right ADC Control Reg
N#define TI_MICBIAS_CTL_R            25  // MICBIAS Control Reg
N#define TI_LEFT_AGC_CTL_A_R         26  // Left AGC Control Reg A
N#define TI_LEFT_AGC_CTL_B_R         27  // Left AGC Control Reg B
N#define TI_LEFT_AGC_CTL_C_R         28  // Left AGC Control Reg C
N#define TI_RIGHT_AGC_CTL_A_R        29  // Right AGC Control Reg A
N#define TI_RIGHT_AGC_CTL_B_R        30  // Right AGC Control Reg B
N#define TI_RIGHT_AGC_CTL_C_R        31  // Right AGC Control Reg C
N#define TI_LEFT_AGC_GAIN_R          32  // Left AGC Gain Reg
N#define TI_RIGHT_AGC_GAIN_R         33  // Right AGC Gain Reg
N#define TI_LEFT_AGC_NGD_R           34  // Left AGC Noise Gate Debounce Reg
N#define TI_RIGHT_AGC_NGD_R          35  // Right AGC Noise Gate Debounce Reg
N#define TI_ADC_FLAG_R               36  // ADC Flag Reg
N#define TI_DACPOD_CTL_R             37  // DAC Power and Output Driver Ctrl Reg
N#define TI_HPOD_CTL_R               38  // High Power Output Driver Ctrl Reg
N
N#define TI_HPOS_CTL_R               40  // High Power Output Stage Control Reg
N#define TI_DACOS_CTL_R              41  // DAC Output Switching Control Reg
N#define TI_ODPR_R                   42  // Output Driver Pop Reduction Reg
N#define TI_LEFT_DAC_DIG_VOL_CTL_R   43  // Left DAC Digital Volume Control Reg
N#define TI_RIGHT_DAC_DIG_VOL_CTL_R  44  // Right DAC Digital Volume Control Reg
N#define TI_LINE2L_HPLOUT_VOL_CTL_R  45  // LINE2L to HPLOUT Volume Control Reg
N#define TI_PGA_L_HPLOUT_VOL_CTL_R   46  // PGA_L to HPLOUT Volume Control Reg
N#define TI_DAC_L1_HPLOUT_VOL_CTL_R  47  // DAC_L1 to HPLOUT Volume Control Reg
N#define TI_LINE2R_HPLOUT_VOL_CTL_R  48  // LINE2R to HPLOUT Volume Control Reg
N#define TI_PGA_R_HPLOUT_VOL_CTL_R   49  // PGA_R to HPLOUT Volume Control Reg
N#define TI_DAC_R1_HPLOUT_VOL_CTL_R  50  // DAC_R1 to HPLOUT Volume Control Reg
N#define TI_HPLOUT_OUTPUT_LVL_CTL_R  51  // HPLOUT Output Level Control Reg
N#define TI_LINE2L_HPCOM_VOL_CTL_R   52  // LINE2L to HPCOM Volume Control Reg
N#define TI_PGA_L_HPCOM_VOL_CTL_R    53  // PGA_L to HPCOM Volume Control Reg
N#define TI_DAC_L1_HPCOM_VOL_CTL_R   54  // DAC_L1 to HPCOM Volume Control Reg
N#define TI_LINE2R_HPCOM_VOL_CTL_R   55  // LINE2R to HPCOM Volume Control Reg
N#define TI_PGA_R_HPCOM_VOL_CTL_R    56  // PGA_R to HPCOM Volume Control Reg
N#define TI_DAC_R1_HPCOM_VOL_CTL_R   57  // DAC_R1 to HPCOM Volume Control Reg
N#define TI_HPCOM_OUTPUT_LVL_CTL_R   58  // HPCOM Output Level Control Reg
N#define TI_LINE2L_HPROUT_VOL_CTL_R  59  // LINE2L to HPROUT Volume Control Reg
N#define TI_PGA_L_HPROUT_VOL_CTL_R   60  // PGA_L to HPROUT Volume Control Reg
N#define TI_DAC_L1_HPROUT_VOL_CTL_R  61  // DAC_L1 to HPROUT Volume Control Reg
N#define TI_LINE2R_HPROUT_VOL_CTL_R  62  // LINE2R to HPROUT Volume Control Reg
N#define TI_PGA_R_HPROUT_VOL_CTL_R   63  // PGA_R to HPROUT Volume Control Reg
N#define TI_DAC_R1_HPROUT_VOL_CTL_R  64  // DAC_R1 to HPROUT Volume Control Reg
N#define TI_HPROUT_OUTPUT_LVL_CTL_R  65  // HPROUT Output Level Control Reg
N
N#define TI_CLASSD_BYPASS_SWITCH_CTL_R 73  // Class-D and Bypass Switch Ctrl Reg
N
N#define TI_ADC_DC_DITHER_CTL_R      76    // ADC DC Dither Control Reg
N
N#define TI_LINE2L_LEFT_LOP_VOL_CTL_R  80    // LINE2L to LEFT_LOP Vol Ctrl Reg
N#define TI_PGA_L_LEFT_LOP_VOL_CTL_R   81    // PGA_L to LEFT_LOP Vol Ctrl Reg
N#define TI_DAC_L1_LEFT_LOP_VOL_CTL_R  82    // DAC_L1 to LEFT_LOP Vol Ctrl Reg
N#define TI_LINE2R_LEFT_LOP_VOL_CTL_R  83    // LINE2R to LEFT_LOP Vol Ctrl Reg
N#define TI_PGA_R_LEFT_LOP_VOL_CTL_R   84    // PGA_R to LEFT_LOP Vol Ctrl Reg
N#define TI_DAC_R1_LEFT_LOP_VOL_CTL_R  85    // DAC_R1 to LEFT_LOP Vol Ctrl Reg
N#define TI_LEFT_LOP_OUTPUT_LVL_CTL_R  86    // LEFT_LOP Output Level Ctrl Reg
N#define TI_LINE2L_RIGHT_LOP_VOL_CTL_R 87    // LINE2L to RIGHT_LOP Vol Ctrl Reg
N#define TI_PGA_L_RIGHT_LOP_VOL_CTL_R  88    // PGA_L to RIGHT_LOP Vol Ctrl Reg
N#define TI_DAC_L1_RIGHT_LOP_VOL_CTL_R 89    // DAC_L1 to RIGHT_LOP Vol Ctrl Reg
N#define TI_LINE2R_RIGHT_LOP_VOL_CTL_R 90    // LINE2R to RIGHT_LOP Vol Ctrl Reg
N#define TI_PGA_R_RIGhT_LOP_VOL_CTL_R  91    // PGA_R to RIGHT_LOP Vol Ctrl Reg
N#define TI_DAC_R1_RIGHT_LOP_VOL_CTL_R 92    // DAC_R1 to RIGHT_LOP Vol Ctrl Reg
N#define TI_RIGHT_LOP_OUTPUT_LVL_CTL_R 93    // RIGHT_LOP Output Level Ctrl Reg
N#define TI_MODULE_PWR_STAT_R        94  // Module Power Status Reg
N#define TI_ODSCD_STAT_R             95  // Output Driver Short Circuit Detect
N                                        // Status Reg
N#define TI_STICKY_INT_FLAGS_R       96  // Sticky Interrupt Flags Reg
N#define TI_RT_INT_FLAGS_R           97  // Real-time Interrupt Flags Reg
N#define TI_GPIO1_CTL_R              98  // GPIO1 Control Reg
N
N#define TI_CODEC_CLKIN_SRC_SEL_R    101 // CODEC CLKIN Source Selection Reg
N#define TI_CLK_GEN_CTL_R            102 // Clock Generation Control Reg
N#define TI_LEFT_AGC_ATTACK_TIME_R   103 // Left AGC New Prog Attack Time Reg
N#define TI_LEFT_AGC_DECAY_TIME_R    104 // Left AGC Programmable Decay Time Reg
N#define TI_RIGHT_AGC_ATTACK_TIME_R  105 // Right AGC Prog Attack Time Reg
N#define TI_RIGHT_AGC_DECAY_TIME_R   106 // Right AGC New Prog Decay Time Reg
N#define TI_ADC_DP_I2C_COND_R        107 // New Programmable ADC Digital Path
N                                        // and I2C Bus Condition Reg
N#define TI_PASBSDP_R                108 // Passive Analog Signal Bypass
N                                        // Selection During Powerdown Reg
N#define TI_DAC_QCA_R                109 // DAC Quiescent Current Adjustment Reg
N
N//*****************************************************************************
N//
N// I2C Addresses for the TI DAC.
N//
N//*****************************************************************************
N#define TI_TLV320AIC3107_ADDR           0x018
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern tBoolean DACInit(void);
Nextern void DACVolumeSet(unsigned long ulVolume);
Nextern unsigned long DACVolumeGet(void);
Nextern void  DACClassDEn(void);
Nextern void  DACClassDDis(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DAC_H__
L 38 "..\drivers\wav.c" 2
N#include "sound.h"
L 1 "..\drivers\sound.h" 1
N//*****************************************************************************
N//
N// sound.h - Definitions and prototypes for the EVALBOT sound driver.
N//
N// Copyright (c) 2011-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N// Texas Instruments (TI) is supplying this software for use solely and
N// exclusively on TI's microcontroller products. The software is owned by
N// TI and/or its suppliers, and is protected under applicable copyright
N// laws. You may not combine this software with "viral" open-source
N// software in order to form a larger program.
N// 
N// THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
N// NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
N// NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
N// CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
N// DAMAGES, FOR ANY REASON WHATSOEVER.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N#ifndef __SOUND_H__
N#define __SOUND_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Event definitions for the buffer callback function.
N//
N//*****************************************************************************
N#define BUFFER_EVENT_FREE       0x00000001
N#define BUFFER_EVENT_FULL       0x00000002
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void SoundInit(void);
Nextern void SoundIntHandler(void);
Nextern void SoundSetFormat(unsigned long ulSampleRate,
N                           unsigned short usBitsPerSample,
N                           unsigned short usChannels);
Nextern unsigned long SoundSampleRateGet(void);
Nextern void SoundBufferPlay(const void *pvData, unsigned long ulLength,
N                            void (*pfnCallback)(void *pvBuffer,
N                                                unsigned long ulEvent));
Nextern void SoundVolumeSet(unsigned long ulPercent);
Nextern unsigned char SoundVolumeGet(void);
Nextern void SoundVolumeDown(unsigned long ulPercent);
Nextern void SoundVolumeUp(unsigned long ulPercent);
Nextern void SoundClassDEn(void);
Nextern void SoundClassDDis(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __SOUND_H__
L 39 "..\drivers\wav.c" 2
N#include "wav.h"
L 1 "..\drivers\wav.h" 1
N//*****************************************************************************
N//
N// wav.h - Prototypes and definitions for the wav audio playback driver.
N//
N// Copyright (c) 2011-2012 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N// Texas Instruments (TI) is supplying this software for use solely and
N// exclusively on TI's microcontroller products. The software is owned by
N// TI and/or its suppliers, and is protected under applicable copyright
N// laws. You may not combine this software with "viral" open-source
N// software in order to form a larger program.
N// 
N// THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
N// NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
N// NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
N// CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
N// DAMAGES, FOR ANY REASON WHATSOEVER.
N// 
N// This is part of revision 9107 of the Stellaris Firmware Development Package.
N//
N//*****************************************************************************
N#ifndef __WAV_H__
N#define __WAV_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup wav_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N//! The header information parsed from a ``.wav'' file during a call to the
N//! function WaveOpen.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! Sample rate in bytes per second.
N    //
N    unsigned long ulSampleRate;
N
N    //
N    //! The average byte rate for the wav file.
N    //
N    unsigned long ulAvgByteRate;
N
N    //
N    //! The size of the wav data in the file.
N    //
N    unsigned long ulDataSize;
N
N    //
N    //! The number of bits per sample.
N    //
N    unsigned short usBitsPerSample;
N
N    //
N    //! The wav file format.
N    //
N    unsigned short usFormat;
N
N    //
N    //! The number of audio channels.
N    //
N    unsigned short usNumChannels;
N}
NtWaveHeader;
N
N//*****************************************************************************
N//
N//! Possible return codes from the WaveOpen function.
N//
N//*****************************************************************************
Ntypedef enum
N{
N    //
N    //! The wav data was parsed successfully.
N    //
N    WAVE_OK = 0,
N
N    //
N    //! The RIFF information in the wav data is not supported.
N    //
N    WAVE_INVALID_RIFF,
N
N    //
N    //! The chunk size specified in the wav data is not supported.
N    //
N    WAVE_INVALID_CHUNK,
N
N    //
N    //! The format of the wav data is not supported.
N    //
N    WAVE_INVALID_FORMAT
N}
NtWaveReturnCode;
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern tWaveReturnCode WaveOpen(unsigned long *pulAddress,
N                                tWaveHeader *pWaveHeader);
Nextern void WavePlayStart(tWaveHeader *pWaveHeader);
Nextern tBoolean WavePlayContinue(tWaveHeader *pWaveHeader);
Nextern void WaveStop(void);
Nextern void WaveGetTime(tWaveHeader *pWaveHeader, char *pcTime,
N                        unsigned long ulSize);
Nextern tBoolean WavePlaybackStatus(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __WAV_H__
L 40 "..\drivers\wav.c" 2
N
N//*****************************************************************************
N//
N//! \addtogroup wav_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Basic wav file RIFF header information used to open and read a wav file.
N//
N//*****************************************************************************
N#define RIFF_CHUNK_ID_RIFF      0x46464952
N#define RIFF_CHUNK_ID_FMT       0x20746d66
N#define RIFF_CHUNK_ID_DATA      0x61746164
N
N#define RIFF_TAG_WAVE           0x45564157
N
N#define RIFF_FORMAT_UNKNOWN     0x0000
N#define RIFF_FORMAT_PCM         0x0001
N#define RIFF_FORMAT_MSADPCM     0x0002
N#define RIFF_FORMAT_IMAADPCM    0x0011
N
N//*****************************************************************************
N//
N// Audio buffer size and flags definitions  for indicating state of the buffer.
N//
N//*****************************************************************************
N#define AUDIO_BUFFER_SIZE       4096
N
N#define BUFFER_BOTTOM_EMPTY     0x00000001
N#define BUFFER_TOP_EMPTY        0x00000002
N#define BUFFER_PLAYING          0x00000004
N
N//*****************************************************************************
N//
N// Allocate the audio clip buffer.
N//
N//*****************************************************************************
Nstatic unsigned char g_pucBuffer[AUDIO_BUFFER_SIZE];
Xstatic unsigned char g_pucBuffer[4096];
Nstatic unsigned char *g_pucDataPtr;
Nstatic unsigned long g_ulMaxBufferSize;
N
N//*****************************************************************************
N//
N// Holds the state of the audio buffer.
N//
N//*****************************************************************************
Nstatic volatile unsigned long g_ulFlags;
N
N//*****************************************************************************
N//
N// Variables used to track playback position and time.
N//
N//*****************************************************************************
Nstatic unsigned long g_ulBytesPlayed;
Nstatic unsigned long g_ulBytesRemaining;
Nstatic unsigned short g_usMinutes;
Nstatic unsigned short g_usSeconds;
N
N//*****************************************************************************
N//
N// This function is called by the sound driver when a buffer has been
N// played.  It marks the buffer (top half or bottom half) as free.
N//
N//*****************************************************************************
Nstatic void
NBufferCallback(void *pvBuffer, unsigned long ulEvent)
N{
N    //
N    // Handle buffer-free event
N    //
N    if(ulEvent & BUFFER_EVENT_FREE)
X    if(ulEvent & 0x00000001)
N    {
N        //
N        // If pointing at the start of the buffer, then this is the first
N        // half, so mark it as free.
N        //
N        if(pvBuffer == g_pucBuffer)
N        {
N            g_ulFlags |= BUFFER_BOTTOM_EMPTY;
X            g_ulFlags |= 0x00000001;
N        }
N
N        //
N        // Otherwise it must be the second half of the buffer that is free.
N        //
N        else
N        {
N            g_ulFlags |= BUFFER_TOP_EMPTY;
X            g_ulFlags |= 0x00000002;
N        }
N
N        //
N        // Update the byte count.
N        //
N        g_ulBytesPlayed += AUDIO_BUFFER_SIZE >> 1;
X        g_ulBytesPlayed += 4096 >> 1;
N    }
N}
N
N//*****************************************************************************
N//
N// Converts unsigned 8 bit data to signed data in place.
N//
N// \param pucBuffer is a pointer to the input data buffer.
N// \param ulSize is the size of the input data buffer.
N//
N// This function converts the contents of  an 8 bit unsigned buffer to 8 bit
N// signed data in place so that the buffer can be passed into the I2S controller
N// for playback.
N//
N// \return None.
N//
N//*****************************************************************************
Nstatic void
NWaveConvert8Bit(unsigned char *pucBuffer, unsigned long ulSize)
N{
N    unsigned long ulIdx;
N
N    //
N    // Loop through the entire array, and convert the 8-bit unsigned data
N    // to 8-bit signed.
N    //
N    for(ulIdx = 0; ulIdx < ulSize; ulIdx++)
N    {
N        *pucBuffer = ((short)(*pucBuffer)) - 128;
N        pucBuffer++;
N    }
N}
N
N//*****************************************************************************
N//
N//! Opens a wav file and parses its header information.
N//!
N//! \param pulAddress is a pointer to the start of the wav format data in
N//! memory.
N//! \param pWaveHeader is a pointer to a caller-supplied tWaveHeader structure
N//! that will be populated by the function.
N//!
N//! This function is used to parse a wav header and populate a caller-supplied
N//! header structure in preparation for playback.  It can also be used to test
N//! if a clip is in wav format or not.
N//!
N//! \return \b WAVE_OK if the file was parsed successfully,
N//! \b WAVE_INVALID_RIFF if RIFF information is not supported,
N//! \b WAVE_INVALID_CHUNK if the chunk size is not supported,
N//! \b WAVE_INVALID_FORMAT if the format is not supported.
N//
N//*****************************************************************************
NtWaveReturnCode
NWaveOpen(unsigned long *pulAddress, tWaveHeader *pWaveHeader)
N{
N    unsigned long *pulBuffer;
N    unsigned short *pusBuffer;
N    unsigned long ulChunkSize;
N    unsigned long ulBytesPerSample;
N
N    //
N    // Get a pointer to the RIFF tag.
N    //
N    pulBuffer = (unsigned long *)pulAddress;
N
N    //
N    // Check for valid RIFF.
N    //
N    if((pulBuffer[0] != RIFF_CHUNK_ID_RIFF) || (pulBuffer[2] != RIFF_TAG_WAVE))
X    if((pulBuffer[0] != 0x46464952) || (pulBuffer[2] != 0x45564157))
N    {
N        return(WAVE_INVALID_RIFF);
N    }
N
N    //
N    // Check for valid chunk.
N    //
N    if(pulBuffer[3] != RIFF_CHUNK_ID_FMT)
X    if(pulBuffer[3] != 0x20746d66)
N    {
N        return(WAVE_INVALID_CHUNK);
N    }
N
N    //
N    // Read the chunk size and verify it is okay.
N    //
N    ulChunkSize = pulBuffer[4];
N    if(ulChunkSize > 16)
N    {
N        return(WAVE_INVALID_CHUNK);
N    }
N
N    //
N    // Read the next chunk header.
N    //
N    pulBuffer = (unsigned long *)&pulAddress[5];
N    pusBuffer = (unsigned short *)pulBuffer;
N
N    //
N    // Populate the caller-supplied header structure with the wav format
N    // information.
N    //
N    pWaveHeader->usFormat = pusBuffer[0];
N    pWaveHeader->usNumChannels =  pusBuffer[1];
N    pWaveHeader->ulSampleRate = pulBuffer[1];
N    pWaveHeader->ulAvgByteRate = pulBuffer[2];
N    pWaveHeader->usBitsPerSample = pusBuffer[7];
N
N    //
N    // Reset the byte count.
N    //
N    g_ulBytesPlayed = 0;
N
N    //
N    // Calculate the Maximum buffer size based on format.  There can only be
N    // 1024 samples per ping-pong buffer due to uDMA.
N    //
N    ulBytesPerSample = (pWaveHeader->usBitsPerSample *
N                        pWaveHeader->usNumChannels) >> 3;
N
N    //
N    // Cap the maximum buffer size used to be the smaller of 1024 samples,
N    // which is the limit of the uDMA controller, or the size of the
N    // audio buffer.
N    //
N    if(((AUDIO_BUFFER_SIZE >> 1) / ulBytesPerSample) > 1024)
X    if(((4096 >> 1) / ulBytesPerSample) > 1024)
N    {
N        g_ulMaxBufferSize = 1024 * ulBytesPerSample;
N    }
N    else
N    {
N        g_ulMaxBufferSize = AUDIO_BUFFER_SIZE >> 1;
X        g_ulMaxBufferSize = 4096 >> 1;
N    }
N
N    //
N    // Only mono and stereo supported.
N    //
N    if(pWaveHeader->usNumChannels > 2)
N    {
N        return(WAVE_INVALID_FORMAT);
N    }
N
N    //
N    // Read the next chunk header.
N    //
N    pulBuffer = (unsigned long *)&pulAddress[5] + (ulChunkSize / 4);
N    if(pulBuffer[0] != RIFF_CHUNK_ID_DATA)
X    if(pulBuffer[0] != 0x61746164)
N    {
N        return(WAVE_INVALID_CHUNK);
N    }
N
N    //
N    // Save the size of the data.
N    //
N    pWaveHeader->ulDataSize = pulBuffer[1];
N
N    //
N    // Calculate the duration of the clip
N    //
N    g_usSeconds = pWaveHeader->ulDataSize / pWaveHeader->ulAvgByteRate;
N    g_usMinutes = g_usSeconds / 60;
N    g_usSeconds -= g_usMinutes * 60;
N
N    //
N    // Set the data pointer to the start of the data
N    //
N    g_pucDataPtr = (unsigned char *)&pulBuffer[2];
N
N    //
N    // Set the number of data bytes in the file.
N    //
N    g_ulBytesRemaining = pWaveHeader->ulDataSize;
N
N    //
N    // Adjust the average bit rate for 8 bit mono files.
N    //
N    if((pWaveHeader->usNumChannels == 1) && (pWaveHeader->usBitsPerSample == 8))
N    {
N        pWaveHeader->ulAvgByteRate <<=1;
N    }
N
N    //
N    // Set the format of the playback in the sound driver.
N    //
N    SoundSetFormat(pWaveHeader->ulSampleRate, pWaveHeader->usBitsPerSample,
N                   pWaveHeader->usNumChannels);
N
N    //
N    // Made it to here ... return success.
N    //
N    return(WAVE_OK);
N}
N
N//*****************************************************************************
N//
N//! Change the playback state to stop the playback.
N//!
N//! This function changes the state of playback to ``stopped'' so that the
N//! audio clip will stop playing.  It does not stop the clip immediately but
N//! instead changes an internal flag so that the audio clip will stop at the
N//! next buffer update.  This allows this function to be called from the
N//! context of an interrupt handler.
N//!
N//! \return None.
N//
N//*****************************************************************************
Nvoid
NWaveStop(void)
N{
N    //
N    // Clear the flag that indicates audio is playing.
N    //
N    g_ulFlags &= ~BUFFER_PLAYING;
X    g_ulFlags &= ~0x00000004;
N}
N
N//*****************************************************************************
N//
N// Read next block of data from audio clip.
N//
N// \param pWaveHeader is a pointer to wave header data for this audio clip.
N// \param pucBuffer is a pointer to a buffer where the next block of data
N// will be copied.
N//
N// This function reads the next block of data from the playing audio clip
N// and stores it in the caller-supplied buffer.  If required the data will
N// be converted in-place from 8-bit unsigned to 8-bit signed.
N//
N// \return The number of bytes read from the audio clip and stored in the
N// buffer.
N//
N//*****************************************************************************
Nstatic unsigned long
NWaveRead(tWaveHeader *pWaveHeader, unsigned char *pucBuffer)
N{
N    int i;
N    unsigned long ulBytesToRead;
N
N    //
N    // Either read a half buffer or just the bytes remaining if we are at the
N    // end of the file.
N    //
N    if(g_ulBytesRemaining < g_ulMaxBufferSize)
N    {
N        ulBytesToRead = g_ulBytesRemaining;
N    }
N    else
N    {
N        ulBytesToRead = g_ulMaxBufferSize;
N    }
N
N    //
N    // Copy data from the playing audio clip to the caller-supplied buffer.
N    // This buffer will be in SRAM which is required in case the data needs
N    // 8-bit sign conversion, and also so that the buffer can be handled by
N    // uDMA.
N    //
N    for(i = 0; i < ulBytesToRead; i++)
N    {
N        pucBuffer[i] = g_pucDataPtr[i];
N    }
N
N    //
N    // Decrement the number of data bytes remaining to be read.
N    //
N    g_ulBytesRemaining -= ulBytesToRead;
N
N    //
N    // Update the global data pointer keeping track of the location in flash.
N    //
N    g_pucDataPtr += ulBytesToRead;
N
N    //
N    // Need to convert the audio from unsigned to signed if 8 bit
N    // audio is used.
N    //
N    if(pWaveHeader->usBitsPerSample == 8)
N    {
N        WaveConvert8Bit(pucBuffer, ulBytesToRead);
N    }
N
N    //
N    // Return the number of bytes that were read from the audio clip into
N    // the buffer.
N    //
N    return(ulBytesToRead);
N}
N
N//*****************************************************************************
N//
N//! Initialize and start playing a wav file.
N//!
N//! \param pWaveHeader is the wave header structure containing the clip
N//! format information.
N//!
N//! This function will prepare a wave audio clip for playing, using the wave
N//! format information passed in the structure pWaveHeader, which was
N//! previously populated by a call to WaveOpen().  Once this function is used
N//! to prepare the clip for playing, then WavePlayContinue() should be used
N//! to cause the clip to actually play on the audio output.
N//!
N//! \return None.
N//
N//*****************************************************************************
Nvoid
NWavePlayStart(tWaveHeader *pWaveHeader)
N{
N    //
N    // Mark both buffers as empty.
N    //
N    g_ulFlags = BUFFER_BOTTOM_EMPTY | BUFFER_TOP_EMPTY;
X    g_ulFlags = 0x00000001 | 0x00000002;
N
N    //
N    // Indicate that the application is about to start playing.
N    //
N    g_ulFlags |= BUFFER_PLAYING;
X    g_ulFlags |= 0x00000004;
N
N    //
N    // Enable the Class D amp.  It's turned off when idle to save power.
N    //
N    SoundClassDEn();
N}
N
N//*****************************************************************************
N//
N//! Continues playback of a wave file previously passed to WavePlayStart().
N//!
N//! \param pWaveHeader points to the structure containing information on the
N//! wave file being played.
N//!
N//! This function must be called periodically (at least every 40mS) after
N//! WavePlayStart() to continue playback of an audio wav file.  It does any
N//! necessary housekeeping to keep the DAC supplied with audio data and returns
N//! a value indicating when the playback has completed.
N//!
N//! \return Returns \b true when playback is complete or \b false if more audio
N//! data still remains to be played.
N//
N//*****************************************************************************
NtBoolean
NWavePlayContinue(tWaveHeader *pWaveHeader)
N{
N    tBoolean bRetcode;
N    unsigned long ulCount;
N
N    //
N    // Assume we're not finished until we learn otherwise.
N    //
N    bRetcode = false;
X    bRetcode = 0;
N
N    //
N    // Set a value that we can use to tell whether or not we processed any
N    // new data.
N    //
N    ulCount = 0xFFFFFFFF;
N
N    //
N    // Must disable I2S interrupts during this time to prevent state problems.
N    //
N    ROM_IntDisable(INT_I2S0);
X    ((void (*)(unsigned long ulInterrupt))((unsigned long *)(((unsigned long *)0x01000010)[14]))[3])(68);
N
N    //
N    // If the refill flag gets cleared then fill the requested side of the
N    // buffer.
N    //
N    if(g_ulFlags & BUFFER_BOTTOM_EMPTY)
X    if(g_ulFlags & 0x00000001)
N    {
N        //
N        // Read out the next buffer worth of data.
N        //
N        ulCount = WaveRead(pWaveHeader, g_pucBuffer);
N
N        //
N        // Start the playback for a new buffer.
N        //
N        SoundBufferPlay(g_pucBuffer, ulCount, BufferCallback);
N
N        //
N        // Bottom half of the buffer is now not empty.
N        //
N        g_ulFlags &= ~BUFFER_BOTTOM_EMPTY;
X        g_ulFlags &= ~0x00000001;
N    }
N
N    if(g_ulFlags & BUFFER_TOP_EMPTY)
X    if(g_ulFlags & 0x00000002)
N    {
N        //
N        // Read out the next buffer worth of data.
N        //
N        ulCount = WaveRead(pWaveHeader, &g_pucBuffer[AUDIO_BUFFER_SIZE >> 1]);
X        ulCount = WaveRead(pWaveHeader, &g_pucBuffer[4096 >> 1]);
N
N        //
N        // Start the playback for a new buffer.
N        //
N        SoundBufferPlay(&g_pucBuffer[AUDIO_BUFFER_SIZE >> 1],
X        SoundBufferPlay(&g_pucBuffer[4096 >> 1],
N                        ulCount, BufferCallback);
N
N        //
N        // Top half of the buffer is now not empty.
N        //
N        g_ulFlags &= ~BUFFER_TOP_EMPTY;
X        g_ulFlags &= ~0x00000002;
N    }
N
N    //
N    // Audio playback is done once the count is below a full buffer.
N    //
N    if((ulCount < g_ulMaxBufferSize) || (g_ulBytesRemaining == 0))
N    {
N        //
N        // No longer playing audio.
N        //
N        g_ulFlags &= ~BUFFER_PLAYING;
X        g_ulFlags &= ~0x00000004;
N
N        //
N        // Wait for the buffer to empty.
N        //
N        while(g_ulFlags != (BUFFER_TOP_EMPTY | BUFFER_BOTTOM_EMPTY))
X        while(g_ulFlags != (0x00000002 | 0x00000001))
N        {
N        }
N
N        //
N        // Disable the Class D amp to save power.
N        //
N        SoundClassDDis();
N        bRetcode = true;
X        bRetcode = 1;
N    }
N
N    //
N    // Reenable the I2S interrupt now that we're finished mucking with
N    // state and flags.
N    //
N    ROM_IntEnable(INT_I2S0);
X    ((void (*)(unsigned long ulInterrupt))((unsigned long *)(((unsigned long *)0x01000010)[14]))[0])(68);
N
N    return(bRetcode);
N}
N
N//*****************************************************************************
N//
N//! Formats a text string showing elapsed and total playing time.
N//!
N//! \param pWaveHeader is a pointer to the current wave file's header
N//!  information.  This structure will have been populated by a previous call
N//!  to WaveOpen().
N//! \param pcTime points to storage for the returned string.
N//! \param ulSize is the size of the buffer pointed to by \e pcTime.
N//!
N//! This function may be called periodically by an application during the time
N//! that a wave file is playing.  It formats a text string containing the
N//! current playback time and the total length of the audio clip.  The
N//! formatted string may be up to 12 bytes in length containing the
N//! terminating NULL so, to prevent truncation, \e ulSize must be 12 or larger.
N//!
N//! \return None.
N//
N//*****************************************************************************
Nvoid
NWaveGetTime(tWaveHeader *pWaveHeader, char *pcTime, unsigned long ulSize)
N{
N    unsigned long ulSeconds;
N    unsigned long ulMinutes;
N
N    //
N    // Calculate the integer number of minutes and seconds.
N    //
N    ulSeconds = g_ulBytesPlayed / pWaveHeader->ulAvgByteRate;
N    ulMinutes = ulSeconds / 60;
N    ulSeconds -= ulMinutes * 60;
N
N    //
N    // If for some reason the seconds go over, clip to the right size.
N    //
N    if(ulSeconds > g_usSeconds)
N    {
N        ulSeconds = g_usSeconds;
N    }
N
N    //
N    // Print the time string in the format mm.ss/mm.ss
N    //
N    usnprintf((char *)pcTime, ulSize, "%d:%02d/%d:%02d", ulMinutes,
N              ulSeconds, g_usMinutes, g_usSeconds);
N}
N
N//*****************************************************************************
N//
N//! Returns the current playback status of the wave file.
N//!
N//! This function may be called to determine whether a wave file is currently
N//! playing.
N//!
N//! \return Returns \b true if a wave file us currently playing or \b false if
N//! no file is playing.
N//
N//*****************************************************************************
NtBoolean
NWavePlaybackStatus(void)
N{
N    return((g_ulFlags & BUFFER_PLAYING) ? true : false);
X    return((g_ulFlags & 0x00000004) ? 1 : 0);
N}
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
