{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717552509978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717552509978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 09:55:09 2024 " "Processing started: Wed Jun 05 09:55:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717552509978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717552509978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32i -c rv32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32i -c rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717552509978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1717552510165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i " "Found entity 1: rv32i" {  } { { "rv32i.bdf" "" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_32bit " "Found entity 1: MUX2to1_32bit" {  } { { "MUX2to1_32bit.v" "" { Text "C:/Users/user/Desktop/test/rv32i/MUX2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1_32bit " "Found entity 1: MUX4to1_32bit" {  } { { "MUX4to1_32bit.v" "" { Text "C:/Users/user/Desktop/test/rv32i/MUX4to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/test/rv32i/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/test/rv32i/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_control.v 2 2 " "Found 2 design units, including 2 entities, in source file dm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_control " "Found entity 1: dm_control" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem " "Found entity 2: mem" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/user/Desktop/test/rv32i/instr_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regster.v 1 1 " "Found 1 design units, including 1 entities, in source file regster.v" { { "Info" "ISGN_ENTITY_NAME" "1 regster " "Found entity 1: regster" {  } { { "regster.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debonce.v 1 1 " "Found 1 design units, including 1 entities, in source file debonce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debonce " "Found entity 1: debonce" {  } { { "debonce.v" "" { Text "C:/Users/user/Desktop/test/rv32i/debonce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showpc.v 2 2 " "Found 2 design units, including 2 entities, in source file showpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 showpc " "Found entity 1: showpc" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""} { "Info" "ISGN_ENTITY_NAME" "2 segdec " "Found entity 2: segdec" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/user/Desktop/test/rv32i/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regshow.v 1 1 " "Found 1 design units, including 1 entities, in source file regshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 regshow " "Found entity 1: regshow" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmem.v 1 1 " "Found 1 design units, including 1 entities, in source file inmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inmem " "Found entity 1: inmem" {  } { { "inmem.v" "" { Text "C:/Users/user/Desktop/test/rv32i/inmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552516700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i " "Elaborating entity \"rv32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717552516716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regshow regshow:inst14 " "Elaborating entity \"regshow\" for hierarchy \"regshow:inst14\"" {  } { { "rv32i.bdf" "inst14" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 920 1896 2112 1096 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 regshow.v(70) " "Verilog HDL assignment warning at regshow.v(70): truncated value with size 32 to match size of target (18)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516735 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 regshow.v(78) " "Verilog HDL assignment warning at regshow.v(78): truncated value with size 32 to match size of target (6)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516735 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 regshow.v(186) " "Verilog HDL assignment warning at regshow.v(186): truncated value with size 32 to match size of target (28)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516735 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 regshow.v(195) " "Verilog HDL assignment warning at regshow.v(195): truncated value with size 32 to match size of target (20)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516735 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 regshow.v(212) " "Verilog HDL assignment warning at regshow.v(212): truncated value with size 32 to match size of target (20)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516735 "|rv32i|regshow:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller regshow:inst14\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"regshow:inst14\|LCD_Controller:u0\"" {  } { { "regshow.v" "u0" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/user/Desktop/test/rv32i/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516750 "|rv32i|regshow:inst14|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:inst11 " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:inst11\"" {  } { { "rv32i.bdf" "inst11" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 288 568 752 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516766 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 27 instr_memory.v(21) " "Verilog HDL warning at instr_memory.v(21): number of words (27) in memory file does not match the number of elements in the address range \[0:27\]" {  } { { "instr_memory.v" "" { Text "C:/Users/user/Desktop/test/rv32i/instr_memory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1717552516766 "|rv32i|instr_memory:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_memory\[27\] 0 instr_memory.v(7) " "Net \"INST_memory\[27\]\" at instr_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/user/Desktop/test/rv32i/instr_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1717552516766 "|rv32i|instr_memory:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst " "Elaborating entity \"pc\" for hierarchy \"pc:inst\"" {  } { { "rv32i.bdf" "inst" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 272 272 472 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debonce debonce:inst2 " "Elaborating entity \"debonce\" for hierarchy \"debonce:inst2\"" {  } { { "rv32i.bdf" "inst2" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 176 24 168 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "rv32i.bdf" "inst4" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 336 904 1088 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:inst7 " "Elaborating entity \"branch\" for hierarchy \"branch:inst7\"" {  } { { "rv32i.bdf" "inst7" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 672 1528 1688 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(13) " "Verilog HDL assignment warning at branch.v(13): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516797 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(15) " "Verilog HDL assignment warning at branch.v(15): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516797 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(17) " "Verilog HDL assignment warning at branch.v(17): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516797 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(19) " "Verilog HDL assignment warning at branch.v(19): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516797 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(21) " "Verilog HDL assignment warning at branch.v(21): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516797 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(23) " "Verilog HDL assignment warning at branch.v(23): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516797 "|rv32i|branch:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regster regster:inst3 " "Elaborating entity \"regster\" for hierarchy \"regster:inst3\"" {  } { { "rv32i.bdf" "inst3" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 304 1232 1416 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4to1_32bit MUX4to1_32bit:inst9 " "Elaborating entity \"MUX4to1_32bit\" for hierarchy \"MUX4to1_32bit:inst9\"" {  } { { "rv32i.bdf" "inst9" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 424 2176 2336 568 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst8 " "Elaborating entity \"alu\" for hierarchy \"alu:inst8\"" {  } { { "rv32i.bdf" "inst8" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 424 1840 2024 536 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_32bit MUX2to1_32bit:inst5 " "Elaborating entity \"MUX2to1_32bit\" for hierarchy \"MUX2to1_32bit:inst5\"" {  } { { "rv32i.bdf" "inst5" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 304 1520 1680 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_control dm_control:inst12 " "Elaborating entity \"dm_control\" for hierarchy \"dm_control:inst12\"" {  } { { "rv32i.bdf" "inst12" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 680 1816 2056 824 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516828 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in_buff dm_control.v(24) " "Verilog HDL Always Construct warning at dm_control.v(24): inferring latch(es) for variable \"data_in_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_buff dm_control.v(24) " "Verilog HDL Always Construct warning at dm_control.v(24): inferring latch(es) for variable \"data_out_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[0\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[0\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[1\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[1\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[2\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[2\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[3\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[3\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[4\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[4\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[5\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[5\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[6\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[6\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[7\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[7\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[8\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[8\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[9\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[9\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[10\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[10\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[11\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[11\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[12\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[12\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[13\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[13\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[14\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[14\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[15\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[15\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[16\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[16\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[17\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[17\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[18\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[18\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[19\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[19\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[20\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[20\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[21\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[21\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[22\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[22\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[23\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[23\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[24\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[24\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[25\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[25\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[26\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[26\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[27\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[27\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[28\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[28\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[29\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[29\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[30\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[30\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[31\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[31\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[0\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[0\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[1\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[1\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[2\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[2\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[3\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[3\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[4\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[4\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[5\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[5\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[6\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[6\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[7\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[7\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[8\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[8\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[9\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[9\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[10\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[10\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[11\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[11\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[12\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[12\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[13\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[13\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[14\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[14\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[15\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[15\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[16\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[16\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[17\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[17\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[18\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[18\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[19\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[19\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[20\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[20\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[21\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[21\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[22\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[22\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[23\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[23\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[24\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[24\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[25\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[25\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[26\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[26\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[27\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[27\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[28\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[28\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[29\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[29\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[30\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[30\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[31\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[31\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717552516828 "|rv32i|dm_control:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem dm_control:inst12\|mem:mem_U " "Elaborating entity \"mem\" for hierarchy \"dm_control:inst12\|mem:mem_U\"" {  } { { "dm_control.v" "mem_U" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showpc showpc:inst10 " "Elaborating entity \"showpc\" for hierarchy \"showpc:inst10\"" {  } { { "rv32i.bdf" "inst10" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 24 568 744 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showpc.v(13) " "Verilog HDL assignment warning at showpc.v(13): truncated value with size 32 to match size of target (4)" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516860 "|rv32i|showpc:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showpc.v(14) " "Verilog HDL assignment warning at showpc.v(14): truncated value with size 32 to match size of target (4)" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717552516860 "|rv32i|showpc:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdec showpc:inst10\|segdec:segAA " "Elaborating entity \"segdec\" for hierarchy \"showpc:inst10\|segdec:segAA\"" {  } { { "showpc.v" "segAA" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552516860 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regster:inst3\|regfile " "RAM logic \"regster:inst3\|regfile\" is uninferred due to asynchronous read logic" {  } { { "regster.v" "regfile" { Text "C:/Users/user/Desktop/test/rv32i/regster.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1717552517298 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1717552517298 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showpc:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showpc:inst10\|Mod0\"" {  } { { "showpc.v" "Mod0" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717552518646 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showpc:inst10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showpc:inst10\|Div0\"" {  } { { "showpc.v" "Div0" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717552518646 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1717552518646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showpc:inst10\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"showpc:inst10\|lpm_divide:Mod0\"" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717552518789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showpc:inst10\|lpm_divide:Mod0 " "Instantiated megafunction \"showpc:inst10\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518789 ""}  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717552518789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552518820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552518820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552518820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552518820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552518851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552518851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552518914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552518914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552518945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552518945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showpc:inst10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"showpc:inst10\|lpm_divide:Div0\"" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717552518961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showpc:inst10\|lpm_divide:Div0 " "Instantiated megafunction \"showpc:inst10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717552518961 ""}  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717552518961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717552518992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717552518992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[31\] " "Latch dm_control:inst12\|data_in_buff\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519634 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[30\] " "Latch dm_control:inst12\|data_in_buff\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519634 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[29\] " "Latch dm_control:inst12\|data_in_buff\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519634 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[28\] " "Latch dm_control:inst12\|data_in_buff\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519634 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[27\] " "Latch dm_control:inst12\|data_in_buff\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[26\] " "Latch dm_control:inst12\|data_in_buff\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[25\] " "Latch dm_control:inst12\|data_in_buff\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[24\] " "Latch dm_control:inst12\|data_in_buff\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[23\] " "Latch dm_control:inst12\|data_in_buff\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[22\] " "Latch dm_control:inst12\|data_in_buff\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[21\] " "Latch dm_control:inst12\|data_in_buff\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[20\] " "Latch dm_control:inst12\|data_in_buff\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[19\] " "Latch dm_control:inst12\|data_in_buff\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[18\] " "Latch dm_control:inst12\|data_in_buff\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[17\] " "Latch dm_control:inst12\|data_in_buff\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[16\] " "Latch dm_control:inst12\|data_in_buff\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[15\] " "Latch dm_control:inst12\|data_in_buff\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[14\] " "Latch dm_control:inst12\|data_in_buff\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[13\] " "Latch dm_control:inst12\|data_in_buff\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[12\] " "Latch dm_control:inst12\|data_in_buff\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[11\] " "Latch dm_control:inst12\|data_in_buff\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[10\] " "Latch dm_control:inst12\|data_in_buff\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[9\] " "Latch dm_control:inst12\|data_in_buff\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[8\] " "Latch dm_control:inst12\|data_in_buff\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[7\] " "Latch dm_control:inst12\|data_in_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[6\] " "Latch dm_control:inst12\|data_in_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[5\] " "Latch dm_control:inst12\|data_in_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[4\] " "Latch dm_control:inst12\|data_in_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[3\] " "Latch dm_control:inst12\|data_in_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[2\] " "Latch dm_control:inst12\|data_in_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[1\] " "Latch dm_control:inst12\|data_in_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[0\] " "Latch dm_control:inst12\|data_in_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[6\] " "Latch dm_control:inst12\|data_out_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[4\] " "Latch dm_control:inst12\|data_out_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[3\] " "Latch dm_control:inst12\|data_out_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[0\] " "Latch dm_control:inst12\|data_out_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[5\] " "Latch dm_control:inst12\|data_out_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[1\] " "Latch dm_control:inst12\|data_out_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[2\] " "Latch dm_control:inst12\|data_out_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[30\] " "Latch dm_control:inst12\|data_out_buff\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[29\] " "Latch dm_control:inst12\|data_out_buff\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[28\] " "Latch dm_control:inst12\|data_out_buff\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[27\] " "Latch dm_control:inst12\|data_out_buff\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[26\] " "Latch dm_control:inst12\|data_out_buff\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[25\] " "Latch dm_control:inst12\|data_out_buff\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[16\] " "Latch dm_control:inst12\|data_out_buff\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[17\] " "Latch dm_control:inst12\|data_out_buff\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[12\] " "Latch dm_control:inst12\|data_out_buff\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[19\] " "Latch dm_control:inst12\|data_out_buff\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[18\] " "Latch dm_control:inst12\|data_out_buff\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[13\] " "Latch dm_control:inst12\|data_out_buff\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[14\] " "Latch dm_control:inst12\|data_out_buff\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[15\] " "Latch dm_control:inst12\|data_out_buff\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[31\] " "Latch dm_control:inst12\|data_out_buff\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[11\] " "Latch dm_control:inst12\|data_out_buff\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[10\] " "Latch dm_control:inst12\|data_out_buff\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[9\] " "Latch dm_control:inst12\|data_out_buff\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[8\] " "Latch dm_control:inst12\|data_out_buff\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[7\] " "Latch dm_control:inst12\|data_out_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[24\] " "Latch dm_control:inst12\|data_out_buff\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[23\] " "Latch dm_control:inst12\|data_out_buff\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[22\] " "Latch dm_control:inst12\|data_out_buff\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[21\] " "Latch dm_control:inst12\|data_out_buff\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[20\] " "Latch dm_control:inst12\|data_out_buff\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717552519649 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717552519649 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "rv32i.bdf" "" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 960 2128 2304 976 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717552521451 "|rv32i|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717552521451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717552521575 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1717552524200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717552524388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717552524388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2897 " "Implemented 2897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717552524513 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717552524513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2835 " "Implemented 2835 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717552524513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717552524513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717552524544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 09:55:24 2024 " "Processing ended: Wed Jun 05 09:55:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717552524544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717552524544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717552524544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717552524544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717552526346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717552526346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 09:55:26 2024 " "Processing started: Wed Jun 05 09:55:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717552526346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717552526346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rv32i -c rv32i " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rv32i -c rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717552526346 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717552526409 ""}
{ "Info" "0" "" "Project  = rv32i" {  } {  } 0 0 "Project  = rv32i" 0 0 "Fitter" 0 0 1717552526409 ""}
{ "Info" "0" "" "Revision = rv32i" {  } {  } 0 0 "Revision = rv32i" 0 0 "Fitter" 0 0 1717552526409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717552526468 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rv32i EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"rv32i\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717552526483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717552526530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717552526530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717552526530 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717552526797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717552526813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717552526875 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717552526875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4669 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717552526891 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4671 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717552526891 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4673 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717552526891 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4675 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717552526891 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4677 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717552526891 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717552526891 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717552526891 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1717552528120 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rv32i.sdc " "Synopsys Design Constraints File file not found: 'rv32i.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717552528120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717552528120 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~2  from: dataa  to: combout " "Cell: inst4\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552528136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~3  from: dataa  to: combout " "Cell: inst4\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552528136 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1717552528136 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717552528152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717552528152 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717552528152 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""}  } { { "rv32i.bdf" "" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 200 -288 -120 216 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4660 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717552528261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debonce:inst2\|keyout  " "Automatically promoted node debonce:inst2\|keyout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:inst\|pc\[3\] " "Destination node pc:inst\|pc\[3\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 744 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:inst\|pc\[4\] " "Destination node pc:inst\|pc\[4\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 743 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:inst\|pc\[5\] " "Destination node pc:inst\|pc\[5\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 742 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:inst\|pc\[6\] " "Destination node pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 741 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717552528261 ""}  } { { "debonce.v" "" { Text "C:/Users/user/Desktop/test/rv32i/debonce.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 713 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717552528261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst4\|Decoder0~4  " "Automatically promoted node decoder:inst4\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dm_control:inst12\|mem:mem_U\|Decoder0~0 " "Destination node dm_control:inst12\|mem:mem_U\|Decoder0~0" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 2946 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dm_control:inst12\|mem:mem_U\|Decoder0~2 " "Destination node dm_control:inst12\|mem:mem_U\|Decoder0~2" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4288 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717552528261 ""}  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/test/rv32i/decoder.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4584 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717552528261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debonce:inst2\|div\[18\]  " "Automatically promoted node debonce:inst2\|div\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debonce:inst2\|div\[18\]~49 " "Destination node debonce:inst2\|div\[18\]~49" {  } { { "debonce.v" "" { Text "C:/Users/user/Desktop/test/rv32i/debonce.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 4331 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717552528261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717552528261 ""}  } { { "debonce.v" "" { Text "C:/Users/user/Desktop/test/rv32i/debonce.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 0 { 0 ""} 0 712 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717552528261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717552528749 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717552528749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717552528749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717552528749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717552528749 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717552528749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717552528749 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717552528765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717552528874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717552528890 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717552528890 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717552529155 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717552529167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717552531228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717552531666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717552531712 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717552536697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717552536697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717552537260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/test/rv32i/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1717552541930 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717552541930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:10 " "Fitter routing operations ending: elapsed time is 00:01:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717552609854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1717552609854 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717552609854 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.19 " "Total time spent on timing analysis during the Fitter is 3.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717552609917 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717552609964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717552610309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717552610357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717552610670 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717552611264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/test/rv32i/output_files/rv32i.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/test/rv32i/output_files/rv32i.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717552611893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5942 " "Peak virtual memory: 5942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717552612392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 09:56:52 2024 " "Processing ended: Wed Jun 05 09:56:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717552612392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717552612392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717552612392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717552612392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717552614068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717552614068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 09:56:53 2024 " "Processing started: Wed Jun 05 09:56:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717552614068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717552614068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rv32i -c rv32i " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rv32i -c rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717552614068 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717552616278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717552616373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717552617385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 09:56:57 2024 " "Processing ended: Wed Jun 05 09:56:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717552617385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717552617385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717552617385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717552617385 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717552617937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717552619097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 09:56:58 2024 " "Processing started: Wed Jun 05 09:56:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717552619097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717552619097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rv32i -c rv32i " "Command: quartus_sta rv32i -c rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717552619097 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1717552619160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1717552619285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717552619285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717552619332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717552619332 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1717552619561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rv32i.sdc " "Synopsys Design Constraints File file not found: 'rv32i.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1717552619623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717552619623 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debonce:inst2\|keyout debonce:inst2\|keyout " "create_clock -period 1.000 -name debonce:inst2\|keyout debonce:inst2\|keyout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc:inst\|pc\[2\] pc:inst\|pc\[2\] " "create_clock -period 1.000 -name pc:inst\|pc\[2\] pc:inst\|pc\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debonce:inst2\|div\[18\] debonce:inst2\|div\[18\] " "create_clock -period 1.000 -name debonce:inst2\|div\[18\] debonce:inst2\|div\[18\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619639 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619639 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~2  from: datac  to: combout " "Cell: inst4\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~3  from: datac  to: combout " "Cell: inst4\|Decoder0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619843 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1717552619843 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1717552619858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717552619858 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717552619858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1717552619870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717552620356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717552620356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.743 " "Worst-case setup slack is -12.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.743           -5343.281 debonce:inst2\|keyout  " "  -12.743           -5343.281 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.532            -682.543 pc:inst\|pc\[2\]  " "  -11.532            -682.543 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.288            -353.889 clk  " "   -8.288            -353.889 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -0.779 debonce:inst2\|div\[18\]  " "   -0.247              -0.779 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552620356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.039 " "Worst-case hold slack is -1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039              -1.039 debonce:inst2\|keyout  " "   -1.039              -1.039 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk  " "    0.384               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 debonce:inst2\|div\[18\]  " "    0.404               0.000 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 pc:inst\|pc\[2\]  " "    0.584               0.000 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.131 " "Worst-case recovery slack is -1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131             -10.533 clk  " "   -1.131             -10.533 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.951 " "Worst-case removal slack is 0.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 clk  " "    0.951               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -167.480 clk  " "   -3.000            -167.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -614.230 debonce:inst2\|keyout  " "   -1.285            -614.230 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 debonce:inst2\|div\[18\]  " "   -1.285              -5.140 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 pc:inst\|pc\[2\]  " "    0.137               0.000 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552620394 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717552620769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1717552620784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1717552621211 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~2  from: datac  to: combout " "Cell: inst4\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~3  from: datac  to: combout " "Cell: inst4\|Decoder0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621328 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1717552621328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717552621375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717552621375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.726 " "Worst-case setup slack is -11.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.726           -4872.718 debonce:inst2\|keyout  " "  -11.726           -4872.718 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.637            -623.320 pc:inst\|pc\[2\]  " "  -10.637            -623.320 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.545            -311.475 clk  " "   -7.545            -311.475 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.294 debonce:inst2\|div\[18\]  " "   -0.118              -0.294 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552621375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.974 " "Worst-case hold slack is -0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974              -0.974 debonce:inst2\|keyout  " "   -0.974              -0.974 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk  " "    0.337               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 debonce:inst2\|div\[18\]  " "    0.355               0.000 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 pc:inst\|pc\[2\]  " "    0.459               0.000 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.920 " "Worst-case recovery slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920              -8.140 clk  " "   -0.920              -8.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.856 " "Worst-case removal slack is 0.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 clk  " "    0.856               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -167.480 clk  " "   -3.000            -167.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -614.230 debonce:inst2\|keyout  " "   -1.285            -614.230 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 debonce:inst2\|div\[18\]  " "   -1.285              -5.140 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 pc:inst\|pc\[2\]  " "    0.281               0.000 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552621406 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717552621844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~2  from: datac  to: combout " "Cell: inst4\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622015 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Decoder0~3  from: datac  to: combout " "Cell: inst4\|Decoder0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622015 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1717552622015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717552622031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717552622031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.955 " "Worst-case setup slack is -5.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.955           -2413.524 debonce:inst2\|keyout  " "   -5.955           -2413.524 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.350            -311.800 pc:inst\|pc\[2\]  " "   -5.350            -311.800 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.517            -109.507 clk  " "   -3.517            -109.507 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 debonce:inst2\|div\[18\]  " "    0.390               0.000 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552622052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.594 " "Worst-case hold slack is -0.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -0.783 debonce:inst2\|keyout  " "   -0.594              -0.783 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 pc:inst\|pc\[2\]  " "    0.145               0.000 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 debonce:inst2\|div\[18\]  " "    0.182               0.000 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.049 " "Worst-case recovery slack is -0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.147 clk  " "   -0.049              -0.147 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552622083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.466 " "Worst-case removal slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clk  " "    0.466               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.349 clk  " "   -3.000            -139.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -478.000 debonce:inst2\|keyout  " "   -1.000            -478.000 debonce:inst2\|keyout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 debonce:inst2\|div\[18\]  " "   -1.000              -4.000 debonce:inst2\|div\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 pc:inst\|pc\[2\]  " "    0.107               0.000 pc:inst\|pc\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717552622099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717552622864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717552622864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717552622989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 09:57:02 2024 " "Processing ended: Wed Jun 05 09:57:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717552622989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717552622989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717552622989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717552622989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus II Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717552623647 ""}
