# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do digital-audio-visualizer_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/bryan/Documents/school/ucla/ieee\ dav\ 2024/digital-audio-visualizer {C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:43:15 on Dec 14,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer" C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv 
# -- Compiling module fft_64_tb
# 
# Top level modules:
# 	fft_64_tb
# End time: 21:43:16 on Dec 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bryan/Documents/school/ucla/ieee\ dav\ 2024/digital-audio-visualizer {C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:43:16 on Dec 14,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer" C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64.sv 
# -- Compiling module fft_64
# 
# Top level modules:
# 	fft_64
# End time: 21:43:16 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bryan/Documents/school/ucla/ieee\ dav\ 2024/digital-audio-visualizer {C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/butterfly_4.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:43:16 on Dec 14,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer" C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/butterfly_4.sv 
# -- Compiling module butterfly_4
# 
# Top level modules:
# 	butterfly_4
# End time: 21:43:16 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc work.fft_64_tb
# vsim -voptargs="+acc" work.fft_64_tb 
# Start time: 21:43:21 on Dec 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_64(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fft_64_tb(fast)
# Loading work.fft_64(fast)
# Loading work.butterfly_4(fast)
add wave -position insertpoint  \
sim:/fft_64_tb/clk \
sim:/fft_64_tb/done \
sim:/fft_64_tb/freq_samples \
sim:/fft_64_tb/rst \
sim:/fft_64_tb/start \
sim:/fft_64_tb/time_samples
run -all
# ** Note: $stop    : C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv(34)
#    Time: 70 ns  Iteration: 0  Instance: /fft_64_tb
# Break in Module fft_64_tb at C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv line 34
add wave -position insertpoint  \
sim:/fft_64_tb/DUT/a \
sim:/fft_64_tb/DUT/b \
sim:/fft_64_tb/DUT/c \
sim:/fft_64_tb/DUT/d \
sim:/fft_64_tb/DUT/done_sr \
sim:/fft_64_tb/DUT/freq_samples \
sim:/fft_64_tb/DUT/out \
sim:/fft_64_tb/DUT/out_d \
sim:/fft_64_tb/DUT/out_l \
sim:/fft_64_tb/DUT/rst \
sim:/fft_64_tb/DUT/start \
sim:/fft_64_tb/DUT/state \
sim:/fft_64_tb/DUT/state_d \
sim:/fft_64_tb/DUT/time_samples \
sim:/fft_64_tb/DUT/w0 \
sim:/fft_64_tb/DUT/w1 \
sim:/fft_64_tb/DUT/w2 \
sim:/fft_64_tb/DUT/w3 \
sim:/fft_64_tb/DUT/w_64
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fft_64_tb(fast)
# Loading work.fft_64(fast)
# Loading work.butterfly_4(fast)
run -all
# ** Note: $stop    : C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv(34)
#    Time: 70 ns  Iteration: 0  Instance: /fft_64_tb
# Break in Module fft_64_tb at C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv line 34
# Optimization canceled
vlog -reportprogress 300 -work work {C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:47:55 on Dec 14,2024
# vlog -reportprogress 300 -work work C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64.sv 
# -- Compiling module fft_64
# 
# Top level modules:
# 	fft_64
# End time: 21:47:56 on Dec 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_64(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fft_64_tb(fast)
# Loading work.fft_64(fast)
# Loading work.butterfly_4(fast)
run -all
# ** Note: $stop    : C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv(34)
#    Time: 70 ns  Iteration: 0  Instance: /fft_64_tb
# Break in Module fft_64_tb at C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv line 34
# Causality operation skipped due to absence of debug database file
vlog -reportprogress 300 -work work {C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:57:41 on Dec 14,2024
# vlog -reportprogress 300 -work work C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64.sv 
# -- Compiling module fft_64
# 
# Top level modules:
# 	fft_64
# End time: 23:57:41 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_64(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fft_64_tb(fast)
# Loading work.fft_64(fast)
# Loading work.butterfly_4(fast)
run -all
# ** Note: $stop    : C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv(34)
#    Time: 70 ns  Iteration: 0  Instance: /fft_64_tb
# Break in Module fft_64_tb at C:/Users/bryan/Documents/school/ucla/ieee dav 2024/digital-audio-visualizer/fft_64_tb.sv line 34
