
NUCLEO-L152RE-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c90  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08002dcc  08002dcc  00012dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e6c  08002e6c  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08002e6c  08002e6c  00012e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e74  08002e74  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e74  08002e74  00012e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e78  08002e78  00012e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08002e7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000084  08002f00  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002f00  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062b0  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016b7  00000000  00000000  0002635d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000758  00000000  00000000  00027a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006c0  00000000  00000000  00028170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001622d  00000000  00000000  00028830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000086e3  00000000  00000000  0003ea5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085d62  00000000  00000000  00047140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ccea2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002300  00000000  00000000  000ccef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000084 	.word	0x20000084
 8000158:	00000000 	.word	0x00000000
 800015c:	08002db4 	.word	0x08002db4

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000088 	.word	0x20000088
 8000178:	08002db4 	.word	0x08002db4

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <__aeabi_uldivmod>:
 800018c:	b953      	cbnz	r3, 80001a4 <__aeabi_uldivmod+0x18>
 800018e:	b94a      	cbnz	r2, 80001a4 <__aeabi_uldivmod+0x18>
 8000190:	2900      	cmp	r1, #0
 8000192:	bf08      	it	eq
 8000194:	2800      	cmpeq	r0, #0
 8000196:	bf1c      	itt	ne
 8000198:	f04f 31ff 	movne.w	r1, #4294967295
 800019c:	f04f 30ff 	movne.w	r0, #4294967295
 80001a0:	f000 b976 	b.w	8000490 <__aeabi_idiv0>
 80001a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ac:	f000 f806 	bl	80001bc <__udivmoddi4>
 80001b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b8:	b004      	add	sp, #16
 80001ba:	4770      	bx	lr

080001bc <__udivmoddi4>:
 80001bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c0:	9e08      	ldr	r6, [sp, #32]
 80001c2:	460d      	mov	r5, r1
 80001c4:	4604      	mov	r4, r0
 80001c6:	4688      	mov	r8, r1
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d14d      	bne.n	8000268 <__udivmoddi4+0xac>
 80001cc:	428a      	cmp	r2, r1
 80001ce:	4694      	mov	ip, r2
 80001d0:	d968      	bls.n	80002a4 <__udivmoddi4+0xe8>
 80001d2:	fab2 f282 	clz	r2, r2
 80001d6:	b152      	cbz	r2, 80001ee <__udivmoddi4+0x32>
 80001d8:	fa01 f302 	lsl.w	r3, r1, r2
 80001dc:	f1c2 0120 	rsb	r1, r2, #32
 80001e0:	fa20 f101 	lsr.w	r1, r0, r1
 80001e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001e8:	ea41 0803 	orr.w	r8, r1, r3
 80001ec:	4094      	lsls	r4, r2
 80001ee:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001f2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001f6:	fa1f fe8c 	uxth.w	lr, ip
 80001fa:	fb01 8817 	mls	r8, r1, r7, r8
 80001fe:	fb07 f00e 	mul.w	r0, r7, lr
 8000202:	0c23      	lsrs	r3, r4, #16
 8000204:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000208:	4298      	cmp	r0, r3
 800020a:	d90a      	bls.n	8000222 <__udivmoddi4+0x66>
 800020c:	eb1c 0303 	adds.w	r3, ip, r3
 8000210:	f107 35ff 	add.w	r5, r7, #4294967295
 8000214:	f080 811e 	bcs.w	8000454 <__udivmoddi4+0x298>
 8000218:	4298      	cmp	r0, r3
 800021a:	f240 811b 	bls.w	8000454 <__udivmoddi4+0x298>
 800021e:	3f02      	subs	r7, #2
 8000220:	4463      	add	r3, ip
 8000222:	1a1b      	subs	r3, r3, r0
 8000224:	fbb3 f0f1 	udiv	r0, r3, r1
 8000228:	fb01 3310 	mls	r3, r1, r0, r3
 800022c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000230:	b2a4      	uxth	r4, r4
 8000232:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000236:	45a6      	cmp	lr, r4
 8000238:	d90a      	bls.n	8000250 <__udivmoddi4+0x94>
 800023a:	eb1c 0404 	adds.w	r4, ip, r4
 800023e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000242:	f080 8109 	bcs.w	8000458 <__udivmoddi4+0x29c>
 8000246:	45a6      	cmp	lr, r4
 8000248:	f240 8106 	bls.w	8000458 <__udivmoddi4+0x29c>
 800024c:	4464      	add	r4, ip
 800024e:	3802      	subs	r0, #2
 8000250:	2100      	movs	r1, #0
 8000252:	eba4 040e 	sub.w	r4, r4, lr
 8000256:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800025a:	b11e      	cbz	r6, 8000264 <__udivmoddi4+0xa8>
 800025c:	2300      	movs	r3, #0
 800025e:	40d4      	lsrs	r4, r2
 8000260:	e9c6 4300 	strd	r4, r3, [r6]
 8000264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000268:	428b      	cmp	r3, r1
 800026a:	d908      	bls.n	800027e <__udivmoddi4+0xc2>
 800026c:	2e00      	cmp	r6, #0
 800026e:	f000 80ee 	beq.w	800044e <__udivmoddi4+0x292>
 8000272:	2100      	movs	r1, #0
 8000274:	e9c6 0500 	strd	r0, r5, [r6]
 8000278:	4608      	mov	r0, r1
 800027a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800027e:	fab3 f183 	clz	r1, r3
 8000282:	2900      	cmp	r1, #0
 8000284:	d14a      	bne.n	800031c <__udivmoddi4+0x160>
 8000286:	42ab      	cmp	r3, r5
 8000288:	d302      	bcc.n	8000290 <__udivmoddi4+0xd4>
 800028a:	4282      	cmp	r2, r0
 800028c:	f200 80fc 	bhi.w	8000488 <__udivmoddi4+0x2cc>
 8000290:	1a84      	subs	r4, r0, r2
 8000292:	eb65 0303 	sbc.w	r3, r5, r3
 8000296:	2001      	movs	r0, #1
 8000298:	4698      	mov	r8, r3
 800029a:	2e00      	cmp	r6, #0
 800029c:	d0e2      	beq.n	8000264 <__udivmoddi4+0xa8>
 800029e:	e9c6 4800 	strd	r4, r8, [r6]
 80002a2:	e7df      	b.n	8000264 <__udivmoddi4+0xa8>
 80002a4:	b902      	cbnz	r2, 80002a8 <__udivmoddi4+0xec>
 80002a6:	deff      	udf	#255	; 0xff
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	2a00      	cmp	r2, #0
 80002ae:	f040 8091 	bne.w	80003d4 <__udivmoddi4+0x218>
 80002b2:	eba1 000c 	sub.w	r0, r1, ip
 80002b6:	2101      	movs	r1, #1
 80002b8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002bc:	fa1f fe8c 	uxth.w	lr, ip
 80002c0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002c4:	fb07 0013 	mls	r0, r7, r3, r0
 80002c8:	0c25      	lsrs	r5, r4, #16
 80002ca:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002ce:	fb0e f003 	mul.w	r0, lr, r3
 80002d2:	42a8      	cmp	r0, r5
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0x12c>
 80002d6:	eb1c 0505 	adds.w	r5, ip, r5
 80002da:	f103 38ff 	add.w	r8, r3, #4294967295
 80002de:	d202      	bcs.n	80002e6 <__udivmoddi4+0x12a>
 80002e0:	42a8      	cmp	r0, r5
 80002e2:	f200 80ce 	bhi.w	8000482 <__udivmoddi4+0x2c6>
 80002e6:	4643      	mov	r3, r8
 80002e8:	1a2d      	subs	r5, r5, r0
 80002ea:	fbb5 f0f7 	udiv	r0, r5, r7
 80002ee:	fb07 5510 	mls	r5, r7, r0, r5
 80002f2:	fb0e fe00 	mul.w	lr, lr, r0
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002fc:	45a6      	cmp	lr, r4
 80002fe:	d908      	bls.n	8000312 <__udivmoddi4+0x156>
 8000300:	eb1c 0404 	adds.w	r4, ip, r4
 8000304:	f100 35ff 	add.w	r5, r0, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x154>
 800030a:	45a6      	cmp	lr, r4
 800030c:	f200 80b6 	bhi.w	800047c <__udivmoddi4+0x2c0>
 8000310:	4628      	mov	r0, r5
 8000312:	eba4 040e 	sub.w	r4, r4, lr
 8000316:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800031a:	e79e      	b.n	800025a <__udivmoddi4+0x9e>
 800031c:	f1c1 0720 	rsb	r7, r1, #32
 8000320:	408b      	lsls	r3, r1
 8000322:	fa22 fc07 	lsr.w	ip, r2, r7
 8000326:	ea4c 0c03 	orr.w	ip, ip, r3
 800032a:	fa25 fa07 	lsr.w	sl, r5, r7
 800032e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000332:	fbba f8f9 	udiv	r8, sl, r9
 8000336:	fa20 f307 	lsr.w	r3, r0, r7
 800033a:	fb09 aa18 	mls	sl, r9, r8, sl
 800033e:	408d      	lsls	r5, r1
 8000340:	fa1f fe8c 	uxth.w	lr, ip
 8000344:	431d      	orrs	r5, r3
 8000346:	fa00 f301 	lsl.w	r3, r0, r1
 800034a:	fb08 f00e 	mul.w	r0, r8, lr
 800034e:	0c2c      	lsrs	r4, r5, #16
 8000350:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000354:	42a0      	cmp	r0, r4
 8000356:	fa02 f201 	lsl.w	r2, r2, r1
 800035a:	d90b      	bls.n	8000374 <__udivmoddi4+0x1b8>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f108 3aff 	add.w	sl, r8, #4294967295
 8000364:	f080 8088 	bcs.w	8000478 <__udivmoddi4+0x2bc>
 8000368:	42a0      	cmp	r0, r4
 800036a:	f240 8085 	bls.w	8000478 <__udivmoddi4+0x2bc>
 800036e:	f1a8 0802 	sub.w	r8, r8, #2
 8000372:	4464      	add	r4, ip
 8000374:	1a24      	subs	r4, r4, r0
 8000376:	fbb4 f0f9 	udiv	r0, r4, r9
 800037a:	fb09 4410 	mls	r4, r9, r0, r4
 800037e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000382:	b2ad      	uxth	r5, r5
 8000384:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x1e2>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 35ff 	add.w	r5, r0, #4294967295
 8000394:	d26c      	bcs.n	8000470 <__udivmoddi4+0x2b4>
 8000396:	45a6      	cmp	lr, r4
 8000398:	d96a      	bls.n	8000470 <__udivmoddi4+0x2b4>
 800039a:	3802      	subs	r0, #2
 800039c:	4464      	add	r4, ip
 800039e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a2:	fba0 9502 	umull	r9, r5, r0, r2
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	42ac      	cmp	r4, r5
 80003ac:	46c8      	mov	r8, r9
 80003ae:	46ae      	mov	lr, r5
 80003b0:	d356      	bcc.n	8000460 <__udivmoddi4+0x2a4>
 80003b2:	d053      	beq.n	800045c <__udivmoddi4+0x2a0>
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d069      	beq.n	800048c <__udivmoddi4+0x2d0>
 80003b8:	ebb3 0208 	subs.w	r2, r3, r8
 80003bc:	eb64 040e 	sbc.w	r4, r4, lr
 80003c0:	fa22 f301 	lsr.w	r3, r2, r1
 80003c4:	fa04 f707 	lsl.w	r7, r4, r7
 80003c8:	431f      	orrs	r7, r3
 80003ca:	40cc      	lsrs	r4, r1
 80003cc:	e9c6 7400 	strd	r7, r4, [r6]
 80003d0:	2100      	movs	r1, #0
 80003d2:	e747      	b.n	8000264 <__udivmoddi4+0xa8>
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	f1c2 0120 	rsb	r1, r2, #32
 80003dc:	fa25 f301 	lsr.w	r3, r5, r1
 80003e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e4:	fa20 f101 	lsr.w	r1, r0, r1
 80003e8:	4095      	lsls	r5, r2
 80003ea:	430d      	orrs	r5, r1
 80003ec:	fbb3 f1f7 	udiv	r1, r3, r7
 80003f0:	fb07 3311 	mls	r3, r7, r1, r3
 80003f4:	fa1f fe8c 	uxth.w	lr, ip
 80003f8:	0c28      	lsrs	r0, r5, #16
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	fb01 f30e 	mul.w	r3, r1, lr
 8000402:	4283      	cmp	r3, r0
 8000404:	fa04 f402 	lsl.w	r4, r4, r2
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x260>
 800040a:	eb1c 0000 	adds.w	r0, ip, r0
 800040e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000412:	d22f      	bcs.n	8000474 <__udivmoddi4+0x2b8>
 8000414:	4283      	cmp	r3, r0
 8000416:	d92d      	bls.n	8000474 <__udivmoddi4+0x2b8>
 8000418:	3902      	subs	r1, #2
 800041a:	4460      	add	r0, ip
 800041c:	1ac0      	subs	r0, r0, r3
 800041e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000422:	fb07 0013 	mls	r0, r7, r3, r0
 8000426:	b2ad      	uxth	r5, r5
 8000428:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800042c:	fb03 f00e 	mul.w	r0, r3, lr
 8000430:	42a8      	cmp	r0, r5
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x28a>
 8000434:	eb1c 0505 	adds.w	r5, ip, r5
 8000438:	f103 38ff 	add.w	r8, r3, #4294967295
 800043c:	d216      	bcs.n	800046c <__udivmoddi4+0x2b0>
 800043e:	42a8      	cmp	r0, r5
 8000440:	d914      	bls.n	800046c <__udivmoddi4+0x2b0>
 8000442:	3b02      	subs	r3, #2
 8000444:	4465      	add	r5, ip
 8000446:	1a28      	subs	r0, r5, r0
 8000448:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800044c:	e738      	b.n	80002c0 <__udivmoddi4+0x104>
 800044e:	4631      	mov	r1, r6
 8000450:	4630      	mov	r0, r6
 8000452:	e707      	b.n	8000264 <__udivmoddi4+0xa8>
 8000454:	462f      	mov	r7, r5
 8000456:	e6e4      	b.n	8000222 <__udivmoddi4+0x66>
 8000458:	4618      	mov	r0, r3
 800045a:	e6f9      	b.n	8000250 <__udivmoddi4+0x94>
 800045c:	454b      	cmp	r3, r9
 800045e:	d2a9      	bcs.n	80003b4 <__udivmoddi4+0x1f8>
 8000460:	ebb9 0802 	subs.w	r8, r9, r2
 8000464:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000468:	3801      	subs	r0, #1
 800046a:	e7a3      	b.n	80003b4 <__udivmoddi4+0x1f8>
 800046c:	4643      	mov	r3, r8
 800046e:	e7ea      	b.n	8000446 <__udivmoddi4+0x28a>
 8000470:	4628      	mov	r0, r5
 8000472:	e794      	b.n	800039e <__udivmoddi4+0x1e2>
 8000474:	4641      	mov	r1, r8
 8000476:	e7d1      	b.n	800041c <__udivmoddi4+0x260>
 8000478:	46d0      	mov	r8, sl
 800047a:	e77b      	b.n	8000374 <__udivmoddi4+0x1b8>
 800047c:	4464      	add	r4, ip
 800047e:	3802      	subs	r0, #2
 8000480:	e747      	b.n	8000312 <__udivmoddi4+0x156>
 8000482:	3b02      	subs	r3, #2
 8000484:	4465      	add	r5, ip
 8000486:	e72f      	b.n	80002e8 <__udivmoddi4+0x12c>
 8000488:	4608      	mov	r0, r1
 800048a:	e706      	b.n	800029a <__udivmoddi4+0xde>
 800048c:	4631      	mov	r1, r6
 800048e:	e6e9      	b.n	8000264 <__udivmoddi4+0xa8>

08000490 <__aeabi_idiv0>:
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop

08000494 <TM1637_ClkHigh>:
    0x7f, 0x6f, 0x77, 0x7c, 0x39, 0x5e, 0x79, 0x71, // 8-9, A-F
    0x00
};

void TM1637_ClkHigh(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CLK_GPIO_Port, CLK_Pin, GPIO_PIN_SET);
 8000498:	2201      	movs	r2, #1
 800049a:	2101      	movs	r1, #1
 800049c:	4802      	ldr	r0, [pc, #8]	; (80004a8 <TM1637_ClkHigh+0x14>)
 800049e:	f000 ff2b 	bl	80012f8 <HAL_GPIO_WritePin>
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	40020800 	.word	0x40020800

080004ac <TM1637_ClkLow>:

void TM1637_ClkLow(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CLK_GPIO_Port, CLK_Pin, GPIO_PIN_RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	2101      	movs	r1, #1
 80004b4:	4802      	ldr	r0, [pc, #8]	; (80004c0 <TM1637_ClkLow+0x14>)
 80004b6:	f000 ff1f 	bl	80012f8 <HAL_GPIO_WritePin>
}
 80004ba:	bf00      	nop
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	40020800 	.word	0x40020800

080004c4 <TM1637_DataHigh>:

void TM1637_DataHigh(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(DATA_GPIO_Port, DATA_Pin, GPIO_PIN_SET);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2102      	movs	r1, #2
 80004cc:	4802      	ldr	r0, [pc, #8]	; (80004d8 <TM1637_DataHigh+0x14>)
 80004ce:	f000 ff13 	bl	80012f8 <HAL_GPIO_WritePin>
}
 80004d2:	bf00      	nop
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40020800 	.word	0x40020800

080004dc <TM1637_DataLow>:

void TM1637_DataLow(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(DATA_GPIO_Port, DATA_Pin, GPIO_PIN_RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2102      	movs	r1, #2
 80004e4:	4802      	ldr	r0, [pc, #8]	; (80004f0 <TM1637_DataLow+0x14>)
 80004e6:	f000 ff07 	bl	80012f8 <HAL_GPIO_WritePin>
}
 80004ea:	bf00      	nop
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40020800 	.word	0x40020800

080004f4 <TM1637_Init>:
	}
}


void TM1637_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
//	MX_GPIO_Init();
    TM1637_SetBrightness(8);
 80004f8:	2008      	movs	r0, #8
 80004fa:	f000 f871 	bl	80005e0 <TM1637_SetBrightness>
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}
	...

08000504 <TM1637_DisplayDecimal>:


void TM1637_DisplayDecimal(int v, int displaySeparator)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b086      	sub	sp, #24
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	6039      	str	r1, [r7, #0]
    unsigned char digitArr[4];
    for (int i = 0; i < 4; ++i) {
 800050e:	2300      	movs	r3, #0
 8000510:	617b      	str	r3, [r7, #20]
 8000512:	e032      	b.n	800057a <TM1637_DisplayDecimal+0x76>
        digitArr[i] = segmentMap[v % 10];
 8000514:	6879      	ldr	r1, [r7, #4]
 8000516:	4b30      	ldr	r3, [pc, #192]	; (80005d8 <TM1637_DisplayDecimal+0xd4>)
 8000518:	fb83 2301 	smull	r2, r3, r3, r1
 800051c:	109a      	asrs	r2, r3, #2
 800051e:	17cb      	asrs	r3, r1, #31
 8000520:	1ad2      	subs	r2, r2, r3
 8000522:	4613      	mov	r3, r2
 8000524:	009b      	lsls	r3, r3, #2
 8000526:	4413      	add	r3, r2
 8000528:	005b      	lsls	r3, r3, #1
 800052a:	1aca      	subs	r2, r1, r3
 800052c:	4b2b      	ldr	r3, [pc, #172]	; (80005dc <TM1637_DisplayDecimal+0xd8>)
 800052e:	5c99      	ldrb	r1, [r3, r2]
 8000530:	f107 020c 	add.w	r2, r7, #12
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	4413      	add	r3, r2
 8000538:	460a      	mov	r2, r1
 800053a:	701a      	strb	r2, [r3, #0]
        if (i == 2 && displaySeparator) {
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	2b02      	cmp	r3, #2
 8000540:	d110      	bne.n	8000564 <TM1637_DisplayDecimal+0x60>
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d00d      	beq.n	8000564 <TM1637_DisplayDecimal+0x60>
            digitArr[i] |= 1 << 7;
 8000548:	f107 020c 	add.w	r2, r7, #12
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	4413      	add	r3, r2
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000556:	b2d9      	uxtb	r1, r3
 8000558:	f107 020c 	add.w	r2, r7, #12
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	4413      	add	r3, r2
 8000560:	460a      	mov	r2, r1
 8000562:	701a      	strb	r2, [r3, #0]
        }
        v /= 10;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4a1c      	ldr	r2, [pc, #112]	; (80005d8 <TM1637_DisplayDecimal+0xd4>)
 8000568:	fb82 1203 	smull	r1, r2, r2, r3
 800056c:	1092      	asrs	r2, r2, #2
 800056e:	17db      	asrs	r3, r3, #31
 8000570:	1ad3      	subs	r3, r2, r3
 8000572:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 4; ++i) {
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	3301      	adds	r3, #1
 8000578:	617b      	str	r3, [r7, #20]
 800057a:	697b      	ldr	r3, [r7, #20]
 800057c:	2b03      	cmp	r3, #3
 800057e:	ddc9      	ble.n	8000514 <TM1637_DisplayDecimal+0x10>
    }

    TM1637_Start();
 8000580:	f000 f843 	bl	800060a <TM1637_Start>
    TM1637_WriteByte(0x40);
 8000584:	2040      	movs	r0, #64	; 0x40
 8000586:	f000 f872 	bl	800066e <TM1637_WriteByte>
    TM1637_ReadResult();
 800058a:	f000 f860 	bl	800064e <TM1637_ReadResult>
    TM1637_Stop();
 800058e:	f000 f849 	bl	8000624 <TM1637_Stop>

    TM1637_Start();
 8000592:	f000 f83a 	bl	800060a <TM1637_Start>
    TM1637_WriteByte(0xc0);
 8000596:	20c0      	movs	r0, #192	; 0xc0
 8000598:	f000 f869 	bl	800066e <TM1637_WriteByte>
    TM1637_ReadResult();
 800059c:	f000 f857 	bl	800064e <TM1637_ReadResult>

    for (int i = 0; i < 4; ++i) {
 80005a0:	2300      	movs	r3, #0
 80005a2:	613b      	str	r3, [r7, #16]
 80005a4:	e00e      	b.n	80005c4 <TM1637_DisplayDecimal+0xc0>
        TM1637_WriteByte(digitArr[3 - i]);
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	f1c3 0303 	rsb	r3, r3, #3
 80005ac:	3318      	adds	r3, #24
 80005ae:	443b      	add	r3, r7
 80005b0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 f85a 	bl	800066e <TM1637_WriteByte>
        TM1637_ReadResult();
 80005ba:	f000 f848 	bl	800064e <TM1637_ReadResult>
    for (int i = 0; i < 4; ++i) {
 80005be:	693b      	ldr	r3, [r7, #16]
 80005c0:	3301      	adds	r3, #1
 80005c2:	613b      	str	r3, [r7, #16]
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	2b03      	cmp	r3, #3
 80005c8:	dded      	ble.n	80005a6 <TM1637_DisplayDecimal+0xa2>
    }

    TM1637_Stop();
 80005ca:	f000 f82b 	bl	8000624 <TM1637_Stop>
}
 80005ce:	bf00      	nop
 80005d0:	3718      	adds	r7, #24
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	66666667 	.word	0x66666667
 80005dc:	08002dd0 	.word	0x08002dd0

080005e0 <TM1637_SetBrightness>:

// Valid brightness values: 0 - 8.
// 0 = display off.
void TM1637_SetBrightness(char brightness)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
    // Brightness command:
    // 1000 0XXX = display off
    // 1000 1BBB = display on, brightness 0-7
    // X = don't care
    // B = brightness
    TM1637_Start();
 80005ea:	f000 f80e 	bl	800060a <TM1637_Start>
    TM1637_WriteByte(0x87 + brightness);
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	3b79      	subs	r3, #121	; 0x79
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 f83a 	bl	800066e <TM1637_WriteByte>
    TM1637_ReadResult();
 80005fa:	f000 f828 	bl	800064e <TM1637_ReadResult>
    TM1637_Stop();
 80005fe:	f000 f811 	bl	8000624 <TM1637_Stop>
}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}

0800060a <TM1637_Start>:

void TM1637_Start(void)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	af00      	add	r7, sp, #0
    TM1637_ClkHigh();
 800060e:	f7ff ff41 	bl	8000494 <TM1637_ClkHigh>
    TM1637_DataHigh();
 8000612:	f7ff ff57 	bl	80004c4 <TM1637_DataHigh>
    TM1637_DelayUsec(2);
 8000616:	2002      	movs	r0, #2
 8000618:	f000 f853 	bl	80006c2 <TM1637_DelayUsec>
    TM1637_DataLow();
 800061c:	f7ff ff5e 	bl	80004dc <TM1637_DataLow>
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}

08000624 <TM1637_Stop>:

void TM1637_Stop(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
    TM1637_ClkLow();
 8000628:	f7ff ff40 	bl	80004ac <TM1637_ClkLow>
    TM1637_DelayUsec(2);
 800062c:	2002      	movs	r0, #2
 800062e:	f000 f848 	bl	80006c2 <TM1637_DelayUsec>
    TM1637_DataLow();
 8000632:	f7ff ff53 	bl	80004dc <TM1637_DataLow>
    TM1637_DelayUsec(2);
 8000636:	2002      	movs	r0, #2
 8000638:	f000 f843 	bl	80006c2 <TM1637_DelayUsec>
    TM1637_ClkHigh();
 800063c:	f7ff ff2a 	bl	8000494 <TM1637_ClkHigh>
    TM1637_DelayUsec(2);
 8000640:	2002      	movs	r0, #2
 8000642:	f000 f83e 	bl	80006c2 <TM1637_DelayUsec>
    TM1637_DataHigh();
 8000646:	f7ff ff3d 	bl	80004c4 <TM1637_DataHigh>
}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}

0800064e <TM1637_ReadResult>:

void TM1637_ReadResult(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0
    TM1637_ClkLow();
 8000652:	f7ff ff2b 	bl	80004ac <TM1637_ClkLow>
    TM1637_DelayUsec(5);
 8000656:	2005      	movs	r0, #5
 8000658:	f000 f833 	bl	80006c2 <TM1637_DelayUsec>

    TM1637_ClkHigh();
 800065c:	f7ff ff1a 	bl	8000494 <TM1637_ClkHigh>
    TM1637_DelayUsec(2);
 8000660:	2002      	movs	r0, #2
 8000662:	f000 f82e 	bl	80006c2 <TM1637_DelayUsec>
    TM1637_ClkLow();
 8000666:	f7ff ff21 	bl	80004ac <TM1637_ClkLow>
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}

0800066e <TM1637_WriteByte>:

void TM1637_WriteByte(unsigned char b)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	b084      	sub	sp, #16
 8000672:	af00      	add	r7, sp, #0
 8000674:	4603      	mov	r3, r0
 8000676:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 8; ++i) {
 8000678:	2300      	movs	r3, #0
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	e019      	b.n	80006b2 <TM1637_WriteByte+0x44>
		TM1637_ClkLow();
 800067e:	f7ff ff15 	bl	80004ac <TM1637_ClkLow>
		if (b & 0x01) {
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	f003 0301 	and.w	r3, r3, #1
 8000688:	2b00      	cmp	r3, #0
 800068a:	d002      	beq.n	8000692 <TM1637_WriteByte+0x24>
			TM1637_DataHigh();
 800068c:	f7ff ff1a 	bl	80004c4 <TM1637_DataHigh>
 8000690:	e001      	b.n	8000696 <TM1637_WriteByte+0x28>
		}
		else {
			TM1637_DataLow();
 8000692:	f7ff ff23 	bl	80004dc <TM1637_DataLow>
		}
		TM1637_DelayUsec(3);
 8000696:	2003      	movs	r0, #3
 8000698:	f000 f813 	bl	80006c2 <TM1637_DelayUsec>
		b >>= 1;
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	085b      	lsrs	r3, r3, #1
 80006a0:	71fb      	strb	r3, [r7, #7]
		TM1637_ClkHigh();
 80006a2:	f7ff fef7 	bl	8000494 <TM1637_ClkHigh>
		TM1637_DelayUsec(3);
 80006a6:	2003      	movs	r0, #3
 80006a8:	f000 f80b 	bl	80006c2 <TM1637_DelayUsec>
	for (int i = 0; i < 8; ++i) {
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	3301      	adds	r3, #1
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	2b07      	cmp	r3, #7
 80006b6:	dde2      	ble.n	800067e <TM1637_WriteByte+0x10>
	}
}
 80006b8:	bf00      	nop
 80006ba:	bf00      	nop
 80006bc:	3710      	adds	r7, #16
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}

080006c2 <TM1637_DelayUsec>:

void TM1637_DelayUsec(unsigned int i)
{
 80006c2:	b480      	push	{r7}
 80006c4:	b085      	sub	sp, #20
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
    for (; i>0; i--) {
 80006ca:	e00c      	b.n	80006e6 <TM1637_DelayUsec+0x24>
        for (int j = 0; j < 100; ++j) {
 80006cc:	2300      	movs	r3, #0
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	e003      	b.n	80006da <TM1637_DelayUsec+0x18>
					__NOP();
 80006d2:	bf00      	nop
        for (int j = 0; j < 100; ++j) {
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	3301      	adds	r3, #1
 80006d8:	60fb      	str	r3, [r7, #12]
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	2b63      	cmp	r3, #99	; 0x63
 80006de:	ddf8      	ble.n	80006d2 <TM1637_DelayUsec+0x10>
    for (; i>0; i--) {
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	3b01      	subs	r3, #1
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d1ef      	bne.n	80006cc <TM1637_DelayUsec+0xa>
        }
    }
}
 80006ec:	bf00      	nop
 80006ee:	bf00      	nop
 80006f0:	3714      	adds	r7, #20
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr

080006f8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000700:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000704:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000708:	f003 0301 	and.w	r3, r3, #1
 800070c:	2b00      	cmp	r3, #0
 800070e:	d013      	beq.n	8000738 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000710:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000714:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000718:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800071c:	2b00      	cmp	r3, #0
 800071e:	d00b      	beq.n	8000738 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000720:	e000      	b.n	8000724 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000722:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000724:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d0f9      	beq.n	8000722 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800072e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	b2d2      	uxtb	r2, r2
 8000736:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000738:	687b      	ldr	r3, [r7, #4]
}
 800073a:	4618      	mov	r0, r3
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	bc80      	pop	{r7}
 8000742:	4770      	bx	lr

08000744 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074a:	f000 fad0 	bl	8000cee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800074e:	f000 f849 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000752:	f000 f8bf 	bl	80008d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000756:	f000 f893 	bl	8000880 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	TM1637_Init();
 800075a:	f7ff fecb 	bl	80004f4 <TM1637_Init>
	TM1637_SetBrightness(7);
 800075e:	2007      	movs	r0, #7
 8000760:	f7ff ff3e 	bl	80005e0 <TM1637_SetBrightness>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000764:	2120      	movs	r1, #32
 8000766:	481a      	ldr	r0, [pc, #104]	; (80007d0 <main+0x8c>)
 8000768:	f000 fdde 	bl	8001328 <HAL_GPIO_TogglePin>
		HAL_Delay(2000);
 800076c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000770:	f000 fb2c 	bl	8000dcc <HAL_Delay>
		printf("run\n");
 8000774:	4817      	ldr	r0, [pc, #92]	; (80007d4 <main+0x90>)
 8000776:	f001 fe95 	bl	80024a4 <puts>
		HAL_UART_Transmit(&huart2, (uint8_t*) test, strlen(test), 100);
 800077a:	4817      	ldr	r0, [pc, #92]	; (80007d8 <main+0x94>)
 800077c:	f7ff fcfe 	bl	800017c <strlen>
 8000780:	4603      	mov	r3, r0
 8000782:	b29a      	uxth	r2, r3
 8000784:	2364      	movs	r3, #100	; 0x64
 8000786:	4914      	ldr	r1, [pc, #80]	; (80007d8 <main+0x94>)
 8000788:	4814      	ldr	r0, [pc, #80]	; (80007dc <main+0x98>)
 800078a:	f001 fc2a 	bl	8001fe2 <HAL_UART_Transmit>

		for (int var = 0; var < 100; var++) {
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	e018      	b.n	80007c6 <main+0x82>
			displayColon = !displayColon;
 8000794:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <main+0x9c>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	2b00      	cmp	r3, #0
 800079c:	bf0c      	ite	eq
 800079e:	2301      	moveq	r3, #1
 80007a0:	2300      	movne	r3, #0
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <main+0x9c>)
 80007a8:	701a      	strb	r2, [r3, #0]
			TM1637_DisplayDecimal(var, displayColon);
 80007aa:	4b0d      	ldr	r3, [pc, #52]	; (80007e0 <main+0x9c>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	4619      	mov	r1, r3
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f7ff fea6 	bl	8000504 <TM1637_DisplayDecimal>
			HAL_Delay(500);
 80007b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007bc:	f000 fb06 	bl	8000dcc <HAL_Delay>
		for (int var = 0; var < 100; var++) {
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2b63      	cmp	r3, #99	; 0x63
 80007ca:	dde3      	ble.n	8000794 <main+0x50>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80007cc:	e7ca      	b.n	8000764 <main+0x20>
 80007ce:	bf00      	nop
 80007d0:	40020000 	.word	0x40020000
 80007d4:	08002dcc 	.word	0x08002dcc
 80007d8:	20000000 	.word	0x20000000
 80007dc:	200000a0 	.word	0x200000a0
 80007e0:	200000e4 	.word	0x200000e4

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b092      	sub	sp, #72	; 0x48
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	2234      	movs	r2, #52	; 0x34
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f001 fde0 	bl	80023b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f8:	463b      	mov	r3, r7
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000806:	4b1d      	ldr	r3, [pc, #116]	; (800087c <SystemClock_Config+0x98>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800080e:	4a1b      	ldr	r2, [pc, #108]	; (800087c <SystemClock_Config+0x98>)
 8000810:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000814:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000816:	2302      	movs	r3, #2
 8000818:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800081e:	2310      	movs	r3, #16
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000822:	2302      	movs	r3, #2
 8000824:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000826:	2300      	movs	r3, #0
 8000828:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800082a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800082e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8000830:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000834:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4618      	mov	r0, r3
 800083c:	f000 fd8e 	bl	800135c <HAL_RCC_OscConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000846:	f000 f8be 	bl	80009c6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084a:	230f      	movs	r3, #15
 800084c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084e:	2303      	movs	r3, #3
 8000850:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800085e:	463b      	mov	r3, r7
 8000860:	2101      	movs	r1, #1
 8000862:	4618      	mov	r0, r3
 8000864:	f001 f8aa 	bl	80019bc <HAL_RCC_ClockConfig>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800086e:	f000 f8aa 	bl	80009c6 <Error_Handler>
  }
}
 8000872:	bf00      	nop
 8000874:	3748      	adds	r7, #72	; 0x48
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40007000 	.word	0x40007000

08000880 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 8000886:	4a12      	ldr	r2, [pc, #72]	; (80008d0 <MX_USART2_UART_Init+0x50>)
 8000888:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 800088c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000890:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a4:	4b09      	ldr	r3, [pc, #36]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008a6:	220c      	movs	r2, #12
 80008a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008aa:	4b08      	ldr	r3, [pc, #32]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b6:	4805      	ldr	r0, [pc, #20]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008b8:	f001 fb46 	bl	8001f48 <HAL_UART_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008c2:	f000 f880 	bl	80009c6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	200000a0 	.word	0x200000a0
 80008d0:	40004400 	.word	0x40004400

080008d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b088      	sub	sp, #32
 80008d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008da:	f107 030c 	add.w	r3, r7, #12
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ea:	4b2d      	ldr	r3, [pc, #180]	; (80009a0 <MX_GPIO_Init+0xcc>)
 80008ec:	69db      	ldr	r3, [r3, #28]
 80008ee:	4a2c      	ldr	r2, [pc, #176]	; (80009a0 <MX_GPIO_Init+0xcc>)
 80008f0:	f043 0304 	orr.w	r3, r3, #4
 80008f4:	61d3      	str	r3, [r2, #28]
 80008f6:	4b2a      	ldr	r3, [pc, #168]	; (80009a0 <MX_GPIO_Init+0xcc>)
 80008f8:	69db      	ldr	r3, [r3, #28]
 80008fa:	f003 0304 	and.w	r3, r3, #4
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	4b27      	ldr	r3, [pc, #156]	; (80009a0 <MX_GPIO_Init+0xcc>)
 8000904:	69db      	ldr	r3, [r3, #28]
 8000906:	4a26      	ldr	r2, [pc, #152]	; (80009a0 <MX_GPIO_Init+0xcc>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	61d3      	str	r3, [r2, #28]
 800090e:	4b24      	ldr	r3, [pc, #144]	; (80009a0 <MX_GPIO_Init+0xcc>)
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091a:	4b21      	ldr	r3, [pc, #132]	; (80009a0 <MX_GPIO_Init+0xcc>)
 800091c:	69db      	ldr	r3, [r3, #28]
 800091e:	4a20      	ldr	r2, [pc, #128]	; (80009a0 <MX_GPIO_Init+0xcc>)
 8000920:	f043 0302 	orr.w	r3, r3, #2
 8000924:	61d3      	str	r3, [r2, #28]
 8000926:	4b1e      	ldr	r3, [pc, #120]	; (80009a0 <MX_GPIO_Init+0xcc>)
 8000928:	69db      	ldr	r3, [r3, #28]
 800092a:	f003 0302 	and.w	r3, r3, #2
 800092e:	603b      	str	r3, [r7, #0]
 8000930:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLK_Pin|DATA_Pin, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	2103      	movs	r1, #3
 8000936:	481b      	ldr	r0, [pc, #108]	; (80009a4 <MX_GPIO_Init+0xd0>)
 8000938:	f000 fcde 	bl	80012f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800093c:	2200      	movs	r2, #0
 800093e:	2120      	movs	r1, #32
 8000940:	4819      	ldr	r0, [pc, #100]	; (80009a8 <MX_GPIO_Init+0xd4>)
 8000942:	f000 fcd9 	bl	80012f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLK_Pin DATA_Pin */
  GPIO_InitStruct.Pin = CLK_Pin|DATA_Pin;
 8000946:	2303      	movs	r3, #3
 8000948:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094a:	2301      	movs	r3, #1
 800094c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	4619      	mov	r1, r3
 800095c:	4811      	ldr	r0, [pc, #68]	; (80009a4 <MX_GPIO_Init+0xd0>)
 800095e:	f000 fb3b 	bl	8000fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000962:	2304      	movs	r3, #4
 8000964:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800096e:	f107 030c 	add.w	r3, r7, #12
 8000972:	4619      	mov	r1, r3
 8000974:	480b      	ldr	r0, [pc, #44]	; (80009a4 <MX_GPIO_Init+0xd0>)
 8000976:	f000 fb2f 	bl	8000fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800097a:	2320      	movs	r3, #32
 800097c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 030c 	add.w	r3, r7, #12
 800098e:	4619      	mov	r1, r3
 8000990:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_GPIO_Init+0xd4>)
 8000992:	f000 fb21 	bl	8000fd8 <HAL_GPIO_Init>

}
 8000996:	bf00      	nop
 8000998:	3720      	adds	r7, #32
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40020800 	.word	0x40020800
 80009a8:	40020000 	.word	0x40020000

080009ac <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff fe9e 	bl	80006f8 <ITM_SendChar>
	return (ch);
 80009bc:	687b      	ldr	r3, [r7, #4]
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr
	...

080009d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <HAL_MspInit+0x5c>)
 80009dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009de:	4a14      	ldr	r2, [pc, #80]	; (8000a30 <HAL_MspInit+0x5c>)
 80009e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009e4:	6253      	str	r3, [r2, #36]	; 0x24
 80009e6:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <HAL_MspInit+0x5c>)
 80009e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f2:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <HAL_MspInit+0x5c>)
 80009f4:	6a1b      	ldr	r3, [r3, #32]
 80009f6:	4a0e      	ldr	r2, [pc, #56]	; (8000a30 <HAL_MspInit+0x5c>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6213      	str	r3, [r2, #32]
 80009fe:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <HAL_MspInit+0x5c>)
 8000a00:	6a1b      	ldr	r3, [r3, #32]
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <HAL_MspInit+0x5c>)
 8000a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <HAL_MspInit+0x5c>)
 8000a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a14:	6253      	str	r3, [r2, #36]	; 0x24
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <HAL_MspInit+0x5c>)
 8000a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a22:	2007      	movs	r0, #7
 8000a24:	f000 faa4 	bl	8000f70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	3710      	adds	r7, #16
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40023800 	.word	0x40023800

08000a34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08a      	sub	sp, #40	; 0x28
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a17      	ldr	r2, [pc, #92]	; (8000ab0 <HAL_UART_MspInit+0x7c>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d127      	bne.n	8000aa6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a56:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <HAL_UART_MspInit+0x80>)
 8000a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a5a:	4a16      	ldr	r2, [pc, #88]	; (8000ab4 <HAL_UART_MspInit+0x80>)
 8000a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a60:	6253      	str	r3, [r2, #36]	; 0x24
 8000a62:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <HAL_UART_MspInit+0x80>)
 8000a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <HAL_UART_MspInit+0x80>)
 8000a70:	69db      	ldr	r3, [r3, #28]
 8000a72:	4a10      	ldr	r2, [pc, #64]	; (8000ab4 <HAL_UART_MspInit+0x80>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	61d3      	str	r3, [r2, #28]
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <HAL_UART_MspInit+0x80>)
 8000a7c:	69db      	ldr	r3, [r3, #28]
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a86:	230c      	movs	r3, #12
 8000a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a92:	2303      	movs	r3, #3
 8000a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a96:	2307      	movs	r3, #7
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <HAL_UART_MspInit+0x84>)
 8000aa2:	f000 fa99 	bl	8000fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	; 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40004400 	.word	0x40004400
 8000ab4:	40023800 	.word	0x40023800
 8000ab8:	40020000 	.word	0x40020000

08000abc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr

08000ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000acc:	e7fe      	b.n	8000acc <HardFault_Handler+0x4>

08000ace <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ad2:	e7fe      	b.n	8000ad2 <MemManage_Handler+0x4>

08000ad4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad8:	e7fe      	b.n	8000ad8 <BusFault_Handler+0x4>

08000ada <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ade:	e7fe      	b.n	8000ade <UsageFault_Handler+0x4>

08000ae0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr

08000aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr

08000af8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr

08000b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b08:	f000 f944 	bl	8000d94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	e00a      	b.n	8000b38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b22:	f3af 8000 	nop.w
 8000b26:	4601      	mov	r1, r0
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	1c5a      	adds	r2, r3, #1
 8000b2c:	60ba      	str	r2, [r7, #8]
 8000b2e:	b2ca      	uxtb	r2, r1
 8000b30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	3301      	adds	r3, #1
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	697a      	ldr	r2, [r7, #20]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	dbf0      	blt.n	8000b22 <_read+0x12>
	}

return len;
 8000b40:	687b      	ldr	r3, [r7, #4]
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3718      	adds	r7, #24
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b086      	sub	sp, #24
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	60f8      	str	r0, [r7, #12]
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b56:	2300      	movs	r3, #0
 8000b58:	617b      	str	r3, [r7, #20]
 8000b5a:	e009      	b.n	8000b70 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	1c5a      	adds	r2, r3, #1
 8000b60:	60ba      	str	r2, [r7, #8]
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff ff21 	bl	80009ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	617b      	str	r3, [r7, #20]
 8000b70:	697a      	ldr	r2, [r7, #20]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	dbf1      	blt.n	8000b5c <_write+0x12>
	}
	return len;
 8000b78:	687b      	ldr	r3, [r7, #4]
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <_close>:

int _close(int file)
{
 8000b82:	b480      	push	{r7}
 8000b84:	b083      	sub	sp, #12
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
	return -1;
 8000b8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr

08000b98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ba8:	605a      	str	r2, [r3, #4]
	return 0;
 8000baa:	2300      	movs	r3, #0
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bc80      	pop	{r7}
 8000bb4:	4770      	bx	lr

08000bb6 <_isatty>:

int _isatty(int file)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
	return 1;
 8000bbe:	2301      	movs	r3, #1
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr

08000bca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b085      	sub	sp, #20
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	60f8      	str	r0, [r7, #12]
 8000bd2:	60b9      	str	r1, [r7, #8]
 8000bd4:	607a      	str	r2, [r7, #4]
	return 0;
 8000bd6:	2300      	movs	r3, #0
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr
	...

08000be4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000bec:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <_sbrk+0x50>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d102      	bne.n	8000bfa <_sbrk+0x16>
		heap_end = &end;
 8000bf4:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <_sbrk+0x50>)
 8000bf6:	4a10      	ldr	r2, [pc, #64]	; (8000c38 <_sbrk+0x54>)
 8000bf8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <_sbrk+0x50>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000c00:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <_sbrk+0x50>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4413      	add	r3, r2
 8000c08:	466a      	mov	r2, sp
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d907      	bls.n	8000c1e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000c0e:	f001 fba9 	bl	8002364 <__errno>
 8000c12:	4603      	mov	r3, r0
 8000c14:	220c      	movs	r2, #12
 8000c16:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000c18:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1c:	e006      	b.n	8000c2c <_sbrk+0x48>
	}

	heap_end += incr;
 8000c1e:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <_sbrk+0x50>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	4a03      	ldr	r2, [pc, #12]	; (8000c34 <_sbrk+0x50>)
 8000c28:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3710      	adds	r7, #16
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	200000e8 	.word	0x200000e8
 8000c38:	20000100 	.word	0x20000100

08000c3c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000c40:	4b15      	ldr	r3, [pc, #84]	; (8000c98 <SystemInit+0x5c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a14      	ldr	r2, [pc, #80]	; (8000c98 <SystemInit+0x5c>)
 8000c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c4a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000c4c:	4b12      	ldr	r3, [pc, #72]	; (8000c98 <SystemInit+0x5c>)
 8000c4e:	689a      	ldr	r2, [r3, #8]
 8000c50:	4911      	ldr	r1, [pc, #68]	; (8000c98 <SystemInit+0x5c>)
 8000c52:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <SystemInit+0x60>)
 8000c54:	4013      	ands	r3, r2
 8000c56:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000c58:	4b0f      	ldr	r3, [pc, #60]	; (8000c98 <SystemInit+0x5c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a0e      	ldr	r2, [pc, #56]	; (8000c98 <SystemInit+0x5c>)
 8000c5e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000c62:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000c66:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <SystemInit+0x5c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a0a      	ldr	r2, [pc, #40]	; (8000c98 <SystemInit+0x5c>)
 8000c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c72:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000c74:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <SystemInit+0x5c>)
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	4a07      	ldr	r2, [pc, #28]	; (8000c98 <SystemInit+0x5c>)
 8000c7a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000c7e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <SystemInit+0x5c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000c86:	4b06      	ldr	r3, [pc, #24]	; (8000ca0 <SystemInit+0x64>)
 8000c88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c8c:	609a      	str	r2, [r3, #8]
#endif
}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	40023800 	.word	0x40023800
 8000c9c:	88ffc00c 	.word	0x88ffc00c
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ca4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000ca6:	e003      	b.n	8000cb0 <LoopCopyDataInit>

08000ca8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ca8:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000caa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000cac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000cae:	3104      	adds	r1, #4

08000cb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000cb0:	480a      	ldr	r0, [pc, #40]	; (8000cdc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000cb4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000cb6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000cb8:	d3f6      	bcc.n	8000ca8 <CopyDataInit>
  ldr r2, =_sbss
 8000cba:	4a0a      	ldr	r2, [pc, #40]	; (8000ce4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000cbc:	e002      	b.n	8000cc4 <LoopFillZerobss>

08000cbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000cbe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000cc0:	f842 3b04 	str.w	r3, [r2], #4

08000cc4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000cc6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000cc8:	d3f9      	bcc.n	8000cbe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cca:	f7ff ffb7 	bl	8000c3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cce:	f001 fb4f 	bl	8002370 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cd2:	f7ff fd37 	bl	8000744 <main>
  bx lr
 8000cd6:	4770      	bx	lr
  ldr r3, =_sidata
 8000cd8:	08002e7c 	.word	0x08002e7c
  ldr r0, =_sdata
 8000cdc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ce0:	20000084 	.word	0x20000084
  ldr r2, =_sbss
 8000ce4:	20000084 	.word	0x20000084
  ldr r3, = _ebss
 8000ce8:	20000100 	.word	0x20000100

08000cec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cec:	e7fe      	b.n	8000cec <ADC1_IRQHandler>

08000cee <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b082      	sub	sp, #8
 8000cf2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f000 f939 	bl	8000f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f000 f80e 	bl	8000d20 <HAL_InitTick>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d002      	beq.n	8000d10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	71fb      	strb	r3, [r7, #7]
 8000d0e:	e001      	b.n	8000d14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d10:	f7ff fe60 	bl	80009d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d14:	79fb      	ldrb	r3, [r7, #7]
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
	...

08000d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d2c:	4b16      	ldr	r3, [pc, #88]	; (8000d88 <HAL_InitTick+0x68>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d022      	beq.n	8000d7a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d34:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <HAL_InitTick+0x6c>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b13      	ldr	r3, [pc, #76]	; (8000d88 <HAL_InitTick+0x68>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d40:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 f938 	bl	8000fbe <HAL_SYSTICK_Config>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d10f      	bne.n	8000d74 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2b0f      	cmp	r3, #15
 8000d58:	d809      	bhi.n	8000d6e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	6879      	ldr	r1, [r7, #4]
 8000d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8000d62:	f000 f910 	bl	8000f86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <HAL_InitTick+0x70>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6013      	str	r3, [r2, #0]
 8000d6c:	e007      	b.n	8000d7e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	73fb      	strb	r3, [r7, #15]
 8000d72:	e004      	b.n	8000d7e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	73fb      	strb	r3, [r7, #15]
 8000d78:	e001      	b.n	8000d7e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3710      	adds	r7, #16
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	2000001c 	.word	0x2000001c
 8000d8c:	20000014 	.word	0x20000014
 8000d90:	20000018 	.word	0x20000018

08000d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d98:	4b05      	ldr	r3, [pc, #20]	; (8000db0 <HAL_IncTick+0x1c>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <HAL_IncTick+0x20>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4413      	add	r3, r2
 8000da2:	4a03      	ldr	r2, [pc, #12]	; (8000db0 <HAL_IncTick+0x1c>)
 8000da4:	6013      	str	r3, [r2, #0]
}
 8000da6:	bf00      	nop
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bc80      	pop	{r7}
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	200000ec 	.word	0x200000ec
 8000db4:	2000001c 	.word	0x2000001c

08000db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return uwTick;
 8000dbc:	4b02      	ldr	r3, [pc, #8]	; (8000dc8 <HAL_GetTick+0x10>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	200000ec 	.word	0x200000ec

08000dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dd4:	f7ff fff0 	bl	8000db8 <HAL_GetTick>
 8000dd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000de4:	d004      	beq.n	8000df0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <HAL_Delay+0x40>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	68fa      	ldr	r2, [r7, #12]
 8000dec:	4413      	add	r3, r2
 8000dee:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000df0:	bf00      	nop
 8000df2:	f7ff ffe1 	bl	8000db8 <HAL_GetTick>
 8000df6:	4602      	mov	r2, r0
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	68fa      	ldr	r2, [r7, #12]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d8f7      	bhi.n	8000df2 <HAL_Delay+0x26>
  {
  }
}
 8000e02:	bf00      	nop
 8000e04:	bf00      	nop
 8000e06:	3710      	adds	r7, #16
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	2000001c 	.word	0x2000001c

08000e10 <__NVIC_SetPriorityGrouping>:
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	f003 0307 	and.w	r3, r3, #7
 8000e1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e20:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <__NVIC_SetPriorityGrouping+0x44>)
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e26:	68ba      	ldr	r2, [r7, #8]
 8000e28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e42:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <__NVIC_SetPriorityGrouping+0x44>)
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	60d3      	str	r3, [r2, #12]
}
 8000e48:	bf00      	nop
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bc80      	pop	{r7}
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <__NVIC_GetPriorityGrouping>:
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e5c:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <__NVIC_GetPriorityGrouping+0x18>)
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	0a1b      	lsrs	r3, r3, #8
 8000e62:	f003 0307 	and.w	r3, r3, #7
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bc80      	pop	{r7}
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <__NVIC_SetPriority>:
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	db0a      	blt.n	8000e9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	490c      	ldr	r1, [pc, #48]	; (8000ec0 <__NVIC_SetPriority+0x4c>)
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	0112      	lsls	r2, r2, #4
 8000e94:	b2d2      	uxtb	r2, r2
 8000e96:	440b      	add	r3, r1
 8000e98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e9c:	e00a      	b.n	8000eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4908      	ldr	r1, [pc, #32]	; (8000ec4 <__NVIC_SetPriority+0x50>)
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	f003 030f 	and.w	r3, r3, #15
 8000eaa:	3b04      	subs	r3, #4
 8000eac:	0112      	lsls	r2, r2, #4
 8000eae:	b2d2      	uxtb	r2, r2
 8000eb0:	440b      	add	r3, r1
 8000eb2:	761a      	strb	r2, [r3, #24]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bc80      	pop	{r7}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	e000e100 	.word	0xe000e100
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <NVIC_EncodePriority>:
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b089      	sub	sp, #36	; 0x24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	f1c3 0307 	rsb	r3, r3, #7
 8000ee2:	2b04      	cmp	r3, #4
 8000ee4:	bf28      	it	cs
 8000ee6:	2304      	movcs	r3, #4
 8000ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3304      	adds	r3, #4
 8000eee:	2b06      	cmp	r3, #6
 8000ef0:	d902      	bls.n	8000ef8 <NVIC_EncodePriority+0x30>
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	3b03      	subs	r3, #3
 8000ef6:	e000      	b.n	8000efa <NVIC_EncodePriority+0x32>
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efc:	f04f 32ff 	mov.w	r2, #4294967295
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43da      	mvns	r2, r3
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f10:	f04f 31ff 	mov.w	r1, #4294967295
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1a:	43d9      	mvns	r1, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f20:	4313      	orrs	r3, r2
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3724      	adds	r7, #36	; 0x24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr

08000f2c <SysTick_Config>:
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f3c:	d301      	bcc.n	8000f42 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e00f      	b.n	8000f62 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f42:	4a0a      	ldr	r2, [pc, #40]	; (8000f6c <SysTick_Config+0x40>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f4a:	210f      	movs	r1, #15
 8000f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f50:	f7ff ff90 	bl	8000e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f54:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <SysTick_Config+0x40>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f5a:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <SysTick_Config+0x40>)
 8000f5c:	2207      	movs	r2, #7
 8000f5e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	e000e010 	.word	0xe000e010

08000f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff ff49 	bl	8000e10 <__NVIC_SetPriorityGrouping>
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b086      	sub	sp, #24
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	60b9      	str	r1, [r7, #8]
 8000f90:	607a      	str	r2, [r7, #4]
 8000f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f98:	f7ff ff5e 	bl	8000e58 <__NVIC_GetPriorityGrouping>
 8000f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	68b9      	ldr	r1, [r7, #8]
 8000fa2:	6978      	ldr	r0, [r7, #20]
 8000fa4:	f7ff ff90 	bl	8000ec8 <NVIC_EncodePriority>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff5f 	bl	8000e74 <__NVIC_SetPriority>
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff ffb0 	bl	8000f2c <SysTick_Config>
 8000fcc:	4603      	mov	r3, r0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
	...

08000fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b087      	sub	sp, #28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fee:	e160      	b.n	80012b2 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	f000 8152 	beq.w	80012ac <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b01      	cmp	r3, #1
 8001012:	d005      	beq.n	8001020 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800101c:	2b02      	cmp	r3, #2
 800101e:	d130      	bne.n	8001082 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	2203      	movs	r2, #3
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	43db      	mvns	r3, r3
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4013      	ands	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	68da      	ldr	r2, [r3, #12]
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4313      	orrs	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001056:	2201      	movs	r2, #1
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43db      	mvns	r3, r3
 8001060:	693a      	ldr	r2, [r7, #16]
 8001062:	4013      	ands	r3, r2
 8001064:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	091b      	lsrs	r3, r3, #4
 800106c:	f003 0201 	and.w	r2, r3, #1
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f003 0303 	and.w	r3, r3, #3
 800108a:	2b03      	cmp	r3, #3
 800108c:	d017      	beq.n	80010be <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	2203      	movs	r2, #3
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	43db      	mvns	r3, r3
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	4013      	ands	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	689a      	ldr	r2, [r3, #8]
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f003 0303 	and.w	r3, r3, #3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d123      	bne.n	8001112 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	08da      	lsrs	r2, r3, #3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	3208      	adds	r2, #8
 80010d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	220f      	movs	r2, #15
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43db      	mvns	r3, r3
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4013      	ands	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	691a      	ldr	r2, [r3, #16]
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	f003 0307 	and.w	r3, r3, #7
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	08da      	lsrs	r2, r3, #3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3208      	adds	r2, #8
 800110c:	6939      	ldr	r1, [r7, #16]
 800110e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	2203      	movs	r2, #3
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43db      	mvns	r3, r3
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	4013      	ands	r3, r2
 8001128:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0203 	and.w	r2, r3, #3
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	4313      	orrs	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800114e:	2b00      	cmp	r3, #0
 8001150:	f000 80ac 	beq.w	80012ac <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001154:	4b5e      	ldr	r3, [pc, #376]	; (80012d0 <HAL_GPIO_Init+0x2f8>)
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	4a5d      	ldr	r2, [pc, #372]	; (80012d0 <HAL_GPIO_Init+0x2f8>)
 800115a:	f043 0301 	orr.w	r3, r3, #1
 800115e:	6213      	str	r3, [r2, #32]
 8001160:	4b5b      	ldr	r3, [pc, #364]	; (80012d0 <HAL_GPIO_Init+0x2f8>)
 8001162:	6a1b      	ldr	r3, [r3, #32]
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800116c:	4a59      	ldr	r2, [pc, #356]	; (80012d4 <HAL_GPIO_Init+0x2fc>)
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	089b      	lsrs	r3, r3, #2
 8001172:	3302      	adds	r3, #2
 8001174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001178:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	220f      	movs	r2, #15
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	43db      	mvns	r3, r3
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4013      	ands	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a51      	ldr	r2, [pc, #324]	; (80012d8 <HAL_GPIO_Init+0x300>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d025      	beq.n	80011e4 <HAL_GPIO_Init+0x20c>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a50      	ldr	r2, [pc, #320]	; (80012dc <HAL_GPIO_Init+0x304>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d01f      	beq.n	80011e0 <HAL_GPIO_Init+0x208>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4a4f      	ldr	r2, [pc, #316]	; (80012e0 <HAL_GPIO_Init+0x308>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d019      	beq.n	80011dc <HAL_GPIO_Init+0x204>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a4e      	ldr	r2, [pc, #312]	; (80012e4 <HAL_GPIO_Init+0x30c>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d013      	beq.n	80011d8 <HAL_GPIO_Init+0x200>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a4d      	ldr	r2, [pc, #308]	; (80012e8 <HAL_GPIO_Init+0x310>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d00d      	beq.n	80011d4 <HAL_GPIO_Init+0x1fc>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a4c      	ldr	r2, [pc, #304]	; (80012ec <HAL_GPIO_Init+0x314>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d007      	beq.n	80011d0 <HAL_GPIO_Init+0x1f8>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a4b      	ldr	r2, [pc, #300]	; (80012f0 <HAL_GPIO_Init+0x318>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d101      	bne.n	80011cc <HAL_GPIO_Init+0x1f4>
 80011c8:	2306      	movs	r3, #6
 80011ca:	e00c      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
 80011cc:	2307      	movs	r3, #7
 80011ce:	e00a      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
 80011d0:	2305      	movs	r3, #5
 80011d2:	e008      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
 80011d4:	2304      	movs	r3, #4
 80011d6:	e006      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
 80011d8:	2303      	movs	r3, #3
 80011da:	e004      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
 80011dc:	2302      	movs	r3, #2
 80011de:	e002      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
 80011e0:	2301      	movs	r3, #1
 80011e2:	e000      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
 80011e4:	2300      	movs	r3, #0
 80011e6:	697a      	ldr	r2, [r7, #20]
 80011e8:	f002 0203 	and.w	r2, r2, #3
 80011ec:	0092      	lsls	r2, r2, #2
 80011ee:	4093      	lsls	r3, r2
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80011f6:	4937      	ldr	r1, [pc, #220]	; (80012d4 <HAL_GPIO_Init+0x2fc>)
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	3302      	adds	r3, #2
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001204:	4b3b      	ldr	r3, [pc, #236]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	43db      	mvns	r3, r3
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4013      	ands	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	4313      	orrs	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001228:	4a32      	ldr	r2, [pc, #200]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800122e:	4b31      	ldr	r3, [pc, #196]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	43db      	mvns	r3, r3
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4013      	ands	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	4313      	orrs	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001252:	4a28      	ldr	r2, [pc, #160]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001258:	4b26      	ldr	r3, [pc, #152]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	43db      	mvns	r3, r3
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4013      	ands	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d003      	beq.n	800127c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	4313      	orrs	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800127c:	4a1d      	ldr	r2, [pc, #116]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001282:	4b1c      	ldr	r3, [pc, #112]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	43db      	mvns	r3, r3
 800128c:	693a      	ldr	r2, [r7, #16]
 800128e:	4013      	ands	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80012a6:	4a13      	ldr	r2, [pc, #76]	; (80012f4 <HAL_GPIO_Init+0x31c>)
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	3301      	adds	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	fa22 f303 	lsr.w	r3, r2, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f47f ae97 	bne.w	8000ff0 <HAL_GPIO_Init+0x18>
  }
}
 80012c2:	bf00      	nop
 80012c4:	bf00      	nop
 80012c6:	371c      	adds	r7, #28
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40010000 	.word	0x40010000
 80012d8:	40020000 	.word	0x40020000
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40020800 	.word	0x40020800
 80012e4:	40020c00 	.word	0x40020c00
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40021400 	.word	0x40021400
 80012f0:	40021800 	.word	0x40021800
 80012f4:	40010400 	.word	0x40010400

080012f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
 8001304:	4613      	mov	r3, r2
 8001306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001308:	787b      	ldrb	r3, [r7, #1]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800130e:	887a      	ldrh	r2, [r7, #2]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001314:	e003      	b.n	800131e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001316:	887b      	ldrh	r3, [r7, #2]
 8001318:	041a      	lsls	r2, r3, #16
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	619a      	str	r2, [r3, #24]
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	695b      	ldr	r3, [r3, #20]
 8001338:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800133a:	887a      	ldrh	r2, [r7, #2]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4013      	ands	r3, r2
 8001340:	041a      	lsls	r2, r3, #16
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43d9      	mvns	r1, r3
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	400b      	ands	r3, r1
 800134a:	431a      	orrs	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	619a      	str	r2, [r3, #24]
}
 8001350:	bf00      	nop
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr
	...

0800135c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e31d      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800136e:	4b94      	ldr	r3, [pc, #592]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f003 030c 	and.w	r3, r3, #12
 8001376:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001378:	4b91      	ldr	r3, [pc, #580]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001380:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	2b00      	cmp	r3, #0
 800138c:	d07b      	beq.n	8001486 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	2b08      	cmp	r3, #8
 8001392:	d006      	beq.n	80013a2 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	2b0c      	cmp	r3, #12
 8001398:	d10f      	bne.n	80013ba <HAL_RCC_OscConfig+0x5e>
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013a0:	d10b      	bne.n	80013ba <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a2:	4b87      	ldr	r3, [pc, #540]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d06a      	beq.n	8001484 <HAL_RCC_OscConfig+0x128>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d166      	bne.n	8001484 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e2f7      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d106      	bne.n	80013d0 <HAL_RCC_OscConfig+0x74>
 80013c2:	4b7f      	ldr	r3, [pc, #508]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a7e      	ldr	r2, [pc, #504]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e02d      	b.n	800142c <HAL_RCC_OscConfig+0xd0>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d10c      	bne.n	80013f2 <HAL_RCC_OscConfig+0x96>
 80013d8:	4b79      	ldr	r3, [pc, #484]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a78      	ldr	r2, [pc, #480]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013e2:	6013      	str	r3, [r2, #0]
 80013e4:	4b76      	ldr	r3, [pc, #472]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a75      	ldr	r2, [pc, #468]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	e01c      	b.n	800142c <HAL_RCC_OscConfig+0xd0>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b05      	cmp	r3, #5
 80013f8:	d10c      	bne.n	8001414 <HAL_RCC_OscConfig+0xb8>
 80013fa:	4b71      	ldr	r3, [pc, #452]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a70      	ldr	r2, [pc, #448]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001400:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001404:	6013      	str	r3, [r2, #0]
 8001406:	4b6e      	ldr	r3, [pc, #440]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a6d      	ldr	r2, [pc, #436]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 800140c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001410:	6013      	str	r3, [r2, #0]
 8001412:	e00b      	b.n	800142c <HAL_RCC_OscConfig+0xd0>
 8001414:	4b6a      	ldr	r3, [pc, #424]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a69      	ldr	r2, [pc, #420]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 800141a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800141e:	6013      	str	r3, [r2, #0]
 8001420:	4b67      	ldr	r3, [pc, #412]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a66      	ldr	r2, [pc, #408]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001426:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800142a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d013      	beq.n	800145c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001434:	f7ff fcc0 	bl	8000db8 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800143c:	f7ff fcbc 	bl	8000db8 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b64      	cmp	r3, #100	; 0x64
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e2ad      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800144e:	4b5c      	ldr	r3, [pc, #368]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0xe0>
 800145a:	e014      	b.n	8001486 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145c:	f7ff fcac 	bl	8000db8 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001464:	f7ff fca8 	bl	8000db8 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b64      	cmp	r3, #100	; 0x64
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e299      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001476:	4b52      	ldr	r3, [pc, #328]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1f0      	bne.n	8001464 <HAL_RCC_OscConfig+0x108>
 8001482:	e000      	b.n	8001486 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d05a      	beq.n	8001548 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	2b04      	cmp	r3, #4
 8001496:	d005      	beq.n	80014a4 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	2b0c      	cmp	r3, #12
 800149c:	d119      	bne.n	80014d2 <HAL_RCC_OscConfig+0x176>
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d116      	bne.n	80014d2 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014a4:	4b46      	ldr	r3, [pc, #280]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <HAL_RCC_OscConfig+0x160>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d001      	beq.n	80014bc <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e276      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014bc:	4b40      	ldr	r3, [pc, #256]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	493d      	ldr	r1, [pc, #244]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80014cc:	4313      	orrs	r3, r2
 80014ce:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014d0:	e03a      	b.n	8001548 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d020      	beq.n	800151c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014da:	4b3a      	ldr	r3, [pc, #232]	; (80015c4 <HAL_RCC_OscConfig+0x268>)
 80014dc:	2201      	movs	r2, #1
 80014de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e0:	f7ff fc6a 	bl	8000db8 <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014e8:	f7ff fc66 	bl	8000db8 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e257      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014fa:	4b31      	ldr	r3, [pc, #196]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0f0      	beq.n	80014e8 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001506:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	492a      	ldr	r1, [pc, #168]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 8001516:	4313      	orrs	r3, r2
 8001518:	604b      	str	r3, [r1, #4]
 800151a:	e015      	b.n	8001548 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800151c:	4b29      	ldr	r3, [pc, #164]	; (80015c4 <HAL_RCC_OscConfig+0x268>)
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001522:	f7ff fc49 	bl	8000db8 <HAL_GetTick>
 8001526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800152a:	f7ff fc45 	bl	8000db8 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e236      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800153c:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1f0      	bne.n	800152a <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0310 	and.w	r3, r3, #16
 8001550:	2b00      	cmp	r3, #0
 8001552:	f000 80b8 	beq.w	80016c6 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d170      	bne.n	800163e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800155c:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001564:	2b00      	cmp	r3, #0
 8001566:	d005      	beq.n	8001574 <HAL_RCC_OscConfig+0x218>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e21a      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a1a      	ldr	r2, [r3, #32]
 8001578:	4b11      	ldr	r3, [pc, #68]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001580:	429a      	cmp	r2, r3
 8001582:	d921      	bls.n	80015c8 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	4618      	mov	r0, r3
 800158a:	f000 fc7d 	bl	8001e88 <RCC_SetFlashLatencyFromMSIRange>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e208      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001598:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	4906      	ldr	r1, [pc, #24]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80015a6:	4313      	orrs	r3, r2
 80015a8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	69db      	ldr	r3, [r3, #28]
 80015b6:	061b      	lsls	r3, r3, #24
 80015b8:	4901      	ldr	r1, [pc, #4]	; (80015c0 <HAL_RCC_OscConfig+0x264>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	604b      	str	r3, [r1, #4]
 80015be:	e020      	b.n	8001602 <HAL_RCC_OscConfig+0x2a6>
 80015c0:	40023800 	.word	0x40023800
 80015c4:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015c8:	4b99      	ldr	r3, [pc, #612]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a1b      	ldr	r3, [r3, #32]
 80015d4:	4996      	ldr	r1, [pc, #600]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80015d6:	4313      	orrs	r3, r2
 80015d8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015da:	4b95      	ldr	r3, [pc, #596]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	061b      	lsls	r3, r3, #24
 80015e8:	4991      	ldr	r1, [pc, #580]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 fc48 	bl	8001e88 <RCC_SetFlashLatencyFromMSIRange>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e1d3      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	0b5b      	lsrs	r3, r3, #13
 8001608:	3301      	adds	r3, #1
 800160a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001612:	4a87      	ldr	r2, [pc, #540]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001614:	6892      	ldr	r2, [r2, #8]
 8001616:	0912      	lsrs	r2, r2, #4
 8001618:	f002 020f 	and.w	r2, r2, #15
 800161c:	4985      	ldr	r1, [pc, #532]	; (8001834 <HAL_RCC_OscConfig+0x4d8>)
 800161e:	5c8a      	ldrb	r2, [r1, r2]
 8001620:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001622:	4a85      	ldr	r2, [pc, #532]	; (8001838 <HAL_RCC_OscConfig+0x4dc>)
 8001624:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001626:	4b85      	ldr	r3, [pc, #532]	; (800183c <HAL_RCC_OscConfig+0x4e0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fb78 	bl	8000d20 <HAL_InitTick>
 8001630:	4603      	mov	r3, r0
 8001632:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d045      	beq.n	80016c6 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	e1b5      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d029      	beq.n	800169a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001646:	4b7e      	ldr	r3, [pc, #504]	; (8001840 <HAL_RCC_OscConfig+0x4e4>)
 8001648:	2201      	movs	r2, #1
 800164a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164c:	f7ff fbb4 	bl	8000db8 <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001654:	f7ff fbb0 	bl	8000db8 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e1a1      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001666:	4b72      	ldr	r3, [pc, #456]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f0      	beq.n	8001654 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001672:	4b6f      	ldr	r3, [pc, #444]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a1b      	ldr	r3, [r3, #32]
 800167e:	496c      	ldr	r1, [pc, #432]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001684:	4b6a      	ldr	r3, [pc, #424]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69db      	ldr	r3, [r3, #28]
 8001690:	061b      	lsls	r3, r3, #24
 8001692:	4967      	ldr	r1, [pc, #412]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001694:	4313      	orrs	r3, r2
 8001696:	604b      	str	r3, [r1, #4]
 8001698:	e015      	b.n	80016c6 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800169a:	4b69      	ldr	r3, [pc, #420]	; (8001840 <HAL_RCC_OscConfig+0x4e4>)
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a0:	f7ff fb8a 	bl	8000db8 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016a8:	f7ff fb86 	bl	8000db8 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e177      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80016ba:	4b5d      	ldr	r3, [pc, #372]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1f0      	bne.n	80016a8 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0308 	and.w	r3, r3, #8
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d030      	beq.n	8001734 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	695b      	ldr	r3, [r3, #20]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d016      	beq.n	8001708 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016da:	4b5a      	ldr	r3, [pc, #360]	; (8001844 <HAL_RCC_OscConfig+0x4e8>)
 80016dc:	2201      	movs	r2, #1
 80016de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e0:	f7ff fb6a 	bl	8000db8 <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016e8:	f7ff fb66 	bl	8000db8 <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e157      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016fa:	4b4d      	ldr	r3, [pc, #308]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80016fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0f0      	beq.n	80016e8 <HAL_RCC_OscConfig+0x38c>
 8001706:	e015      	b.n	8001734 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001708:	4b4e      	ldr	r3, [pc, #312]	; (8001844 <HAL_RCC_OscConfig+0x4e8>)
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800170e:	f7ff fb53 	bl	8000db8 <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001714:	e008      	b.n	8001728 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001716:	f7ff fb4f 	bl	8000db8 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e140      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001728:	4b41      	ldr	r3, [pc, #260]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 800172a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800172c:	f003 0302 	and.w	r3, r3, #2
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1f0      	bne.n	8001716 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	2b00      	cmp	r3, #0
 800173e:	f000 80b5 	beq.w	80018ac <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001742:	2300      	movs	r3, #0
 8001744:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001746:	4b3a      	ldr	r3, [pc, #232]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d10d      	bne.n	800176e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001752:	4b37      	ldr	r3, [pc, #220]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001756:	4a36      	ldr	r2, [pc, #216]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800175c:	6253      	str	r3, [r2, #36]	; 0x24
 800175e:	4b34      	ldr	r3, [pc, #208]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800176a:	2301      	movs	r3, #1
 800176c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800176e:	4b36      	ldr	r3, [pc, #216]	; (8001848 <HAL_RCC_OscConfig+0x4ec>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001776:	2b00      	cmp	r3, #0
 8001778:	d118      	bne.n	80017ac <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800177a:	4b33      	ldr	r3, [pc, #204]	; (8001848 <HAL_RCC_OscConfig+0x4ec>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a32      	ldr	r2, [pc, #200]	; (8001848 <HAL_RCC_OscConfig+0x4ec>)
 8001780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001786:	f7ff fb17 	bl	8000db8 <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800178e:	f7ff fb13 	bl	8000db8 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b64      	cmp	r3, #100	; 0x64
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e104      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a0:	4b29      	ldr	r3, [pc, #164]	; (8001848 <HAL_RCC_OscConfig+0x4ec>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d106      	bne.n	80017c2 <HAL_RCC_OscConfig+0x466>
 80017b4:	4b1e      	ldr	r3, [pc, #120]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b8:	4a1d      	ldr	r2, [pc, #116]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017be:	6353      	str	r3, [r2, #52]	; 0x34
 80017c0:	e02d      	b.n	800181e <HAL_RCC_OscConfig+0x4c2>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10c      	bne.n	80017e4 <HAL_RCC_OscConfig+0x488>
 80017ca:	4b19      	ldr	r3, [pc, #100]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017ce:	4a18      	ldr	r2, [pc, #96]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017d4:	6353      	str	r3, [r2, #52]	; 0x34
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017da:	4a15      	ldr	r2, [pc, #84]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80017e0:	6353      	str	r3, [r2, #52]	; 0x34
 80017e2:	e01c      	b.n	800181e <HAL_RCC_OscConfig+0x4c2>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b05      	cmp	r3, #5
 80017ea:	d10c      	bne.n	8001806 <HAL_RCC_OscConfig+0x4aa>
 80017ec:	4b10      	ldr	r3, [pc, #64]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017f0:	4a0f      	ldr	r2, [pc, #60]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017f6:	6353      	str	r3, [r2, #52]	; 0x34
 80017f8:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fc:	4a0c      	ldr	r2, [pc, #48]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 80017fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001802:	6353      	str	r3, [r2, #52]	; 0x34
 8001804:	e00b      	b.n	800181e <HAL_RCC_OscConfig+0x4c2>
 8001806:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800180a:	4a09      	ldr	r2, [pc, #36]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 800180c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001810:	6353      	str	r3, [r2, #52]	; 0x34
 8001812:	4b07      	ldr	r3, [pc, #28]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001816:	4a06      	ldr	r2, [pc, #24]	; (8001830 <HAL_RCC_OscConfig+0x4d4>)
 8001818:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800181c:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d024      	beq.n	8001870 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001826:	f7ff fac7 	bl	8000db8 <HAL_GetTick>
 800182a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800182c:	e019      	b.n	8001862 <HAL_RCC_OscConfig+0x506>
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800
 8001834:	08002df0 	.word	0x08002df0
 8001838:	20000014 	.word	0x20000014
 800183c:	20000018 	.word	0x20000018
 8001840:	42470020 	.word	0x42470020
 8001844:	42470680 	.word	0x42470680
 8001848:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800184c:	f7ff fab4 	bl	8000db8 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	f241 3288 	movw	r2, #5000	; 0x1388
 800185a:	4293      	cmp	r3, r2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e0a3      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001862:	4b54      	ldr	r3, [pc, #336]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 8001864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001866:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0ee      	beq.n	800184c <HAL_RCC_OscConfig+0x4f0>
 800186e:	e014      	b.n	800189a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001870:	f7ff faa2 	bl	8000db8 <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001876:	e00a      	b.n	800188e <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001878:	f7ff fa9e 	bl	8000db8 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	f241 3288 	movw	r2, #5000	; 0x1388
 8001886:	4293      	cmp	r3, r2
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e08d      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800188e:	4b49      	ldr	r3, [pc, #292]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 8001890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001892:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1ee      	bne.n	8001878 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800189a:	7ffb      	ldrb	r3, [r7, #31]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d105      	bne.n	80018ac <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018a0:	4b44      	ldr	r3, [pc, #272]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	4a43      	ldr	r2, [pc, #268]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 80018a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018aa:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d079      	beq.n	80019a8 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	2b0c      	cmp	r3, #12
 80018b8:	d056      	beq.n	8001968 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d13b      	bne.n	800193a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018c2:	4b3d      	ldr	r3, [pc, #244]	; (80019b8 <HAL_RCC_OscConfig+0x65c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fa76 	bl	8000db8 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d0:	f7ff fa72 	bl	8000db8 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e063      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018e2:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018ee:	4b31      	ldr	r3, [pc, #196]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018fe:	4319      	orrs	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001904:	430b      	orrs	r3, r1
 8001906:	492b      	ldr	r1, [pc, #172]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 8001908:	4313      	orrs	r3, r2
 800190a:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800190c:	4b2a      	ldr	r3, [pc, #168]	; (80019b8 <HAL_RCC_OscConfig+0x65c>)
 800190e:	2201      	movs	r2, #1
 8001910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001912:	f7ff fa51 	bl	8000db8 <HAL_GetTick>
 8001916:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001918:	e008      	b.n	800192c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800191a:	f7ff fa4d 	bl	8000db8 <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e03e      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800192c:	4b21      	ldr	r3, [pc, #132]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0f0      	beq.n	800191a <HAL_RCC_OscConfig+0x5be>
 8001938:	e036      	b.n	80019a8 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800193a:	4b1f      	ldr	r3, [pc, #124]	; (80019b8 <HAL_RCC_OscConfig+0x65c>)
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001940:	f7ff fa3a 	bl	8000db8 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001948:	f7ff fa36 	bl	8000db8 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b02      	cmp	r3, #2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e027      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800195a:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <HAL_RCC_OscConfig+0x5ec>
 8001966:	e01f      	b.n	80019a8 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196c:	2b01      	cmp	r3, #1
 800196e:	d101      	bne.n	8001974 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e01a      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001974:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <HAL_RCC_OscConfig+0x658>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001984:	429a      	cmp	r2, r3
 8001986:	d10d      	bne.n	80019a4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001992:	429a      	cmp	r2, r3
 8001994:	d106      	bne.n	80019a4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d001      	beq.n	80019a8 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3720      	adds	r7, #32
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40023800 	.word	0x40023800
 80019b8:	42470060 	.word	0x42470060

080019bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e11a      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019d0:	4b8f      	ldr	r3, [pc, #572]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	683a      	ldr	r2, [r7, #0]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d919      	bls.n	8001a12 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d105      	bne.n	80019f0 <HAL_RCC_ClockConfig+0x34>
 80019e4:	4b8a      	ldr	r3, [pc, #552]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a89      	ldr	r2, [pc, #548]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 80019ea:	f043 0304 	orr.w	r3, r3, #4
 80019ee:	6013      	str	r3, [r2, #0]
 80019f0:	4b87      	ldr	r3, [pc, #540]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f023 0201 	bic.w	r2, r3, #1
 80019f8:	4985      	ldr	r1, [pc, #532]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a00:	4b83      	ldr	r3, [pc, #524]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d001      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0f9      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d008      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1e:	4b7d      	ldr	r3, [pc, #500]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	497a      	ldr	r1, [pc, #488]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0301 	and.w	r3, r3, #1
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 808e 	beq.w	8001b5a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d107      	bne.n	8001a56 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a46:	4b73      	ldr	r3, [pc, #460]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d121      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e0d7      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b03      	cmp	r3, #3
 8001a5c:	d107      	bne.n	8001a6e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a5e:	4b6d      	ldr	r3, [pc, #436]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d115      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e0cb      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d107      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a76:	4b67      	ldr	r3, [pc, #412]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d109      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e0bf      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a86:	4b63      	ldr	r3, [pc, #396]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e0b7      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a96:	4b5f      	ldr	r3, [pc, #380]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f023 0203 	bic.w	r2, r3, #3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	495c      	ldr	r1, [pc, #368]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001aa8:	f7ff f986 	bl	8000db8 <HAL_GetTick>
 8001aac:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d112      	bne.n	8001adc <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ab6:	e00a      	b.n	8001ace <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab8:	f7ff f97e 	bl	8000db8 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e09b      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ace:	4b51      	ldr	r3, [pc, #324]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 030c 	and.w	r3, r3, #12
 8001ad6:	2b08      	cmp	r3, #8
 8001ad8:	d1ee      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0xfc>
 8001ada:	e03e      	b.n	8001b5a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b03      	cmp	r3, #3
 8001ae2:	d112      	bne.n	8001b0a <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ae4:	e00a      	b.n	8001afc <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae6:	f7ff f967 	bl	8000db8 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e084      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001afc:	4b45      	ldr	r3, [pc, #276]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f003 030c 	and.w	r3, r3, #12
 8001b04:	2b0c      	cmp	r3, #12
 8001b06:	d1ee      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0x12a>
 8001b08:	e027      	b.n	8001b5a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d11d      	bne.n	8001b4e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b12:	e00a      	b.n	8001b2a <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b14:	f7ff f950 	bl	8000db8 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e06d      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b2a:	4b3a      	ldr	r3, [pc, #232]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 030c 	and.w	r3, r3, #12
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d1ee      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x158>
 8001b36:	e010      	b.n	8001b5a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b38:	f7ff f93e 	bl	8000db8 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e05b      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001b4e:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1ee      	bne.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b5a:	4b2d      	ldr	r3, [pc, #180]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d219      	bcs.n	8001b9c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d105      	bne.n	8001b7a <HAL_RCC_ClockConfig+0x1be>
 8001b6e:	4b28      	ldr	r3, [pc, #160]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a27      	ldr	r2, [pc, #156]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f023 0201 	bic.w	r2, r3, #1
 8001b82:	4923      	ldr	r1, [pc, #140]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8a:	4b21      	ldr	r3, [pc, #132]	; (8001c10 <HAL_RCC_ClockConfig+0x254>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	683a      	ldr	r2, [r7, #0]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d001      	beq.n	8001b9c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e034      	b.n	8001c06 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0304 	and.w	r3, r3, #4
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d008      	beq.n	8001bba <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba8:	4b1a      	ldr	r3, [pc, #104]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	4917      	ldr	r1, [pc, #92]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0308 	and.w	r3, r3, #8
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d009      	beq.n	8001bda <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	490f      	ldr	r1, [pc, #60]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bda:	f000 f823 	bl	8001c24 <HAL_RCC_GetSysClockFreq>
 8001bde:	4602      	mov	r2, r0
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <HAL_RCC_ClockConfig+0x258>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	091b      	lsrs	r3, r3, #4
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	490b      	ldr	r1, [pc, #44]	; (8001c18 <HAL_RCC_ClockConfig+0x25c>)
 8001bec:	5ccb      	ldrb	r3, [r1, r3]
 8001bee:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf2:	4a0a      	ldr	r2, [pc, #40]	; (8001c1c <HAL_RCC_ClockConfig+0x260>)
 8001bf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <HAL_RCC_ClockConfig+0x264>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff f890 	bl	8000d20 <HAL_InitTick>
 8001c00:	4603      	mov	r3, r0
 8001c02:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c04:	7afb      	ldrb	r3, [r7, #11]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40023c00 	.word	0x40023c00
 8001c14:	40023800 	.word	0x40023800
 8001c18:	08002df0 	.word	0x08002df0
 8001c1c:	20000014 	.word	0x20000014
 8001c20:	20000018 	.word	0x20000018

08001c24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c28:	b092      	sub	sp, #72	; 0x48
 8001c2a:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001c2c:	4b79      	ldr	r3, [pc, #484]	; (8001e14 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c34:	f003 030c 	and.w	r3, r3, #12
 8001c38:	2b0c      	cmp	r3, #12
 8001c3a:	d00d      	beq.n	8001c58 <HAL_RCC_GetSysClockFreq+0x34>
 8001c3c:	2b0c      	cmp	r3, #12
 8001c3e:	f200 80d5 	bhi.w	8001dec <HAL_RCC_GetSysClockFreq+0x1c8>
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	d002      	beq.n	8001c4c <HAL_RCC_GetSysClockFreq+0x28>
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d003      	beq.n	8001c52 <HAL_RCC_GetSysClockFreq+0x2e>
 8001c4a:	e0cf      	b.n	8001dec <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c4c:	4b72      	ldr	r3, [pc, #456]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001c4e:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001c50:	e0da      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c52:	4b72      	ldr	r3, [pc, #456]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001c54:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001c56:	e0d7      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c5a:	0c9b      	lsrs	r3, r3, #18
 8001c5c:	f003 020f 	and.w	r2, r3, #15
 8001c60:	4b6f      	ldr	r3, [pc, #444]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8001c62:	5c9b      	ldrb	r3, [r3, r2]
 8001c64:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c68:	0d9b      	lsrs	r3, r3, #22
 8001c6a:	f003 0303 	and.w	r3, r3, #3
 8001c6e:	3301      	adds	r3, #1
 8001c70:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c72:	4b68      	ldr	r3, [pc, #416]	; (8001e14 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d05d      	beq.n	8001d3a <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c80:	2200      	movs	r2, #0
 8001c82:	4618      	mov	r0, r3
 8001c84:	4611      	mov	r1, r2
 8001c86:	4604      	mov	r4, r0
 8001c88:	460d      	mov	r5, r1
 8001c8a:	4622      	mov	r2, r4
 8001c8c:	462b      	mov	r3, r5
 8001c8e:	f04f 0000 	mov.w	r0, #0
 8001c92:	f04f 0100 	mov.w	r1, #0
 8001c96:	0159      	lsls	r1, r3, #5
 8001c98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c9c:	0150      	lsls	r0, r2, #5
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	1a51      	subs	r1, r2, r1
 8001ca6:	6139      	str	r1, [r7, #16]
 8001ca8:	4629      	mov	r1, r5
 8001caa:	eb63 0301 	sbc.w	r3, r3, r1
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	f04f 0300 	mov.w	r3, #0
 8001cb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001cbc:	4659      	mov	r1, fp
 8001cbe:	018b      	lsls	r3, r1, #6
 8001cc0:	4651      	mov	r1, sl
 8001cc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cc6:	4651      	mov	r1, sl
 8001cc8:	018a      	lsls	r2, r1, #6
 8001cca:	46d4      	mov	ip, sl
 8001ccc:	ebb2 080c 	subs.w	r8, r2, ip
 8001cd0:	4659      	mov	r1, fp
 8001cd2:	eb63 0901 	sbc.w	r9, r3, r1
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ce2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ce6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001cea:	4690      	mov	r8, r2
 8001cec:	4699      	mov	r9, r3
 8001cee:	4623      	mov	r3, r4
 8001cf0:	eb18 0303 	adds.w	r3, r8, r3
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	462b      	mov	r3, r5
 8001cf8:	eb49 0303 	adc.w	r3, r9, r3
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	f04f 0300 	mov.w	r3, #0
 8001d06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d0a:	4629      	mov	r1, r5
 8001d0c:	024b      	lsls	r3, r1, #9
 8001d0e:	4620      	mov	r0, r4
 8001d10:	4629      	mov	r1, r5
 8001d12:	4604      	mov	r4, r0
 8001d14:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001d18:	4601      	mov	r1, r0
 8001d1a:	024a      	lsls	r2, r1, #9
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d22:	2200      	movs	r2, #0
 8001d24:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d2c:	f7fe fa2e 	bl	800018c <__aeabi_uldivmod>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	4613      	mov	r3, r2
 8001d36:	647b      	str	r3, [r7, #68]	; 0x44
 8001d38:	e055      	b.n	8001de6 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	623b      	str	r3, [r7, #32]
 8001d40:	627a      	str	r2, [r7, #36]	; 0x24
 8001d42:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d46:	4642      	mov	r2, r8
 8001d48:	464b      	mov	r3, r9
 8001d4a:	f04f 0000 	mov.w	r0, #0
 8001d4e:	f04f 0100 	mov.w	r1, #0
 8001d52:	0159      	lsls	r1, r3, #5
 8001d54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d58:	0150      	lsls	r0, r2, #5
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	46c4      	mov	ip, r8
 8001d60:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001d64:	4640      	mov	r0, r8
 8001d66:	4649      	mov	r1, r9
 8001d68:	468c      	mov	ip, r1
 8001d6a:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	f04f 0300 	mov.w	r3, #0
 8001d76:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d7a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d7e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d82:	ebb2 040a 	subs.w	r4, r2, sl
 8001d86:	eb63 050b 	sbc.w	r5, r3, fp
 8001d8a:	f04f 0200 	mov.w	r2, #0
 8001d8e:	f04f 0300 	mov.w	r3, #0
 8001d92:	00eb      	lsls	r3, r5, #3
 8001d94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d98:	00e2      	lsls	r2, r4, #3
 8001d9a:	4614      	mov	r4, r2
 8001d9c:	461d      	mov	r5, r3
 8001d9e:	4603      	mov	r3, r0
 8001da0:	18e3      	adds	r3, r4, r3
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	460b      	mov	r3, r1
 8001da6:	eb45 0303 	adc.w	r3, r5, r3
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	f04f 0300 	mov.w	r3, #0
 8001db4:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001db8:	4629      	mov	r1, r5
 8001dba:	028b      	lsls	r3, r1, #10
 8001dbc:	4620      	mov	r0, r4
 8001dbe:	4629      	mov	r1, r5
 8001dc0:	4604      	mov	r4, r0
 8001dc2:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001dc6:	4601      	mov	r1, r0
 8001dc8:	028a      	lsls	r2, r1, #10
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4619      	mov	r1, r3
 8001dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	61bb      	str	r3, [r7, #24]
 8001dd4:	61fa      	str	r2, [r7, #28]
 8001dd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dda:	f7fe f9d7 	bl	800018c <__aeabi_uldivmod>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4613      	mov	r3, r2
 8001de4:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8001de6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001de8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001dea:	e00d      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001dec:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	0b5b      	lsrs	r3, r3, #13
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001e06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3748      	adds	r7, #72	; 0x48
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e14:	40023800 	.word	0x40023800
 8001e18:	00f42400 	.word	0x00f42400
 8001e1c:	007a1200 	.word	0x007a1200
 8001e20:	08002de4 	.word	0x08002de4

08001e24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e28:	4b02      	ldr	r3, [pc, #8]	; (8001e34 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr
 8001e34:	20000014 	.word	0x20000014

08001e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e3c:	f7ff fff2 	bl	8001e24 <HAL_RCC_GetHCLKFreq>
 8001e40:	4602      	mov	r2, r0
 8001e42:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	0a1b      	lsrs	r3, r3, #8
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	4903      	ldr	r1, [pc, #12]	; (8001e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e4e:	5ccb      	ldrb	r3, [r1, r3]
 8001e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	08002e00 	.word	0x08002e00

08001e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e64:	f7ff ffde 	bl	8001e24 <HAL_RCC_GetHCLKFreq>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	0adb      	lsrs	r3, r3, #11
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	4903      	ldr	r1, [pc, #12]	; (8001e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e76:	5ccb      	ldrb	r3, [r1, r3]
 8001e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40023800 	.word	0x40023800
 8001e84:	08002e00 	.word	0x08002e00

08001e88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001e94:	4b29      	ldr	r3, [pc, #164]	; (8001f3c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d12c      	bne.n	8001efa <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ea0:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d005      	beq.n	8001eb8 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001eac:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	e016      	b.n	8001ee6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb8:	4b20      	ldr	r3, [pc, #128]	; (8001f3c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebc:	4a1f      	ldr	r2, [pc, #124]	; (8001f3c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec2:	6253      	str	r3, [r2, #36]	; 0x24
 8001ec4:	4b1d      	ldr	r3, [pc, #116]	; (8001f3c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001ed0:	4b1b      	ldr	r3, [pc, #108]	; (8001f40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001ed8:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eda:	4b18      	ldr	r3, [pc, #96]	; (8001f3c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ede:	4a17      	ldr	r2, [pc, #92]	; (8001f3c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ee4:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001eec:	d105      	bne.n	8001efa <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001ef4:	d101      	bne.n	8001efa <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d105      	bne.n	8001f0c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001f00:	4b10      	ldr	r3, [pc, #64]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0f      	ldr	r2, [pc, #60]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f06:	f043 0304 	orr.w	r3, r3, #4
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f023 0201 	bic.w	r2, r3, #1
 8001f14:	490b      	ldr	r1, [pc, #44]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f1c:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d001      	beq.n	8001f2e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	371c      	adds	r7, #28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40007000 	.word	0x40007000
 8001f44:	40023c00 	.word	0x40023c00

08001f48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e03f      	b.n	8001fda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d106      	bne.n	8001f74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7fe fd60 	bl	8000a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2224      	movs	r2, #36	; 0x24
 8001f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68da      	ldr	r2, [r3, #12]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f905 	bl	800219c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	691a      	ldr	r2, [r3, #16]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fa0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	695a      	ldr	r2, [r3, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68da      	ldr	r2, [r3, #12]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2220      	movs	r2, #32
 8001fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b08a      	sub	sp, #40	; 0x28
 8001fe6:	af02      	add	r7, sp, #8
 8001fe8:	60f8      	str	r0, [r7, #12]
 8001fea:	60b9      	str	r1, [r7, #8]
 8001fec:	603b      	str	r3, [r7, #0]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b20      	cmp	r3, #32
 8002000:	d17c      	bne.n	80020fc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d002      	beq.n	800200e <HAL_UART_Transmit+0x2c>
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e075      	b.n	80020fe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002018:	2b01      	cmp	r3, #1
 800201a:	d101      	bne.n	8002020 <HAL_UART_Transmit+0x3e>
 800201c:	2302      	movs	r3, #2
 800201e:	e06e      	b.n	80020fe <HAL_UART_Transmit+0x11c>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2200      	movs	r2, #0
 800202c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2221      	movs	r2, #33	; 0x21
 8002032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002036:	f7fe febf 	bl	8000db8 <HAL_GetTick>
 800203a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	88fa      	ldrh	r2, [r7, #6]
 8002040:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	88fa      	ldrh	r2, [r7, #6]
 8002046:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002050:	d108      	bne.n	8002064 <HAL_UART_Transmit+0x82>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d104      	bne.n	8002064 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800205a:	2300      	movs	r3, #0
 800205c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	61bb      	str	r3, [r7, #24]
 8002062:	e003      	b.n	800206c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002068:	2300      	movs	r3, #0
 800206a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002074:	e02a      	b.n	80020cc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	2200      	movs	r2, #0
 800207e:	2180      	movs	r1, #128	; 0x80
 8002080:	68f8      	ldr	r0, [r7, #12]
 8002082:	f000 f840 	bl	8002106 <UART_WaitOnFlagUntilTimeout>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e036      	b.n	80020fe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10b      	bne.n	80020ae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	881b      	ldrh	r3, [r3, #0]
 800209a:	461a      	mov	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	3302      	adds	r3, #2
 80020aa:	61bb      	str	r3, [r7, #24]
 80020ac:	e007      	b.n	80020be <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	781a      	ldrb	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	3301      	adds	r3, #1
 80020bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	3b01      	subs	r3, #1
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1cf      	bne.n	8002076 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	2200      	movs	r2, #0
 80020de:	2140      	movs	r1, #64	; 0x40
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f000 f810 	bl	8002106 <UART_WaitOnFlagUntilTimeout>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e006      	b.n	80020fe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2220      	movs	r2, #32
 80020f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	e000      	b.n	80020fe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80020fc:	2302      	movs	r3, #2
  }
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3720      	adds	r7, #32
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b084      	sub	sp, #16
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	603b      	str	r3, [r7, #0]
 8002112:	4613      	mov	r3, r2
 8002114:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002116:	e02c      	b.n	8002172 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800211e:	d028      	beq.n	8002172 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d007      	beq.n	8002136 <UART_WaitOnFlagUntilTimeout+0x30>
 8002126:	f7fe fe47 	bl	8000db8 <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	429a      	cmp	r2, r3
 8002134:	d21d      	bcs.n	8002172 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68da      	ldr	r2, [r3, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002144:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	695a      	ldr	r2, [r3, #20]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 0201 	bic.w	r2, r2, #1
 8002154:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2220      	movs	r2, #32
 800215a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2220      	movs	r2, #32
 8002162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e00f      	b.n	8002192 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	4013      	ands	r3, r2
 800217c:	68ba      	ldr	r2, [r7, #8]
 800217e:	429a      	cmp	r2, r3
 8002180:	bf0c      	ite	eq
 8002182:	2301      	moveq	r3, #1
 8002184:	2300      	movne	r3, #0
 8002186:	b2db      	uxtb	r3, r3
 8002188:	461a      	mov	r2, r3
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	429a      	cmp	r2, r3
 800218e:	d0c3      	beq.n	8002118 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	68da      	ldr	r2, [r3, #12]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	431a      	orrs	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80021dc:	f023 030c 	bic.w	r3, r3, #12
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	6812      	ldr	r2, [r2, #0]
 80021e4:	68b9      	ldr	r1, [r7, #8]
 80021e6:	430b      	orrs	r3, r1
 80021e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	699a      	ldr	r2, [r3, #24]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a55      	ldr	r2, [pc, #340]	; (800235c <UART_SetConfig+0x1c0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d103      	bne.n	8002212 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800220a:	f7ff fe29 	bl	8001e60 <HAL_RCC_GetPCLK2Freq>
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	e002      	b.n	8002218 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002212:	f7ff fe11 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8002216:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002220:	d14c      	bne.n	80022bc <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	4613      	mov	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	009a      	lsls	r2, r3, #2
 800222c:	441a      	add	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fbb2 f3f3 	udiv	r3, r2, r3
 8002238:	4a49      	ldr	r2, [pc, #292]	; (8002360 <UART_SetConfig+0x1c4>)
 800223a:	fba2 2303 	umull	r2, r3, r2, r3
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	0119      	lsls	r1, r3, #4
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	009a      	lsls	r2, r3, #2
 800224c:	441a      	add	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	fbb2 f2f3 	udiv	r2, r2, r3
 8002258:	4b41      	ldr	r3, [pc, #260]	; (8002360 <UART_SetConfig+0x1c4>)
 800225a:	fba3 0302 	umull	r0, r3, r3, r2
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	2064      	movs	r0, #100	; 0x64
 8002262:	fb00 f303 	mul.w	r3, r0, r3
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	3332      	adds	r3, #50	; 0x32
 800226c:	4a3c      	ldr	r2, [pc, #240]	; (8002360 <UART_SetConfig+0x1c4>)
 800226e:	fba2 2303 	umull	r2, r3, r2, r3
 8002272:	095b      	lsrs	r3, r3, #5
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800227a:	4419      	add	r1, r3
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	4613      	mov	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	009a      	lsls	r2, r3, #2
 8002286:	441a      	add	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002292:	4b33      	ldr	r3, [pc, #204]	; (8002360 <UART_SetConfig+0x1c4>)
 8002294:	fba3 0302 	umull	r0, r3, r3, r2
 8002298:	095b      	lsrs	r3, r3, #5
 800229a:	2064      	movs	r0, #100	; 0x64
 800229c:	fb00 f303 	mul.w	r3, r0, r3
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	3332      	adds	r3, #50	; 0x32
 80022a6:	4a2e      	ldr	r2, [pc, #184]	; (8002360 <UART_SetConfig+0x1c4>)
 80022a8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ac:	095b      	lsrs	r3, r3, #5
 80022ae:	f003 0207 	and.w	r2, r3, #7
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	440a      	add	r2, r1
 80022b8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022ba:	e04a      	b.n	8002352 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	009a      	lsls	r2, r3, #2
 80022c6:	441a      	add	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d2:	4a23      	ldr	r2, [pc, #140]	; (8002360 <UART_SetConfig+0x1c4>)
 80022d4:	fba2 2303 	umull	r2, r3, r2, r3
 80022d8:	095b      	lsrs	r3, r3, #5
 80022da:	0119      	lsls	r1, r3, #4
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	009a      	lsls	r2, r3, #2
 80022e6:	441a      	add	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80022f2:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <UART_SetConfig+0x1c4>)
 80022f4:	fba3 0302 	umull	r0, r3, r3, r2
 80022f8:	095b      	lsrs	r3, r3, #5
 80022fa:	2064      	movs	r0, #100	; 0x64
 80022fc:	fb00 f303 	mul.w	r3, r0, r3
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	3332      	adds	r3, #50	; 0x32
 8002306:	4a16      	ldr	r2, [pc, #88]	; (8002360 <UART_SetConfig+0x1c4>)
 8002308:	fba2 2303 	umull	r2, r3, r2, r3
 800230c:	095b      	lsrs	r3, r3, #5
 800230e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002312:	4419      	add	r1, r3
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	009a      	lsls	r2, r3, #2
 800231e:	441a      	add	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	fbb2 f2f3 	udiv	r2, r2, r3
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <UART_SetConfig+0x1c4>)
 800232c:	fba3 0302 	umull	r0, r3, r3, r2
 8002330:	095b      	lsrs	r3, r3, #5
 8002332:	2064      	movs	r0, #100	; 0x64
 8002334:	fb00 f303 	mul.w	r3, r0, r3
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	3332      	adds	r3, #50	; 0x32
 800233e:	4a08      	ldr	r2, [pc, #32]	; (8002360 <UART_SetConfig+0x1c4>)
 8002340:	fba2 2303 	umull	r2, r3, r2, r3
 8002344:	095b      	lsrs	r3, r3, #5
 8002346:	f003 020f 	and.w	r2, r3, #15
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	440a      	add	r2, r1
 8002350:	609a      	str	r2, [r3, #8]
}
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40013800 	.word	0x40013800
 8002360:	51eb851f 	.word	0x51eb851f

08002364 <__errno>:
 8002364:	4b01      	ldr	r3, [pc, #4]	; (800236c <__errno+0x8>)
 8002366:	6818      	ldr	r0, [r3, #0]
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000020 	.word	0x20000020

08002370 <__libc_init_array>:
 8002370:	b570      	push	{r4, r5, r6, lr}
 8002372:	2600      	movs	r6, #0
 8002374:	4d0c      	ldr	r5, [pc, #48]	; (80023a8 <__libc_init_array+0x38>)
 8002376:	4c0d      	ldr	r4, [pc, #52]	; (80023ac <__libc_init_array+0x3c>)
 8002378:	1b64      	subs	r4, r4, r5
 800237a:	10a4      	asrs	r4, r4, #2
 800237c:	42a6      	cmp	r6, r4
 800237e:	d109      	bne.n	8002394 <__libc_init_array+0x24>
 8002380:	f000 fd18 	bl	8002db4 <_init>
 8002384:	2600      	movs	r6, #0
 8002386:	4d0a      	ldr	r5, [pc, #40]	; (80023b0 <__libc_init_array+0x40>)
 8002388:	4c0a      	ldr	r4, [pc, #40]	; (80023b4 <__libc_init_array+0x44>)
 800238a:	1b64      	subs	r4, r4, r5
 800238c:	10a4      	asrs	r4, r4, #2
 800238e:	42a6      	cmp	r6, r4
 8002390:	d105      	bne.n	800239e <__libc_init_array+0x2e>
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	f855 3b04 	ldr.w	r3, [r5], #4
 8002398:	4798      	blx	r3
 800239a:	3601      	adds	r6, #1
 800239c:	e7ee      	b.n	800237c <__libc_init_array+0xc>
 800239e:	f855 3b04 	ldr.w	r3, [r5], #4
 80023a2:	4798      	blx	r3
 80023a4:	3601      	adds	r6, #1
 80023a6:	e7f2      	b.n	800238e <__libc_init_array+0x1e>
 80023a8:	08002e74 	.word	0x08002e74
 80023ac:	08002e74 	.word	0x08002e74
 80023b0:	08002e74 	.word	0x08002e74
 80023b4:	08002e78 	.word	0x08002e78

080023b8 <memset>:
 80023b8:	4603      	mov	r3, r0
 80023ba:	4402      	add	r2, r0
 80023bc:	4293      	cmp	r3, r2
 80023be:	d100      	bne.n	80023c2 <memset+0xa>
 80023c0:	4770      	bx	lr
 80023c2:	f803 1b01 	strb.w	r1, [r3], #1
 80023c6:	e7f9      	b.n	80023bc <memset+0x4>

080023c8 <_puts_r>:
 80023c8:	b570      	push	{r4, r5, r6, lr}
 80023ca:	460e      	mov	r6, r1
 80023cc:	4605      	mov	r5, r0
 80023ce:	b118      	cbz	r0, 80023d8 <_puts_r+0x10>
 80023d0:	6983      	ldr	r3, [r0, #24]
 80023d2:	b90b      	cbnz	r3, 80023d8 <_puts_r+0x10>
 80023d4:	f000 fa44 	bl	8002860 <__sinit>
 80023d8:	69ab      	ldr	r3, [r5, #24]
 80023da:	68ac      	ldr	r4, [r5, #8]
 80023dc:	b913      	cbnz	r3, 80023e4 <_puts_r+0x1c>
 80023de:	4628      	mov	r0, r5
 80023e0:	f000 fa3e 	bl	8002860 <__sinit>
 80023e4:	4b2c      	ldr	r3, [pc, #176]	; (8002498 <_puts_r+0xd0>)
 80023e6:	429c      	cmp	r4, r3
 80023e8:	d120      	bne.n	800242c <_puts_r+0x64>
 80023ea:	686c      	ldr	r4, [r5, #4]
 80023ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80023ee:	07db      	lsls	r3, r3, #31
 80023f0:	d405      	bmi.n	80023fe <_puts_r+0x36>
 80023f2:	89a3      	ldrh	r3, [r4, #12]
 80023f4:	0598      	lsls	r0, r3, #22
 80023f6:	d402      	bmi.n	80023fe <_puts_r+0x36>
 80023f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80023fa:	f000 facf 	bl	800299c <__retarget_lock_acquire_recursive>
 80023fe:	89a3      	ldrh	r3, [r4, #12]
 8002400:	0719      	lsls	r1, r3, #28
 8002402:	d51d      	bpl.n	8002440 <_puts_r+0x78>
 8002404:	6923      	ldr	r3, [r4, #16]
 8002406:	b1db      	cbz	r3, 8002440 <_puts_r+0x78>
 8002408:	3e01      	subs	r6, #1
 800240a:	68a3      	ldr	r3, [r4, #8]
 800240c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002410:	3b01      	subs	r3, #1
 8002412:	60a3      	str	r3, [r4, #8]
 8002414:	bb39      	cbnz	r1, 8002466 <_puts_r+0x9e>
 8002416:	2b00      	cmp	r3, #0
 8002418:	da38      	bge.n	800248c <_puts_r+0xc4>
 800241a:	4622      	mov	r2, r4
 800241c:	210a      	movs	r1, #10
 800241e:	4628      	mov	r0, r5
 8002420:	f000 f848 	bl	80024b4 <__swbuf_r>
 8002424:	3001      	adds	r0, #1
 8002426:	d011      	beq.n	800244c <_puts_r+0x84>
 8002428:	250a      	movs	r5, #10
 800242a:	e011      	b.n	8002450 <_puts_r+0x88>
 800242c:	4b1b      	ldr	r3, [pc, #108]	; (800249c <_puts_r+0xd4>)
 800242e:	429c      	cmp	r4, r3
 8002430:	d101      	bne.n	8002436 <_puts_r+0x6e>
 8002432:	68ac      	ldr	r4, [r5, #8]
 8002434:	e7da      	b.n	80023ec <_puts_r+0x24>
 8002436:	4b1a      	ldr	r3, [pc, #104]	; (80024a0 <_puts_r+0xd8>)
 8002438:	429c      	cmp	r4, r3
 800243a:	bf08      	it	eq
 800243c:	68ec      	ldreq	r4, [r5, #12]
 800243e:	e7d5      	b.n	80023ec <_puts_r+0x24>
 8002440:	4621      	mov	r1, r4
 8002442:	4628      	mov	r0, r5
 8002444:	f000 f888 	bl	8002558 <__swsetup_r>
 8002448:	2800      	cmp	r0, #0
 800244a:	d0dd      	beq.n	8002408 <_puts_r+0x40>
 800244c:	f04f 35ff 	mov.w	r5, #4294967295
 8002450:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002452:	07da      	lsls	r2, r3, #31
 8002454:	d405      	bmi.n	8002462 <_puts_r+0x9a>
 8002456:	89a3      	ldrh	r3, [r4, #12]
 8002458:	059b      	lsls	r3, r3, #22
 800245a:	d402      	bmi.n	8002462 <_puts_r+0x9a>
 800245c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800245e:	f000 fa9e 	bl	800299e <__retarget_lock_release_recursive>
 8002462:	4628      	mov	r0, r5
 8002464:	bd70      	pop	{r4, r5, r6, pc}
 8002466:	2b00      	cmp	r3, #0
 8002468:	da04      	bge.n	8002474 <_puts_r+0xac>
 800246a:	69a2      	ldr	r2, [r4, #24]
 800246c:	429a      	cmp	r2, r3
 800246e:	dc06      	bgt.n	800247e <_puts_r+0xb6>
 8002470:	290a      	cmp	r1, #10
 8002472:	d004      	beq.n	800247e <_puts_r+0xb6>
 8002474:	6823      	ldr	r3, [r4, #0]
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	6022      	str	r2, [r4, #0]
 800247a:	7019      	strb	r1, [r3, #0]
 800247c:	e7c5      	b.n	800240a <_puts_r+0x42>
 800247e:	4622      	mov	r2, r4
 8002480:	4628      	mov	r0, r5
 8002482:	f000 f817 	bl	80024b4 <__swbuf_r>
 8002486:	3001      	adds	r0, #1
 8002488:	d1bf      	bne.n	800240a <_puts_r+0x42>
 800248a:	e7df      	b.n	800244c <_puts_r+0x84>
 800248c:	250a      	movs	r5, #10
 800248e:	6823      	ldr	r3, [r4, #0]
 8002490:	1c5a      	adds	r2, r3, #1
 8002492:	6022      	str	r2, [r4, #0]
 8002494:	701d      	strb	r5, [r3, #0]
 8002496:	e7db      	b.n	8002450 <_puts_r+0x88>
 8002498:	08002e2c 	.word	0x08002e2c
 800249c:	08002e4c 	.word	0x08002e4c
 80024a0:	08002e0c 	.word	0x08002e0c

080024a4 <puts>:
 80024a4:	4b02      	ldr	r3, [pc, #8]	; (80024b0 <puts+0xc>)
 80024a6:	4601      	mov	r1, r0
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	f7ff bf8d 	b.w	80023c8 <_puts_r>
 80024ae:	bf00      	nop
 80024b0:	20000020 	.word	0x20000020

080024b4 <__swbuf_r>:
 80024b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024b6:	460e      	mov	r6, r1
 80024b8:	4614      	mov	r4, r2
 80024ba:	4605      	mov	r5, r0
 80024bc:	b118      	cbz	r0, 80024c6 <__swbuf_r+0x12>
 80024be:	6983      	ldr	r3, [r0, #24]
 80024c0:	b90b      	cbnz	r3, 80024c6 <__swbuf_r+0x12>
 80024c2:	f000 f9cd 	bl	8002860 <__sinit>
 80024c6:	4b21      	ldr	r3, [pc, #132]	; (800254c <__swbuf_r+0x98>)
 80024c8:	429c      	cmp	r4, r3
 80024ca:	d12b      	bne.n	8002524 <__swbuf_r+0x70>
 80024cc:	686c      	ldr	r4, [r5, #4]
 80024ce:	69a3      	ldr	r3, [r4, #24]
 80024d0:	60a3      	str	r3, [r4, #8]
 80024d2:	89a3      	ldrh	r3, [r4, #12]
 80024d4:	071a      	lsls	r2, r3, #28
 80024d6:	d52f      	bpl.n	8002538 <__swbuf_r+0x84>
 80024d8:	6923      	ldr	r3, [r4, #16]
 80024da:	b36b      	cbz	r3, 8002538 <__swbuf_r+0x84>
 80024dc:	6923      	ldr	r3, [r4, #16]
 80024de:	6820      	ldr	r0, [r4, #0]
 80024e0:	b2f6      	uxtb	r6, r6
 80024e2:	1ac0      	subs	r0, r0, r3
 80024e4:	6963      	ldr	r3, [r4, #20]
 80024e6:	4637      	mov	r7, r6
 80024e8:	4283      	cmp	r3, r0
 80024ea:	dc04      	bgt.n	80024f6 <__swbuf_r+0x42>
 80024ec:	4621      	mov	r1, r4
 80024ee:	4628      	mov	r0, r5
 80024f0:	f000 f922 	bl	8002738 <_fflush_r>
 80024f4:	bb30      	cbnz	r0, 8002544 <__swbuf_r+0x90>
 80024f6:	68a3      	ldr	r3, [r4, #8]
 80024f8:	3001      	adds	r0, #1
 80024fa:	3b01      	subs	r3, #1
 80024fc:	60a3      	str	r3, [r4, #8]
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	6022      	str	r2, [r4, #0]
 8002504:	701e      	strb	r6, [r3, #0]
 8002506:	6963      	ldr	r3, [r4, #20]
 8002508:	4283      	cmp	r3, r0
 800250a:	d004      	beq.n	8002516 <__swbuf_r+0x62>
 800250c:	89a3      	ldrh	r3, [r4, #12]
 800250e:	07db      	lsls	r3, r3, #31
 8002510:	d506      	bpl.n	8002520 <__swbuf_r+0x6c>
 8002512:	2e0a      	cmp	r6, #10
 8002514:	d104      	bne.n	8002520 <__swbuf_r+0x6c>
 8002516:	4621      	mov	r1, r4
 8002518:	4628      	mov	r0, r5
 800251a:	f000 f90d 	bl	8002738 <_fflush_r>
 800251e:	b988      	cbnz	r0, 8002544 <__swbuf_r+0x90>
 8002520:	4638      	mov	r0, r7
 8002522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002524:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <__swbuf_r+0x9c>)
 8002526:	429c      	cmp	r4, r3
 8002528:	d101      	bne.n	800252e <__swbuf_r+0x7a>
 800252a:	68ac      	ldr	r4, [r5, #8]
 800252c:	e7cf      	b.n	80024ce <__swbuf_r+0x1a>
 800252e:	4b09      	ldr	r3, [pc, #36]	; (8002554 <__swbuf_r+0xa0>)
 8002530:	429c      	cmp	r4, r3
 8002532:	bf08      	it	eq
 8002534:	68ec      	ldreq	r4, [r5, #12]
 8002536:	e7ca      	b.n	80024ce <__swbuf_r+0x1a>
 8002538:	4621      	mov	r1, r4
 800253a:	4628      	mov	r0, r5
 800253c:	f000 f80c 	bl	8002558 <__swsetup_r>
 8002540:	2800      	cmp	r0, #0
 8002542:	d0cb      	beq.n	80024dc <__swbuf_r+0x28>
 8002544:	f04f 37ff 	mov.w	r7, #4294967295
 8002548:	e7ea      	b.n	8002520 <__swbuf_r+0x6c>
 800254a:	bf00      	nop
 800254c:	08002e2c 	.word	0x08002e2c
 8002550:	08002e4c 	.word	0x08002e4c
 8002554:	08002e0c 	.word	0x08002e0c

08002558 <__swsetup_r>:
 8002558:	4b32      	ldr	r3, [pc, #200]	; (8002624 <__swsetup_r+0xcc>)
 800255a:	b570      	push	{r4, r5, r6, lr}
 800255c:	681d      	ldr	r5, [r3, #0]
 800255e:	4606      	mov	r6, r0
 8002560:	460c      	mov	r4, r1
 8002562:	b125      	cbz	r5, 800256e <__swsetup_r+0x16>
 8002564:	69ab      	ldr	r3, [r5, #24]
 8002566:	b913      	cbnz	r3, 800256e <__swsetup_r+0x16>
 8002568:	4628      	mov	r0, r5
 800256a:	f000 f979 	bl	8002860 <__sinit>
 800256e:	4b2e      	ldr	r3, [pc, #184]	; (8002628 <__swsetup_r+0xd0>)
 8002570:	429c      	cmp	r4, r3
 8002572:	d10f      	bne.n	8002594 <__swsetup_r+0x3c>
 8002574:	686c      	ldr	r4, [r5, #4]
 8002576:	89a3      	ldrh	r3, [r4, #12]
 8002578:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800257c:	0719      	lsls	r1, r3, #28
 800257e:	d42c      	bmi.n	80025da <__swsetup_r+0x82>
 8002580:	06dd      	lsls	r5, r3, #27
 8002582:	d411      	bmi.n	80025a8 <__swsetup_r+0x50>
 8002584:	2309      	movs	r3, #9
 8002586:	6033      	str	r3, [r6, #0]
 8002588:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800258c:	f04f 30ff 	mov.w	r0, #4294967295
 8002590:	81a3      	strh	r3, [r4, #12]
 8002592:	e03e      	b.n	8002612 <__swsetup_r+0xba>
 8002594:	4b25      	ldr	r3, [pc, #148]	; (800262c <__swsetup_r+0xd4>)
 8002596:	429c      	cmp	r4, r3
 8002598:	d101      	bne.n	800259e <__swsetup_r+0x46>
 800259a:	68ac      	ldr	r4, [r5, #8]
 800259c:	e7eb      	b.n	8002576 <__swsetup_r+0x1e>
 800259e:	4b24      	ldr	r3, [pc, #144]	; (8002630 <__swsetup_r+0xd8>)
 80025a0:	429c      	cmp	r4, r3
 80025a2:	bf08      	it	eq
 80025a4:	68ec      	ldreq	r4, [r5, #12]
 80025a6:	e7e6      	b.n	8002576 <__swsetup_r+0x1e>
 80025a8:	0758      	lsls	r0, r3, #29
 80025aa:	d512      	bpl.n	80025d2 <__swsetup_r+0x7a>
 80025ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80025ae:	b141      	cbz	r1, 80025c2 <__swsetup_r+0x6a>
 80025b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80025b4:	4299      	cmp	r1, r3
 80025b6:	d002      	beq.n	80025be <__swsetup_r+0x66>
 80025b8:	4630      	mov	r0, r6
 80025ba:	f000 fa57 	bl	8002a6c <_free_r>
 80025be:	2300      	movs	r3, #0
 80025c0:	6363      	str	r3, [r4, #52]	; 0x34
 80025c2:	89a3      	ldrh	r3, [r4, #12]
 80025c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80025c8:	81a3      	strh	r3, [r4, #12]
 80025ca:	2300      	movs	r3, #0
 80025cc:	6063      	str	r3, [r4, #4]
 80025ce:	6923      	ldr	r3, [r4, #16]
 80025d0:	6023      	str	r3, [r4, #0]
 80025d2:	89a3      	ldrh	r3, [r4, #12]
 80025d4:	f043 0308 	orr.w	r3, r3, #8
 80025d8:	81a3      	strh	r3, [r4, #12]
 80025da:	6923      	ldr	r3, [r4, #16]
 80025dc:	b94b      	cbnz	r3, 80025f2 <__swsetup_r+0x9a>
 80025de:	89a3      	ldrh	r3, [r4, #12]
 80025e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80025e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025e8:	d003      	beq.n	80025f2 <__swsetup_r+0x9a>
 80025ea:	4621      	mov	r1, r4
 80025ec:	4630      	mov	r0, r6
 80025ee:	f000 f9fd 	bl	80029ec <__smakebuf_r>
 80025f2:	89a0      	ldrh	r0, [r4, #12]
 80025f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80025f8:	f010 0301 	ands.w	r3, r0, #1
 80025fc:	d00a      	beq.n	8002614 <__swsetup_r+0xbc>
 80025fe:	2300      	movs	r3, #0
 8002600:	60a3      	str	r3, [r4, #8]
 8002602:	6963      	ldr	r3, [r4, #20]
 8002604:	425b      	negs	r3, r3
 8002606:	61a3      	str	r3, [r4, #24]
 8002608:	6923      	ldr	r3, [r4, #16]
 800260a:	b943      	cbnz	r3, 800261e <__swsetup_r+0xc6>
 800260c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002610:	d1ba      	bne.n	8002588 <__swsetup_r+0x30>
 8002612:	bd70      	pop	{r4, r5, r6, pc}
 8002614:	0781      	lsls	r1, r0, #30
 8002616:	bf58      	it	pl
 8002618:	6963      	ldrpl	r3, [r4, #20]
 800261a:	60a3      	str	r3, [r4, #8]
 800261c:	e7f4      	b.n	8002608 <__swsetup_r+0xb0>
 800261e:	2000      	movs	r0, #0
 8002620:	e7f7      	b.n	8002612 <__swsetup_r+0xba>
 8002622:	bf00      	nop
 8002624:	20000020 	.word	0x20000020
 8002628:	08002e2c 	.word	0x08002e2c
 800262c:	08002e4c 	.word	0x08002e4c
 8002630:	08002e0c 	.word	0x08002e0c

08002634 <__sflush_r>:
 8002634:	898a      	ldrh	r2, [r1, #12]
 8002636:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002638:	4605      	mov	r5, r0
 800263a:	0710      	lsls	r0, r2, #28
 800263c:	460c      	mov	r4, r1
 800263e:	d457      	bmi.n	80026f0 <__sflush_r+0xbc>
 8002640:	684b      	ldr	r3, [r1, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	dc04      	bgt.n	8002650 <__sflush_r+0x1c>
 8002646:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002648:	2b00      	cmp	r3, #0
 800264a:	dc01      	bgt.n	8002650 <__sflush_r+0x1c>
 800264c:	2000      	movs	r0, #0
 800264e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002650:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002652:	2e00      	cmp	r6, #0
 8002654:	d0fa      	beq.n	800264c <__sflush_r+0x18>
 8002656:	2300      	movs	r3, #0
 8002658:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800265c:	682f      	ldr	r7, [r5, #0]
 800265e:	602b      	str	r3, [r5, #0]
 8002660:	d032      	beq.n	80026c8 <__sflush_r+0x94>
 8002662:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002664:	89a3      	ldrh	r3, [r4, #12]
 8002666:	075a      	lsls	r2, r3, #29
 8002668:	d505      	bpl.n	8002676 <__sflush_r+0x42>
 800266a:	6863      	ldr	r3, [r4, #4]
 800266c:	1ac0      	subs	r0, r0, r3
 800266e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002670:	b10b      	cbz	r3, 8002676 <__sflush_r+0x42>
 8002672:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002674:	1ac0      	subs	r0, r0, r3
 8002676:	2300      	movs	r3, #0
 8002678:	4602      	mov	r2, r0
 800267a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800267c:	4628      	mov	r0, r5
 800267e:	6a21      	ldr	r1, [r4, #32]
 8002680:	47b0      	blx	r6
 8002682:	1c43      	adds	r3, r0, #1
 8002684:	89a3      	ldrh	r3, [r4, #12]
 8002686:	d106      	bne.n	8002696 <__sflush_r+0x62>
 8002688:	6829      	ldr	r1, [r5, #0]
 800268a:	291d      	cmp	r1, #29
 800268c:	d82c      	bhi.n	80026e8 <__sflush_r+0xb4>
 800268e:	4a29      	ldr	r2, [pc, #164]	; (8002734 <__sflush_r+0x100>)
 8002690:	40ca      	lsrs	r2, r1
 8002692:	07d6      	lsls	r6, r2, #31
 8002694:	d528      	bpl.n	80026e8 <__sflush_r+0xb4>
 8002696:	2200      	movs	r2, #0
 8002698:	6062      	str	r2, [r4, #4]
 800269a:	6922      	ldr	r2, [r4, #16]
 800269c:	04d9      	lsls	r1, r3, #19
 800269e:	6022      	str	r2, [r4, #0]
 80026a0:	d504      	bpl.n	80026ac <__sflush_r+0x78>
 80026a2:	1c42      	adds	r2, r0, #1
 80026a4:	d101      	bne.n	80026aa <__sflush_r+0x76>
 80026a6:	682b      	ldr	r3, [r5, #0]
 80026a8:	b903      	cbnz	r3, 80026ac <__sflush_r+0x78>
 80026aa:	6560      	str	r0, [r4, #84]	; 0x54
 80026ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80026ae:	602f      	str	r7, [r5, #0]
 80026b0:	2900      	cmp	r1, #0
 80026b2:	d0cb      	beq.n	800264c <__sflush_r+0x18>
 80026b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80026b8:	4299      	cmp	r1, r3
 80026ba:	d002      	beq.n	80026c2 <__sflush_r+0x8e>
 80026bc:	4628      	mov	r0, r5
 80026be:	f000 f9d5 	bl	8002a6c <_free_r>
 80026c2:	2000      	movs	r0, #0
 80026c4:	6360      	str	r0, [r4, #52]	; 0x34
 80026c6:	e7c2      	b.n	800264e <__sflush_r+0x1a>
 80026c8:	6a21      	ldr	r1, [r4, #32]
 80026ca:	2301      	movs	r3, #1
 80026cc:	4628      	mov	r0, r5
 80026ce:	47b0      	blx	r6
 80026d0:	1c41      	adds	r1, r0, #1
 80026d2:	d1c7      	bne.n	8002664 <__sflush_r+0x30>
 80026d4:	682b      	ldr	r3, [r5, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0c4      	beq.n	8002664 <__sflush_r+0x30>
 80026da:	2b1d      	cmp	r3, #29
 80026dc:	d001      	beq.n	80026e2 <__sflush_r+0xae>
 80026de:	2b16      	cmp	r3, #22
 80026e0:	d101      	bne.n	80026e6 <__sflush_r+0xb2>
 80026e2:	602f      	str	r7, [r5, #0]
 80026e4:	e7b2      	b.n	800264c <__sflush_r+0x18>
 80026e6:	89a3      	ldrh	r3, [r4, #12]
 80026e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026ec:	81a3      	strh	r3, [r4, #12]
 80026ee:	e7ae      	b.n	800264e <__sflush_r+0x1a>
 80026f0:	690f      	ldr	r7, [r1, #16]
 80026f2:	2f00      	cmp	r7, #0
 80026f4:	d0aa      	beq.n	800264c <__sflush_r+0x18>
 80026f6:	0793      	lsls	r3, r2, #30
 80026f8:	bf18      	it	ne
 80026fa:	2300      	movne	r3, #0
 80026fc:	680e      	ldr	r6, [r1, #0]
 80026fe:	bf08      	it	eq
 8002700:	694b      	ldreq	r3, [r1, #20]
 8002702:	1bf6      	subs	r6, r6, r7
 8002704:	600f      	str	r7, [r1, #0]
 8002706:	608b      	str	r3, [r1, #8]
 8002708:	2e00      	cmp	r6, #0
 800270a:	dd9f      	ble.n	800264c <__sflush_r+0x18>
 800270c:	4633      	mov	r3, r6
 800270e:	463a      	mov	r2, r7
 8002710:	4628      	mov	r0, r5
 8002712:	6a21      	ldr	r1, [r4, #32]
 8002714:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002718:	47e0      	blx	ip
 800271a:	2800      	cmp	r0, #0
 800271c:	dc06      	bgt.n	800272c <__sflush_r+0xf8>
 800271e:	89a3      	ldrh	r3, [r4, #12]
 8002720:	f04f 30ff 	mov.w	r0, #4294967295
 8002724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002728:	81a3      	strh	r3, [r4, #12]
 800272a:	e790      	b.n	800264e <__sflush_r+0x1a>
 800272c:	4407      	add	r7, r0
 800272e:	1a36      	subs	r6, r6, r0
 8002730:	e7ea      	b.n	8002708 <__sflush_r+0xd4>
 8002732:	bf00      	nop
 8002734:	20400001 	.word	0x20400001

08002738 <_fflush_r>:
 8002738:	b538      	push	{r3, r4, r5, lr}
 800273a:	690b      	ldr	r3, [r1, #16]
 800273c:	4605      	mov	r5, r0
 800273e:	460c      	mov	r4, r1
 8002740:	b913      	cbnz	r3, 8002748 <_fflush_r+0x10>
 8002742:	2500      	movs	r5, #0
 8002744:	4628      	mov	r0, r5
 8002746:	bd38      	pop	{r3, r4, r5, pc}
 8002748:	b118      	cbz	r0, 8002752 <_fflush_r+0x1a>
 800274a:	6983      	ldr	r3, [r0, #24]
 800274c:	b90b      	cbnz	r3, 8002752 <_fflush_r+0x1a>
 800274e:	f000 f887 	bl	8002860 <__sinit>
 8002752:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <_fflush_r+0x6c>)
 8002754:	429c      	cmp	r4, r3
 8002756:	d11b      	bne.n	8002790 <_fflush_r+0x58>
 8002758:	686c      	ldr	r4, [r5, #4]
 800275a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0ef      	beq.n	8002742 <_fflush_r+0xa>
 8002762:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002764:	07d0      	lsls	r0, r2, #31
 8002766:	d404      	bmi.n	8002772 <_fflush_r+0x3a>
 8002768:	0599      	lsls	r1, r3, #22
 800276a:	d402      	bmi.n	8002772 <_fflush_r+0x3a>
 800276c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800276e:	f000 f915 	bl	800299c <__retarget_lock_acquire_recursive>
 8002772:	4628      	mov	r0, r5
 8002774:	4621      	mov	r1, r4
 8002776:	f7ff ff5d 	bl	8002634 <__sflush_r>
 800277a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800277c:	4605      	mov	r5, r0
 800277e:	07da      	lsls	r2, r3, #31
 8002780:	d4e0      	bmi.n	8002744 <_fflush_r+0xc>
 8002782:	89a3      	ldrh	r3, [r4, #12]
 8002784:	059b      	lsls	r3, r3, #22
 8002786:	d4dd      	bmi.n	8002744 <_fflush_r+0xc>
 8002788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800278a:	f000 f908 	bl	800299e <__retarget_lock_release_recursive>
 800278e:	e7d9      	b.n	8002744 <_fflush_r+0xc>
 8002790:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <_fflush_r+0x70>)
 8002792:	429c      	cmp	r4, r3
 8002794:	d101      	bne.n	800279a <_fflush_r+0x62>
 8002796:	68ac      	ldr	r4, [r5, #8]
 8002798:	e7df      	b.n	800275a <_fflush_r+0x22>
 800279a:	4b04      	ldr	r3, [pc, #16]	; (80027ac <_fflush_r+0x74>)
 800279c:	429c      	cmp	r4, r3
 800279e:	bf08      	it	eq
 80027a0:	68ec      	ldreq	r4, [r5, #12]
 80027a2:	e7da      	b.n	800275a <_fflush_r+0x22>
 80027a4:	08002e2c 	.word	0x08002e2c
 80027a8:	08002e4c 	.word	0x08002e4c
 80027ac:	08002e0c 	.word	0x08002e0c

080027b0 <std>:
 80027b0:	2300      	movs	r3, #0
 80027b2:	b510      	push	{r4, lr}
 80027b4:	4604      	mov	r4, r0
 80027b6:	e9c0 3300 	strd	r3, r3, [r0]
 80027ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80027be:	6083      	str	r3, [r0, #8]
 80027c0:	8181      	strh	r1, [r0, #12]
 80027c2:	6643      	str	r3, [r0, #100]	; 0x64
 80027c4:	81c2      	strh	r2, [r0, #14]
 80027c6:	6183      	str	r3, [r0, #24]
 80027c8:	4619      	mov	r1, r3
 80027ca:	2208      	movs	r2, #8
 80027cc:	305c      	adds	r0, #92	; 0x5c
 80027ce:	f7ff fdf3 	bl	80023b8 <memset>
 80027d2:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <std+0x38>)
 80027d4:	6224      	str	r4, [r4, #32]
 80027d6:	6263      	str	r3, [r4, #36]	; 0x24
 80027d8:	4b04      	ldr	r3, [pc, #16]	; (80027ec <std+0x3c>)
 80027da:	62a3      	str	r3, [r4, #40]	; 0x28
 80027dc:	4b04      	ldr	r3, [pc, #16]	; (80027f0 <std+0x40>)
 80027de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027e0:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <std+0x44>)
 80027e2:	6323      	str	r3, [r4, #48]	; 0x30
 80027e4:	bd10      	pop	{r4, pc}
 80027e6:	bf00      	nop
 80027e8:	08002c45 	.word	0x08002c45
 80027ec:	08002c67 	.word	0x08002c67
 80027f0:	08002c9f 	.word	0x08002c9f
 80027f4:	08002cc3 	.word	0x08002cc3

080027f8 <_cleanup_r>:
 80027f8:	4901      	ldr	r1, [pc, #4]	; (8002800 <_cleanup_r+0x8>)
 80027fa:	f000 b8af 	b.w	800295c <_fwalk_reent>
 80027fe:	bf00      	nop
 8002800:	08002739 	.word	0x08002739

08002804 <__sfmoreglue>:
 8002804:	2268      	movs	r2, #104	; 0x68
 8002806:	b570      	push	{r4, r5, r6, lr}
 8002808:	1e4d      	subs	r5, r1, #1
 800280a:	4355      	muls	r5, r2
 800280c:	460e      	mov	r6, r1
 800280e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002812:	f000 f993 	bl	8002b3c <_malloc_r>
 8002816:	4604      	mov	r4, r0
 8002818:	b140      	cbz	r0, 800282c <__sfmoreglue+0x28>
 800281a:	2100      	movs	r1, #0
 800281c:	e9c0 1600 	strd	r1, r6, [r0]
 8002820:	300c      	adds	r0, #12
 8002822:	60a0      	str	r0, [r4, #8]
 8002824:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002828:	f7ff fdc6 	bl	80023b8 <memset>
 800282c:	4620      	mov	r0, r4
 800282e:	bd70      	pop	{r4, r5, r6, pc}

08002830 <__sfp_lock_acquire>:
 8002830:	4801      	ldr	r0, [pc, #4]	; (8002838 <__sfp_lock_acquire+0x8>)
 8002832:	f000 b8b3 	b.w	800299c <__retarget_lock_acquire_recursive>
 8002836:	bf00      	nop
 8002838:	200000f1 	.word	0x200000f1

0800283c <__sfp_lock_release>:
 800283c:	4801      	ldr	r0, [pc, #4]	; (8002844 <__sfp_lock_release+0x8>)
 800283e:	f000 b8ae 	b.w	800299e <__retarget_lock_release_recursive>
 8002842:	bf00      	nop
 8002844:	200000f1 	.word	0x200000f1

08002848 <__sinit_lock_acquire>:
 8002848:	4801      	ldr	r0, [pc, #4]	; (8002850 <__sinit_lock_acquire+0x8>)
 800284a:	f000 b8a7 	b.w	800299c <__retarget_lock_acquire_recursive>
 800284e:	bf00      	nop
 8002850:	200000f2 	.word	0x200000f2

08002854 <__sinit_lock_release>:
 8002854:	4801      	ldr	r0, [pc, #4]	; (800285c <__sinit_lock_release+0x8>)
 8002856:	f000 b8a2 	b.w	800299e <__retarget_lock_release_recursive>
 800285a:	bf00      	nop
 800285c:	200000f2 	.word	0x200000f2

08002860 <__sinit>:
 8002860:	b510      	push	{r4, lr}
 8002862:	4604      	mov	r4, r0
 8002864:	f7ff fff0 	bl	8002848 <__sinit_lock_acquire>
 8002868:	69a3      	ldr	r3, [r4, #24]
 800286a:	b11b      	cbz	r3, 8002874 <__sinit+0x14>
 800286c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002870:	f7ff bff0 	b.w	8002854 <__sinit_lock_release>
 8002874:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002878:	6523      	str	r3, [r4, #80]	; 0x50
 800287a:	4b13      	ldr	r3, [pc, #76]	; (80028c8 <__sinit+0x68>)
 800287c:	4a13      	ldr	r2, [pc, #76]	; (80028cc <__sinit+0x6c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	62a2      	str	r2, [r4, #40]	; 0x28
 8002882:	42a3      	cmp	r3, r4
 8002884:	bf08      	it	eq
 8002886:	2301      	moveq	r3, #1
 8002888:	4620      	mov	r0, r4
 800288a:	bf08      	it	eq
 800288c:	61a3      	streq	r3, [r4, #24]
 800288e:	f000 f81f 	bl	80028d0 <__sfp>
 8002892:	6060      	str	r0, [r4, #4]
 8002894:	4620      	mov	r0, r4
 8002896:	f000 f81b 	bl	80028d0 <__sfp>
 800289a:	60a0      	str	r0, [r4, #8]
 800289c:	4620      	mov	r0, r4
 800289e:	f000 f817 	bl	80028d0 <__sfp>
 80028a2:	2200      	movs	r2, #0
 80028a4:	2104      	movs	r1, #4
 80028a6:	60e0      	str	r0, [r4, #12]
 80028a8:	6860      	ldr	r0, [r4, #4]
 80028aa:	f7ff ff81 	bl	80027b0 <std>
 80028ae:	2201      	movs	r2, #1
 80028b0:	2109      	movs	r1, #9
 80028b2:	68a0      	ldr	r0, [r4, #8]
 80028b4:	f7ff ff7c 	bl	80027b0 <std>
 80028b8:	2202      	movs	r2, #2
 80028ba:	2112      	movs	r1, #18
 80028bc:	68e0      	ldr	r0, [r4, #12]
 80028be:	f7ff ff77 	bl	80027b0 <std>
 80028c2:	2301      	movs	r3, #1
 80028c4:	61a3      	str	r3, [r4, #24]
 80028c6:	e7d1      	b.n	800286c <__sinit+0xc>
 80028c8:	08002e08 	.word	0x08002e08
 80028cc:	080027f9 	.word	0x080027f9

080028d0 <__sfp>:
 80028d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028d2:	4607      	mov	r7, r0
 80028d4:	f7ff ffac 	bl	8002830 <__sfp_lock_acquire>
 80028d8:	4b1e      	ldr	r3, [pc, #120]	; (8002954 <__sfp+0x84>)
 80028da:	681e      	ldr	r6, [r3, #0]
 80028dc:	69b3      	ldr	r3, [r6, #24]
 80028de:	b913      	cbnz	r3, 80028e6 <__sfp+0x16>
 80028e0:	4630      	mov	r0, r6
 80028e2:	f7ff ffbd 	bl	8002860 <__sinit>
 80028e6:	3648      	adds	r6, #72	; 0x48
 80028e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80028ec:	3b01      	subs	r3, #1
 80028ee:	d503      	bpl.n	80028f8 <__sfp+0x28>
 80028f0:	6833      	ldr	r3, [r6, #0]
 80028f2:	b30b      	cbz	r3, 8002938 <__sfp+0x68>
 80028f4:	6836      	ldr	r6, [r6, #0]
 80028f6:	e7f7      	b.n	80028e8 <__sfp+0x18>
 80028f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80028fc:	b9d5      	cbnz	r5, 8002934 <__sfp+0x64>
 80028fe:	4b16      	ldr	r3, [pc, #88]	; (8002958 <__sfp+0x88>)
 8002900:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002904:	60e3      	str	r3, [r4, #12]
 8002906:	6665      	str	r5, [r4, #100]	; 0x64
 8002908:	f000 f847 	bl	800299a <__retarget_lock_init_recursive>
 800290c:	f7ff ff96 	bl	800283c <__sfp_lock_release>
 8002910:	2208      	movs	r2, #8
 8002912:	4629      	mov	r1, r5
 8002914:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002918:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800291c:	6025      	str	r5, [r4, #0]
 800291e:	61a5      	str	r5, [r4, #24]
 8002920:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002924:	f7ff fd48 	bl	80023b8 <memset>
 8002928:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800292c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002930:	4620      	mov	r0, r4
 8002932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002934:	3468      	adds	r4, #104	; 0x68
 8002936:	e7d9      	b.n	80028ec <__sfp+0x1c>
 8002938:	2104      	movs	r1, #4
 800293a:	4638      	mov	r0, r7
 800293c:	f7ff ff62 	bl	8002804 <__sfmoreglue>
 8002940:	4604      	mov	r4, r0
 8002942:	6030      	str	r0, [r6, #0]
 8002944:	2800      	cmp	r0, #0
 8002946:	d1d5      	bne.n	80028f4 <__sfp+0x24>
 8002948:	f7ff ff78 	bl	800283c <__sfp_lock_release>
 800294c:	230c      	movs	r3, #12
 800294e:	603b      	str	r3, [r7, #0]
 8002950:	e7ee      	b.n	8002930 <__sfp+0x60>
 8002952:	bf00      	nop
 8002954:	08002e08 	.word	0x08002e08
 8002958:	ffff0001 	.word	0xffff0001

0800295c <_fwalk_reent>:
 800295c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002960:	4606      	mov	r6, r0
 8002962:	4688      	mov	r8, r1
 8002964:	2700      	movs	r7, #0
 8002966:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800296a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800296e:	f1b9 0901 	subs.w	r9, r9, #1
 8002972:	d505      	bpl.n	8002980 <_fwalk_reent+0x24>
 8002974:	6824      	ldr	r4, [r4, #0]
 8002976:	2c00      	cmp	r4, #0
 8002978:	d1f7      	bne.n	800296a <_fwalk_reent+0xe>
 800297a:	4638      	mov	r0, r7
 800297c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002980:	89ab      	ldrh	r3, [r5, #12]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d907      	bls.n	8002996 <_fwalk_reent+0x3a>
 8002986:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800298a:	3301      	adds	r3, #1
 800298c:	d003      	beq.n	8002996 <_fwalk_reent+0x3a>
 800298e:	4629      	mov	r1, r5
 8002990:	4630      	mov	r0, r6
 8002992:	47c0      	blx	r8
 8002994:	4307      	orrs	r7, r0
 8002996:	3568      	adds	r5, #104	; 0x68
 8002998:	e7e9      	b.n	800296e <_fwalk_reent+0x12>

0800299a <__retarget_lock_init_recursive>:
 800299a:	4770      	bx	lr

0800299c <__retarget_lock_acquire_recursive>:
 800299c:	4770      	bx	lr

0800299e <__retarget_lock_release_recursive>:
 800299e:	4770      	bx	lr

080029a0 <__swhatbuf_r>:
 80029a0:	b570      	push	{r4, r5, r6, lr}
 80029a2:	460e      	mov	r6, r1
 80029a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029a8:	4614      	mov	r4, r2
 80029aa:	2900      	cmp	r1, #0
 80029ac:	461d      	mov	r5, r3
 80029ae:	b096      	sub	sp, #88	; 0x58
 80029b0:	da08      	bge.n	80029c4 <__swhatbuf_r+0x24>
 80029b2:	2200      	movs	r2, #0
 80029b4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80029b8:	602a      	str	r2, [r5, #0]
 80029ba:	061a      	lsls	r2, r3, #24
 80029bc:	d410      	bmi.n	80029e0 <__swhatbuf_r+0x40>
 80029be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029c2:	e00e      	b.n	80029e2 <__swhatbuf_r+0x42>
 80029c4:	466a      	mov	r2, sp
 80029c6:	f000 f9a3 	bl	8002d10 <_fstat_r>
 80029ca:	2800      	cmp	r0, #0
 80029cc:	dbf1      	blt.n	80029b2 <__swhatbuf_r+0x12>
 80029ce:	9a01      	ldr	r2, [sp, #4]
 80029d0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80029d4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80029d8:	425a      	negs	r2, r3
 80029da:	415a      	adcs	r2, r3
 80029dc:	602a      	str	r2, [r5, #0]
 80029de:	e7ee      	b.n	80029be <__swhatbuf_r+0x1e>
 80029e0:	2340      	movs	r3, #64	; 0x40
 80029e2:	2000      	movs	r0, #0
 80029e4:	6023      	str	r3, [r4, #0]
 80029e6:	b016      	add	sp, #88	; 0x58
 80029e8:	bd70      	pop	{r4, r5, r6, pc}
	...

080029ec <__smakebuf_r>:
 80029ec:	898b      	ldrh	r3, [r1, #12]
 80029ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80029f0:	079d      	lsls	r5, r3, #30
 80029f2:	4606      	mov	r6, r0
 80029f4:	460c      	mov	r4, r1
 80029f6:	d507      	bpl.n	8002a08 <__smakebuf_r+0x1c>
 80029f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80029fc:	6023      	str	r3, [r4, #0]
 80029fe:	6123      	str	r3, [r4, #16]
 8002a00:	2301      	movs	r3, #1
 8002a02:	6163      	str	r3, [r4, #20]
 8002a04:	b002      	add	sp, #8
 8002a06:	bd70      	pop	{r4, r5, r6, pc}
 8002a08:	466a      	mov	r2, sp
 8002a0a:	ab01      	add	r3, sp, #4
 8002a0c:	f7ff ffc8 	bl	80029a0 <__swhatbuf_r>
 8002a10:	9900      	ldr	r1, [sp, #0]
 8002a12:	4605      	mov	r5, r0
 8002a14:	4630      	mov	r0, r6
 8002a16:	f000 f891 	bl	8002b3c <_malloc_r>
 8002a1a:	b948      	cbnz	r0, 8002a30 <__smakebuf_r+0x44>
 8002a1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a20:	059a      	lsls	r2, r3, #22
 8002a22:	d4ef      	bmi.n	8002a04 <__smakebuf_r+0x18>
 8002a24:	f023 0303 	bic.w	r3, r3, #3
 8002a28:	f043 0302 	orr.w	r3, r3, #2
 8002a2c:	81a3      	strh	r3, [r4, #12]
 8002a2e:	e7e3      	b.n	80029f8 <__smakebuf_r+0xc>
 8002a30:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <__smakebuf_r+0x7c>)
 8002a32:	62b3      	str	r3, [r6, #40]	; 0x28
 8002a34:	89a3      	ldrh	r3, [r4, #12]
 8002a36:	6020      	str	r0, [r4, #0]
 8002a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a3c:	81a3      	strh	r3, [r4, #12]
 8002a3e:	9b00      	ldr	r3, [sp, #0]
 8002a40:	6120      	str	r0, [r4, #16]
 8002a42:	6163      	str	r3, [r4, #20]
 8002a44:	9b01      	ldr	r3, [sp, #4]
 8002a46:	b15b      	cbz	r3, 8002a60 <__smakebuf_r+0x74>
 8002a48:	4630      	mov	r0, r6
 8002a4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a4e:	f000 f971 	bl	8002d34 <_isatty_r>
 8002a52:	b128      	cbz	r0, 8002a60 <__smakebuf_r+0x74>
 8002a54:	89a3      	ldrh	r3, [r4, #12]
 8002a56:	f023 0303 	bic.w	r3, r3, #3
 8002a5a:	f043 0301 	orr.w	r3, r3, #1
 8002a5e:	81a3      	strh	r3, [r4, #12]
 8002a60:	89a0      	ldrh	r0, [r4, #12]
 8002a62:	4305      	orrs	r5, r0
 8002a64:	81a5      	strh	r5, [r4, #12]
 8002a66:	e7cd      	b.n	8002a04 <__smakebuf_r+0x18>
 8002a68:	080027f9 	.word	0x080027f9

08002a6c <_free_r>:
 8002a6c:	b538      	push	{r3, r4, r5, lr}
 8002a6e:	4605      	mov	r5, r0
 8002a70:	2900      	cmp	r1, #0
 8002a72:	d040      	beq.n	8002af6 <_free_r+0x8a>
 8002a74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a78:	1f0c      	subs	r4, r1, #4
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	bfb8      	it	lt
 8002a7e:	18e4      	addlt	r4, r4, r3
 8002a80:	f000 f97a 	bl	8002d78 <__malloc_lock>
 8002a84:	4a1c      	ldr	r2, [pc, #112]	; (8002af8 <_free_r+0x8c>)
 8002a86:	6813      	ldr	r3, [r2, #0]
 8002a88:	b933      	cbnz	r3, 8002a98 <_free_r+0x2c>
 8002a8a:	6063      	str	r3, [r4, #4]
 8002a8c:	6014      	str	r4, [r2, #0]
 8002a8e:	4628      	mov	r0, r5
 8002a90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a94:	f000 b976 	b.w	8002d84 <__malloc_unlock>
 8002a98:	42a3      	cmp	r3, r4
 8002a9a:	d908      	bls.n	8002aae <_free_r+0x42>
 8002a9c:	6820      	ldr	r0, [r4, #0]
 8002a9e:	1821      	adds	r1, r4, r0
 8002aa0:	428b      	cmp	r3, r1
 8002aa2:	bf01      	itttt	eq
 8002aa4:	6819      	ldreq	r1, [r3, #0]
 8002aa6:	685b      	ldreq	r3, [r3, #4]
 8002aa8:	1809      	addeq	r1, r1, r0
 8002aaa:	6021      	streq	r1, [r4, #0]
 8002aac:	e7ed      	b.n	8002a8a <_free_r+0x1e>
 8002aae:	461a      	mov	r2, r3
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	b10b      	cbz	r3, 8002ab8 <_free_r+0x4c>
 8002ab4:	42a3      	cmp	r3, r4
 8002ab6:	d9fa      	bls.n	8002aae <_free_r+0x42>
 8002ab8:	6811      	ldr	r1, [r2, #0]
 8002aba:	1850      	adds	r0, r2, r1
 8002abc:	42a0      	cmp	r0, r4
 8002abe:	d10b      	bne.n	8002ad8 <_free_r+0x6c>
 8002ac0:	6820      	ldr	r0, [r4, #0]
 8002ac2:	4401      	add	r1, r0
 8002ac4:	1850      	adds	r0, r2, r1
 8002ac6:	4283      	cmp	r3, r0
 8002ac8:	6011      	str	r1, [r2, #0]
 8002aca:	d1e0      	bne.n	8002a8e <_free_r+0x22>
 8002acc:	6818      	ldr	r0, [r3, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	4401      	add	r1, r0
 8002ad2:	6011      	str	r1, [r2, #0]
 8002ad4:	6053      	str	r3, [r2, #4]
 8002ad6:	e7da      	b.n	8002a8e <_free_r+0x22>
 8002ad8:	d902      	bls.n	8002ae0 <_free_r+0x74>
 8002ada:	230c      	movs	r3, #12
 8002adc:	602b      	str	r3, [r5, #0]
 8002ade:	e7d6      	b.n	8002a8e <_free_r+0x22>
 8002ae0:	6820      	ldr	r0, [r4, #0]
 8002ae2:	1821      	adds	r1, r4, r0
 8002ae4:	428b      	cmp	r3, r1
 8002ae6:	bf01      	itttt	eq
 8002ae8:	6819      	ldreq	r1, [r3, #0]
 8002aea:	685b      	ldreq	r3, [r3, #4]
 8002aec:	1809      	addeq	r1, r1, r0
 8002aee:	6021      	streq	r1, [r4, #0]
 8002af0:	6063      	str	r3, [r4, #4]
 8002af2:	6054      	str	r4, [r2, #4]
 8002af4:	e7cb      	b.n	8002a8e <_free_r+0x22>
 8002af6:	bd38      	pop	{r3, r4, r5, pc}
 8002af8:	200000f4 	.word	0x200000f4

08002afc <sbrk_aligned>:
 8002afc:	b570      	push	{r4, r5, r6, lr}
 8002afe:	4e0e      	ldr	r6, [pc, #56]	; (8002b38 <sbrk_aligned+0x3c>)
 8002b00:	460c      	mov	r4, r1
 8002b02:	6831      	ldr	r1, [r6, #0]
 8002b04:	4605      	mov	r5, r0
 8002b06:	b911      	cbnz	r1, 8002b0e <sbrk_aligned+0x12>
 8002b08:	f000 f88c 	bl	8002c24 <_sbrk_r>
 8002b0c:	6030      	str	r0, [r6, #0]
 8002b0e:	4621      	mov	r1, r4
 8002b10:	4628      	mov	r0, r5
 8002b12:	f000 f887 	bl	8002c24 <_sbrk_r>
 8002b16:	1c43      	adds	r3, r0, #1
 8002b18:	d00a      	beq.n	8002b30 <sbrk_aligned+0x34>
 8002b1a:	1cc4      	adds	r4, r0, #3
 8002b1c:	f024 0403 	bic.w	r4, r4, #3
 8002b20:	42a0      	cmp	r0, r4
 8002b22:	d007      	beq.n	8002b34 <sbrk_aligned+0x38>
 8002b24:	1a21      	subs	r1, r4, r0
 8002b26:	4628      	mov	r0, r5
 8002b28:	f000 f87c 	bl	8002c24 <_sbrk_r>
 8002b2c:	3001      	adds	r0, #1
 8002b2e:	d101      	bne.n	8002b34 <sbrk_aligned+0x38>
 8002b30:	f04f 34ff 	mov.w	r4, #4294967295
 8002b34:	4620      	mov	r0, r4
 8002b36:	bd70      	pop	{r4, r5, r6, pc}
 8002b38:	200000f8 	.word	0x200000f8

08002b3c <_malloc_r>:
 8002b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b40:	1ccd      	adds	r5, r1, #3
 8002b42:	f025 0503 	bic.w	r5, r5, #3
 8002b46:	3508      	adds	r5, #8
 8002b48:	2d0c      	cmp	r5, #12
 8002b4a:	bf38      	it	cc
 8002b4c:	250c      	movcc	r5, #12
 8002b4e:	2d00      	cmp	r5, #0
 8002b50:	4607      	mov	r7, r0
 8002b52:	db01      	blt.n	8002b58 <_malloc_r+0x1c>
 8002b54:	42a9      	cmp	r1, r5
 8002b56:	d905      	bls.n	8002b64 <_malloc_r+0x28>
 8002b58:	230c      	movs	r3, #12
 8002b5a:	2600      	movs	r6, #0
 8002b5c:	603b      	str	r3, [r7, #0]
 8002b5e:	4630      	mov	r0, r6
 8002b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b64:	4e2e      	ldr	r6, [pc, #184]	; (8002c20 <_malloc_r+0xe4>)
 8002b66:	f000 f907 	bl	8002d78 <__malloc_lock>
 8002b6a:	6833      	ldr	r3, [r6, #0]
 8002b6c:	461c      	mov	r4, r3
 8002b6e:	bb34      	cbnz	r4, 8002bbe <_malloc_r+0x82>
 8002b70:	4629      	mov	r1, r5
 8002b72:	4638      	mov	r0, r7
 8002b74:	f7ff ffc2 	bl	8002afc <sbrk_aligned>
 8002b78:	1c43      	adds	r3, r0, #1
 8002b7a:	4604      	mov	r4, r0
 8002b7c:	d14d      	bne.n	8002c1a <_malloc_r+0xde>
 8002b7e:	6834      	ldr	r4, [r6, #0]
 8002b80:	4626      	mov	r6, r4
 8002b82:	2e00      	cmp	r6, #0
 8002b84:	d140      	bne.n	8002c08 <_malloc_r+0xcc>
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	4631      	mov	r1, r6
 8002b8a:	4638      	mov	r0, r7
 8002b8c:	eb04 0803 	add.w	r8, r4, r3
 8002b90:	f000 f848 	bl	8002c24 <_sbrk_r>
 8002b94:	4580      	cmp	r8, r0
 8002b96:	d13a      	bne.n	8002c0e <_malloc_r+0xd2>
 8002b98:	6821      	ldr	r1, [r4, #0]
 8002b9a:	3503      	adds	r5, #3
 8002b9c:	1a6d      	subs	r5, r5, r1
 8002b9e:	f025 0503 	bic.w	r5, r5, #3
 8002ba2:	3508      	adds	r5, #8
 8002ba4:	2d0c      	cmp	r5, #12
 8002ba6:	bf38      	it	cc
 8002ba8:	250c      	movcc	r5, #12
 8002baa:	4638      	mov	r0, r7
 8002bac:	4629      	mov	r1, r5
 8002bae:	f7ff ffa5 	bl	8002afc <sbrk_aligned>
 8002bb2:	3001      	adds	r0, #1
 8002bb4:	d02b      	beq.n	8002c0e <_malloc_r+0xd2>
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	442b      	add	r3, r5
 8002bba:	6023      	str	r3, [r4, #0]
 8002bbc:	e00e      	b.n	8002bdc <_malloc_r+0xa0>
 8002bbe:	6822      	ldr	r2, [r4, #0]
 8002bc0:	1b52      	subs	r2, r2, r5
 8002bc2:	d41e      	bmi.n	8002c02 <_malloc_r+0xc6>
 8002bc4:	2a0b      	cmp	r2, #11
 8002bc6:	d916      	bls.n	8002bf6 <_malloc_r+0xba>
 8002bc8:	1961      	adds	r1, r4, r5
 8002bca:	42a3      	cmp	r3, r4
 8002bcc:	6025      	str	r5, [r4, #0]
 8002bce:	bf18      	it	ne
 8002bd0:	6059      	strne	r1, [r3, #4]
 8002bd2:	6863      	ldr	r3, [r4, #4]
 8002bd4:	bf08      	it	eq
 8002bd6:	6031      	streq	r1, [r6, #0]
 8002bd8:	5162      	str	r2, [r4, r5]
 8002bda:	604b      	str	r3, [r1, #4]
 8002bdc:	4638      	mov	r0, r7
 8002bde:	f104 060b 	add.w	r6, r4, #11
 8002be2:	f000 f8cf 	bl	8002d84 <__malloc_unlock>
 8002be6:	f026 0607 	bic.w	r6, r6, #7
 8002bea:	1d23      	adds	r3, r4, #4
 8002bec:	1af2      	subs	r2, r6, r3
 8002bee:	d0b6      	beq.n	8002b5e <_malloc_r+0x22>
 8002bf0:	1b9b      	subs	r3, r3, r6
 8002bf2:	50a3      	str	r3, [r4, r2]
 8002bf4:	e7b3      	b.n	8002b5e <_malloc_r+0x22>
 8002bf6:	6862      	ldr	r2, [r4, #4]
 8002bf8:	42a3      	cmp	r3, r4
 8002bfa:	bf0c      	ite	eq
 8002bfc:	6032      	streq	r2, [r6, #0]
 8002bfe:	605a      	strne	r2, [r3, #4]
 8002c00:	e7ec      	b.n	8002bdc <_malloc_r+0xa0>
 8002c02:	4623      	mov	r3, r4
 8002c04:	6864      	ldr	r4, [r4, #4]
 8002c06:	e7b2      	b.n	8002b6e <_malloc_r+0x32>
 8002c08:	4634      	mov	r4, r6
 8002c0a:	6876      	ldr	r6, [r6, #4]
 8002c0c:	e7b9      	b.n	8002b82 <_malloc_r+0x46>
 8002c0e:	230c      	movs	r3, #12
 8002c10:	4638      	mov	r0, r7
 8002c12:	603b      	str	r3, [r7, #0]
 8002c14:	f000 f8b6 	bl	8002d84 <__malloc_unlock>
 8002c18:	e7a1      	b.n	8002b5e <_malloc_r+0x22>
 8002c1a:	6025      	str	r5, [r4, #0]
 8002c1c:	e7de      	b.n	8002bdc <_malloc_r+0xa0>
 8002c1e:	bf00      	nop
 8002c20:	200000f4 	.word	0x200000f4

08002c24 <_sbrk_r>:
 8002c24:	b538      	push	{r3, r4, r5, lr}
 8002c26:	2300      	movs	r3, #0
 8002c28:	4d05      	ldr	r5, [pc, #20]	; (8002c40 <_sbrk_r+0x1c>)
 8002c2a:	4604      	mov	r4, r0
 8002c2c:	4608      	mov	r0, r1
 8002c2e:	602b      	str	r3, [r5, #0]
 8002c30:	f7fd ffd8 	bl	8000be4 <_sbrk>
 8002c34:	1c43      	adds	r3, r0, #1
 8002c36:	d102      	bne.n	8002c3e <_sbrk_r+0x1a>
 8002c38:	682b      	ldr	r3, [r5, #0]
 8002c3a:	b103      	cbz	r3, 8002c3e <_sbrk_r+0x1a>
 8002c3c:	6023      	str	r3, [r4, #0]
 8002c3e:	bd38      	pop	{r3, r4, r5, pc}
 8002c40:	200000fc 	.word	0x200000fc

08002c44 <__sread>:
 8002c44:	b510      	push	{r4, lr}
 8002c46:	460c      	mov	r4, r1
 8002c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c4c:	f000 f8a0 	bl	8002d90 <_read_r>
 8002c50:	2800      	cmp	r0, #0
 8002c52:	bfab      	itete	ge
 8002c54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002c56:	89a3      	ldrhlt	r3, [r4, #12]
 8002c58:	181b      	addge	r3, r3, r0
 8002c5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002c5e:	bfac      	ite	ge
 8002c60:	6563      	strge	r3, [r4, #84]	; 0x54
 8002c62:	81a3      	strhlt	r3, [r4, #12]
 8002c64:	bd10      	pop	{r4, pc}

08002c66 <__swrite>:
 8002c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c6a:	461f      	mov	r7, r3
 8002c6c:	898b      	ldrh	r3, [r1, #12]
 8002c6e:	4605      	mov	r5, r0
 8002c70:	05db      	lsls	r3, r3, #23
 8002c72:	460c      	mov	r4, r1
 8002c74:	4616      	mov	r6, r2
 8002c76:	d505      	bpl.n	8002c84 <__swrite+0x1e>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c80:	f000 f868 	bl	8002d54 <_lseek_r>
 8002c84:	89a3      	ldrh	r3, [r4, #12]
 8002c86:	4632      	mov	r2, r6
 8002c88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c8c:	81a3      	strh	r3, [r4, #12]
 8002c8e:	4628      	mov	r0, r5
 8002c90:	463b      	mov	r3, r7
 8002c92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c9a:	f000 b817 	b.w	8002ccc <_write_r>

08002c9e <__sseek>:
 8002c9e:	b510      	push	{r4, lr}
 8002ca0:	460c      	mov	r4, r1
 8002ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ca6:	f000 f855 	bl	8002d54 <_lseek_r>
 8002caa:	1c43      	adds	r3, r0, #1
 8002cac:	89a3      	ldrh	r3, [r4, #12]
 8002cae:	bf15      	itete	ne
 8002cb0:	6560      	strne	r0, [r4, #84]	; 0x54
 8002cb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002cb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002cba:	81a3      	strheq	r3, [r4, #12]
 8002cbc:	bf18      	it	ne
 8002cbe:	81a3      	strhne	r3, [r4, #12]
 8002cc0:	bd10      	pop	{r4, pc}

08002cc2 <__sclose>:
 8002cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cc6:	f000 b813 	b.w	8002cf0 <_close_r>
	...

08002ccc <_write_r>:
 8002ccc:	b538      	push	{r3, r4, r5, lr}
 8002cce:	4604      	mov	r4, r0
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	4611      	mov	r1, r2
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	4d05      	ldr	r5, [pc, #20]	; (8002cec <_write_r+0x20>)
 8002cd8:	602a      	str	r2, [r5, #0]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	f7fd ff35 	bl	8000b4a <_write>
 8002ce0:	1c43      	adds	r3, r0, #1
 8002ce2:	d102      	bne.n	8002cea <_write_r+0x1e>
 8002ce4:	682b      	ldr	r3, [r5, #0]
 8002ce6:	b103      	cbz	r3, 8002cea <_write_r+0x1e>
 8002ce8:	6023      	str	r3, [r4, #0]
 8002cea:	bd38      	pop	{r3, r4, r5, pc}
 8002cec:	200000fc 	.word	0x200000fc

08002cf0 <_close_r>:
 8002cf0:	b538      	push	{r3, r4, r5, lr}
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	4d05      	ldr	r5, [pc, #20]	; (8002d0c <_close_r+0x1c>)
 8002cf6:	4604      	mov	r4, r0
 8002cf8:	4608      	mov	r0, r1
 8002cfa:	602b      	str	r3, [r5, #0]
 8002cfc:	f7fd ff41 	bl	8000b82 <_close>
 8002d00:	1c43      	adds	r3, r0, #1
 8002d02:	d102      	bne.n	8002d0a <_close_r+0x1a>
 8002d04:	682b      	ldr	r3, [r5, #0]
 8002d06:	b103      	cbz	r3, 8002d0a <_close_r+0x1a>
 8002d08:	6023      	str	r3, [r4, #0]
 8002d0a:	bd38      	pop	{r3, r4, r5, pc}
 8002d0c:	200000fc 	.word	0x200000fc

08002d10 <_fstat_r>:
 8002d10:	b538      	push	{r3, r4, r5, lr}
 8002d12:	2300      	movs	r3, #0
 8002d14:	4d06      	ldr	r5, [pc, #24]	; (8002d30 <_fstat_r+0x20>)
 8002d16:	4604      	mov	r4, r0
 8002d18:	4608      	mov	r0, r1
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	602b      	str	r3, [r5, #0]
 8002d1e:	f7fd ff3b 	bl	8000b98 <_fstat>
 8002d22:	1c43      	adds	r3, r0, #1
 8002d24:	d102      	bne.n	8002d2c <_fstat_r+0x1c>
 8002d26:	682b      	ldr	r3, [r5, #0]
 8002d28:	b103      	cbz	r3, 8002d2c <_fstat_r+0x1c>
 8002d2a:	6023      	str	r3, [r4, #0]
 8002d2c:	bd38      	pop	{r3, r4, r5, pc}
 8002d2e:	bf00      	nop
 8002d30:	200000fc 	.word	0x200000fc

08002d34 <_isatty_r>:
 8002d34:	b538      	push	{r3, r4, r5, lr}
 8002d36:	2300      	movs	r3, #0
 8002d38:	4d05      	ldr	r5, [pc, #20]	; (8002d50 <_isatty_r+0x1c>)
 8002d3a:	4604      	mov	r4, r0
 8002d3c:	4608      	mov	r0, r1
 8002d3e:	602b      	str	r3, [r5, #0]
 8002d40:	f7fd ff39 	bl	8000bb6 <_isatty>
 8002d44:	1c43      	adds	r3, r0, #1
 8002d46:	d102      	bne.n	8002d4e <_isatty_r+0x1a>
 8002d48:	682b      	ldr	r3, [r5, #0]
 8002d4a:	b103      	cbz	r3, 8002d4e <_isatty_r+0x1a>
 8002d4c:	6023      	str	r3, [r4, #0]
 8002d4e:	bd38      	pop	{r3, r4, r5, pc}
 8002d50:	200000fc 	.word	0x200000fc

08002d54 <_lseek_r>:
 8002d54:	b538      	push	{r3, r4, r5, lr}
 8002d56:	4604      	mov	r4, r0
 8002d58:	4608      	mov	r0, r1
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	4d05      	ldr	r5, [pc, #20]	; (8002d74 <_lseek_r+0x20>)
 8002d60:	602a      	str	r2, [r5, #0]
 8002d62:	461a      	mov	r2, r3
 8002d64:	f7fd ff31 	bl	8000bca <_lseek>
 8002d68:	1c43      	adds	r3, r0, #1
 8002d6a:	d102      	bne.n	8002d72 <_lseek_r+0x1e>
 8002d6c:	682b      	ldr	r3, [r5, #0]
 8002d6e:	b103      	cbz	r3, 8002d72 <_lseek_r+0x1e>
 8002d70:	6023      	str	r3, [r4, #0]
 8002d72:	bd38      	pop	{r3, r4, r5, pc}
 8002d74:	200000fc 	.word	0x200000fc

08002d78 <__malloc_lock>:
 8002d78:	4801      	ldr	r0, [pc, #4]	; (8002d80 <__malloc_lock+0x8>)
 8002d7a:	f7ff be0f 	b.w	800299c <__retarget_lock_acquire_recursive>
 8002d7e:	bf00      	nop
 8002d80:	200000f0 	.word	0x200000f0

08002d84 <__malloc_unlock>:
 8002d84:	4801      	ldr	r0, [pc, #4]	; (8002d8c <__malloc_unlock+0x8>)
 8002d86:	f7ff be0a 	b.w	800299e <__retarget_lock_release_recursive>
 8002d8a:	bf00      	nop
 8002d8c:	200000f0 	.word	0x200000f0

08002d90 <_read_r>:
 8002d90:	b538      	push	{r3, r4, r5, lr}
 8002d92:	4604      	mov	r4, r0
 8002d94:	4608      	mov	r0, r1
 8002d96:	4611      	mov	r1, r2
 8002d98:	2200      	movs	r2, #0
 8002d9a:	4d05      	ldr	r5, [pc, #20]	; (8002db0 <_read_r+0x20>)
 8002d9c:	602a      	str	r2, [r5, #0]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	f7fd feb6 	bl	8000b10 <_read>
 8002da4:	1c43      	adds	r3, r0, #1
 8002da6:	d102      	bne.n	8002dae <_read_r+0x1e>
 8002da8:	682b      	ldr	r3, [r5, #0]
 8002daa:	b103      	cbz	r3, 8002dae <_read_r+0x1e>
 8002dac:	6023      	str	r3, [r4, #0]
 8002dae:	bd38      	pop	{r3, r4, r5, pc}
 8002db0:	200000fc 	.word	0x200000fc

08002db4 <_init>:
 8002db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db6:	bf00      	nop
 8002db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dba:	bc08      	pop	{r3}
 8002dbc:	469e      	mov	lr, r3
 8002dbe:	4770      	bx	lr

08002dc0 <_fini>:
 8002dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc2:	bf00      	nop
 8002dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc6:	bc08      	pop	{r3}
 8002dc8:	469e      	mov	lr, r3
 8002dca:	4770      	bx	lr
