
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/XlinX/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/XlinX/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/XlinX/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/FPGAfiles/demo2/pa.fromNetlist.tcl
# create_project -name demo2 -dir "F:/FPGAfiles/demo2/planAhead_run_3" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/FPGAfiles/demo2/top_clock.ngc" [ get_property srcset [ current_run ] ]
WARNING: [Designutils 20-342] File / dir doesn't exist, skipping: F:/FPGAfiles/demo2/top_clock.ngc
# add_files -norecurse { {F:/FPGAfiles/demo2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "top_clock.ucf" [current_fileset -constrset]
Adding file 'F:/FPGAfiles/demo2/top_clock.ucf' to fileset 'constrs_1'
# add_files [list {top_clock.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4

    while executing
"link_design"
    (file "F:/FPGAfiles/demo2/pa.fromNetlist.tcl" line 11)
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar 24 18:48:59 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
