/*
 * Copyright (C) 2019 Exor S.p.a
 * 
 * Written by: G. Pavoni Exor S.p.a.
 * 
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
  
/dts-v1/;
  
#include "imx8mm_us04.dtsi"
  
/ {
	model = "MA22 i.MX8MM US04 board";

	aliases {
		serial0 = &uart1;
		serial1 = &uart2;
		serial2 = &uart4;
		
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
		i2c3 = &i2c4;
	};

	thermal-zones {
		/* cpu thermal */
		cpu-thermal {
			polling-delay-passive = <250>;
			polling-delay = <2000>;
			thermal-sensors = <&tmu>;
			trips {
				cpu_alert0: trip0 {
					temperature = <110000>;
					hysteresis = <2000>;
					type = "passive";
				};

				cpu_crit0: trip1 {
					temperature = <120000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};

			cooling-maps {
				map0 {
					trip = <&cpu_alert0>;
					cooling-device =
					<&A53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
				};
			};
		};
	};
	
	lvdspanel {
		de_pol = <1>;
		hsync_pol = <1>;
		vsync_pol = <1>;
		lvds-use-jeida;
		panel-timing {
			clock-frequency = <75000000>;
			hactive = <1280>;
			vactive = <800>;
			hsync-len = <100>;
			hfront-porch = <140>;
			hback-porch = <20>;
			vsync-len = <10>;
			vfront-porch = <40>;
			vback-porch = <40>;
		};
	};	
	
	i2cgpio@5 {
		compatible = "i2c-gpio";
		sda-gpios = <&tca6408 3 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
		scl-gpios = <&tca6408 2 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <40>;	
		#address-cells = <1>;
		#size-cells = <0>;

		seeprom_i2c5:seeprom_i2c5@54 {
			compatible = "atmel,24c02";
			reg = <0x54>;
		};	
	};	
};

&leds{
        rsthub@9 {
            label = "rst_hub";
            gpios = <&gpio4 13 GPIO_ACTIVE_HIGH>;
            default-state = "on";
        };
        
        eth0_green@10 {
            label = "eth0_green";
            gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
            default-state = "off";
        };
};

&backlight0 {
    compatible = "pwm-backlight";
    pwms = <&pwm3 0 4000000 0>;
    brightness-levels = <0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100>;
    default-brightness-level = <25>;
    enable-gpios = <&gpio5 5 0>;
    status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&ecspi1 {
    spidev0: spi0@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "m25p64";
		reg = <0>; /* Chip select 0 */
		spi-max-frequency = <20000000>;
		m25p,fast-read;
    };
};

&ecspi3 {
	/delete-property/dmas;
	/delete-property/dma-names;
};

&i2c1 {
	tsc@24 {
		compatible = "cypress,tt21000";
		reg = <0x24>;

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_touch>;
		interrupt-parent = <&gpio1>;
		interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		reset-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
		touchscreen-size-x = <1280>;
		touchscreen-size-y = <800>;
	};    
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
	status = "okay";
    
    seeprom_i2c2:seeprom_i2c2@54 {
        compatible = "atmel,24c02";
        reg = <0x54>;
    };	
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	scl-gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;
	pinctrl-1 = <&pinctrl_i2c4_gpio>;
	scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
	status = "okay";
    
    seeprom_i2c4:seeprom_i2c4@54 {
        compatible = "atmel,24c02";
        reg = <0x54>;
    };	
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi>;
	status = "okay";

	flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <80000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			max-speed = <100>;
			reg = <0>;
		};
	};
};

&pcie0{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie0>;
	reset-gpio = <&gpio4 18 0>;
	ext_osc = <1>;
	fsl,max-link-speed = <1>;
	status = "okay";
};

&usbotg1{
 //over-current-active-low;
 disable-over-current;
};

&usbotg2{
 //over-current-active-low;
 disable-over-current;
};

&uart1 { /* Main/debug UART: ttymxc0 */
	/delete-property/dmas;
	/delete-property/dma-names;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart2 { /* Aux RS232 uart: ttymxc1 (no RTS/CTS) */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
	/delete-property/dmas;
	/delete-property/dma-names;
	assigned-clocks = <&clk IMX8MM_CLK_UART2>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
};

&uart4 { /* Aux RS232 uart: ttymxc2 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	fsl,uart-has-rtscts;
	status = "okay";
	/delete-property/dmas;
	/delete-property/dma-names;
	assigned-clocks = <&clk IMX8MM_CLK_UART4>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog &pinctrl_hog2>;

	imx8mm-evk {
		pinctrl_hog2: hoggrp-2 {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7      0x1c4
				MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4      0x1c4
				MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7       0x1c4
				MX8MM_IOMUXC_SAI1_TXD1_GPIO4_IO13      0x0c4
				MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1      0x0c4
			>;
		};
		
		pinctrl_touch: touchgrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8      0x0c4 /* touch_reset*/
				MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9      0x0c4 /* touch irq*/
			>;
		};

        pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
			>;
		};

		pinctrl_i2c2_gpio: i2c2grpgpio {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16        0x1c4
				MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17        0x1c4
			>;
		};

        pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
			>;
		};

		pinctrl_i2c3_gpio: i2c3grpgpio {
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18        0x1c4
				MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19        0x1c4
			>;
		};

        pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
			>;
		};

		pinctrl_i2c4_gpio: i2c4grpgpio {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20        0x1c4
				MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21        0x1c4
			>;
		};

		pinctrl_flexspi: flexspigrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK               0x1c2
				MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B            0x82
				MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0           0x82
				MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1           0x82
				MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2           0x82
				MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3           0x82
			>;
		};
	
		pinctrl_pcie0: pcie0grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI1_TXD6_GPIO4_IO18	0x1c4
			>;
		};

		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX8MM_IOMUXC_SPDIF_TX_PWM3_OUT            0x0c4
				MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5      0x0c4
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
				MX8MM_IOMUXC_ENET_TD2_ENET1_TX_CLK	0x4000001f
				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x56
				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x56
				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x56
				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x56
				MX8MM_IOMUXC_ENET_RXC_ENET1_RX_ER	0x56
				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x56
				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x56
			>;
		};
		
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX     0x140
				MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX      0x140
				MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B	0x140
				MX8MM_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B	0x140
			>;
		};
		
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX     0x140
				MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX      0x140
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX 0x140
				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX 0x140
				MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B 0x140
				MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B 0x140
			>;
		};
	};
};

