
Serial_Switch_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001854  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  00001854  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000090  2000000c  00001860  0002000c  2**2
                  ALLOC
  3 .stack        00002004  2000009c  000018f0  0002000c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001a6d5  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000025af  00000000  00000000  0003a762  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003c45  00000000  00000000  0003cd11  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000002e8  00000000  00000000  00040956  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000003a0  00000000  00000000  00040c3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018d94  00000000  00000000  00040fde  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00007efa  00000000  00000000  00059d72  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008c712  00000000  00000000  00061c6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000710  00000000  00000000  000ee380  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a0 20 00 20 c9 0e 00 00 c5 0e 00 00 c5 0e 00 00     . . ............
	...
      2c:	c5 0e 00 00 00 00 00 00 00 00 00 00 c5 0e 00 00     ................
      3c:	c5 0e 00 00 c5 0e 00 00 c5 0e 00 00 c5 0e 00 00     ................
      4c:	c5 0e 00 00 c5 0e 00 00 c5 0e 00 00 c5 0e 00 00     ................
      5c:	c5 0e 00 00 c5 0e 00 00 c5 0e 00 00 c5 0e 00 00     ................
      6c:	c5 0e 00 00 c5 0e 00 00 c5 0e 00 00 c5 0e 00 00     ................
      7c:	c5 0e 00 00 c5 0e 00 00 c5 0e 00 00 c5 0e 00 00     ................
      8c:	c5 0e 00 00 c5 0e 00 00 c5 0e 00 00 c5 0e 00 00     ................
      9c:	c5 0e 00 00 c5 0e 00 00 c5 0e 00 00 c5 0e 00 00     ................
      ac:	c5 0e 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000000c 	.word	0x2000000c
      d4:	00000000 	.word	0x00000000
      d8:	00001854 	.word	0x00001854

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000010 	.word	0x20000010
     108:	00001854 	.word	0x00001854
     10c:	00001854 	.word	0x00001854
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00000c55 	.word	0x00000c55
     140:	0000160d 	.word	0x0000160d
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     154:	4b0c      	ldr	r3, [pc, #48]	; (188 <cpu_irq_enter_critical+0x34>)
     156:	681b      	ldr	r3, [r3, #0]
     158:	2b00      	cmp	r3, #0
     15a:	d106      	bne.n	16a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     15c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     160:	2b00      	cmp	r3, #0
     162:	d007      	beq.n	174 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     164:	2200      	movs	r2, #0
     166:	4b09      	ldr	r3, [pc, #36]	; (18c <cpu_irq_enter_critical+0x38>)
     168:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     16a:	4a07      	ldr	r2, [pc, #28]	; (188 <cpu_irq_enter_critical+0x34>)
     16c:	6813      	ldr	r3, [r2, #0]
     16e:	3301      	adds	r3, #1
     170:	6013      	str	r3, [r2, #0]
}
     172:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     174:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     176:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     17a:	2200      	movs	r2, #0
     17c:	4b04      	ldr	r3, [pc, #16]	; (190 <cpu_irq_enter_critical+0x3c>)
     17e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     180:	3201      	adds	r2, #1
     182:	4b02      	ldr	r3, [pc, #8]	; (18c <cpu_irq_enter_critical+0x38>)
     184:	701a      	strb	r2, [r3, #0]
     186:	e7f0      	b.n	16a <cpu_irq_enter_critical+0x16>
     188:	20000028 	.word	0x20000028
     18c:	2000002c 	.word	0x2000002c
     190:	20000008 	.word	0x20000008

00000194 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     194:	4b08      	ldr	r3, [pc, #32]	; (1b8 <cpu_irq_leave_critical+0x24>)
     196:	681a      	ldr	r2, [r3, #0]
     198:	3a01      	subs	r2, #1
     19a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     19c:	681b      	ldr	r3, [r3, #0]
     19e:	2b00      	cmp	r3, #0
     1a0:	d109      	bne.n	1b6 <cpu_irq_leave_critical+0x22>
     1a2:	4b06      	ldr	r3, [pc, #24]	; (1bc <cpu_irq_leave_critical+0x28>)
     1a4:	781b      	ldrb	r3, [r3, #0]
     1a6:	2b00      	cmp	r3, #0
     1a8:	d005      	beq.n	1b6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1aa:	2201      	movs	r2, #1
     1ac:	4b04      	ldr	r3, [pc, #16]	; (1c0 <cpu_irq_leave_critical+0x2c>)
     1ae:	701a      	strb	r2, [r3, #0]
     1b0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     1b4:	b662      	cpsie	i
	}
}
     1b6:	4770      	bx	lr
     1b8:	20000028 	.word	0x20000028
     1bc:	2000002c 	.word	0x2000002c
     1c0:	20000008 	.word	0x20000008

000001c4 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     1c4:	b5f0      	push	{r4, r5, r6, r7, lr}
     1c6:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1c8:	ac01      	add	r4, sp, #4
     1ca:	2501      	movs	r5, #1
     1cc:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1ce:	2700      	movs	r7, #0
     1d0:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1d2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     1d4:	0021      	movs	r1, r4
     1d6:	203e      	movs	r0, #62	; 0x3e
     1d8:	4e06      	ldr	r6, [pc, #24]	; (1f4 <system_board_init+0x30>)
     1da:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1dc:	2280      	movs	r2, #128	; 0x80
     1de:	05d2      	lsls	r2, r2, #23
     1e0:	4b05      	ldr	r3, [pc, #20]	; (1f8 <system_board_init+0x34>)
     1e2:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     1e4:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     1e6:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     1e8:	0021      	movs	r1, r4
     1ea:	200f      	movs	r0, #15
     1ec:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     1ee:	b003      	add	sp, #12
     1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     1f2:	46c0      	nop			; (mov r8, r8)
     1f4:	000001fd 	.word	0x000001fd
     1f8:	41004480 	.word	0x41004480

000001fc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     1fc:	b500      	push	{lr}
     1fe:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     200:	ab01      	add	r3, sp, #4
     202:	2280      	movs	r2, #128	; 0x80
     204:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     206:	780a      	ldrb	r2, [r1, #0]
     208:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     20a:	784a      	ldrb	r2, [r1, #1]
     20c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     20e:	788a      	ldrb	r2, [r1, #2]
     210:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     212:	0019      	movs	r1, r3
     214:	4b01      	ldr	r3, [pc, #4]	; (21c <port_pin_set_config+0x20>)
     216:	4798      	blx	r3
}
     218:	b003      	add	sp, #12
     21a:	bd00      	pop	{pc}
     21c:	00000e65 	.word	0x00000e65

00000220 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     220:	b5f0      	push	{r4, r5, r6, r7, lr}
     222:	46de      	mov	lr, fp
     224:	4657      	mov	r7, sl
     226:	464e      	mov	r6, r9
     228:	4645      	mov	r5, r8
     22a:	b5e0      	push	{r5, r6, r7, lr}
     22c:	b087      	sub	sp, #28
     22e:	4680      	mov	r8, r0
     230:	9104      	str	r1, [sp, #16]
     232:	0016      	movs	r6, r2
     234:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     236:	2200      	movs	r2, #0
     238:	2300      	movs	r3, #0
     23a:	2100      	movs	r1, #0
     23c:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     23e:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     240:	2001      	movs	r0, #1
     242:	0021      	movs	r1, r4
     244:	9600      	str	r6, [sp, #0]
     246:	9701      	str	r7, [sp, #4]
     248:	465c      	mov	r4, fp
     24a:	9403      	str	r4, [sp, #12]
     24c:	4644      	mov	r4, r8
     24e:	9405      	str	r4, [sp, #20]
     250:	e013      	b.n	27a <long_division+0x5a>
     252:	2420      	movs	r4, #32
     254:	1a64      	subs	r4, r4, r1
     256:	0005      	movs	r5, r0
     258:	40e5      	lsrs	r5, r4
     25a:	46a8      	mov	r8, r5
     25c:	e014      	b.n	288 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     25e:	9c00      	ldr	r4, [sp, #0]
     260:	9d01      	ldr	r5, [sp, #4]
     262:	1b12      	subs	r2, r2, r4
     264:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     266:	465c      	mov	r4, fp
     268:	464d      	mov	r5, r9
     26a:	432c      	orrs	r4, r5
     26c:	46a3      	mov	fp, r4
     26e:	9c03      	ldr	r4, [sp, #12]
     270:	4645      	mov	r5, r8
     272:	432c      	orrs	r4, r5
     274:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     276:	3901      	subs	r1, #1
     278:	d325      	bcc.n	2c6 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     27a:	2420      	movs	r4, #32
     27c:	4264      	negs	r4, r4
     27e:	190c      	adds	r4, r1, r4
     280:	d4e7      	bmi.n	252 <long_division+0x32>
     282:	0005      	movs	r5, r0
     284:	40a5      	lsls	r5, r4
     286:	46a8      	mov	r8, r5
     288:	0004      	movs	r4, r0
     28a:	408c      	lsls	r4, r1
     28c:	46a1      	mov	r9, r4
		r = r << 1;
     28e:	1892      	adds	r2, r2, r2
     290:	415b      	adcs	r3, r3
     292:	0014      	movs	r4, r2
     294:	001d      	movs	r5, r3
		if (n & bit_shift) {
     296:	9e05      	ldr	r6, [sp, #20]
     298:	464f      	mov	r7, r9
     29a:	403e      	ands	r6, r7
     29c:	46b4      	mov	ip, r6
     29e:	9e04      	ldr	r6, [sp, #16]
     2a0:	4647      	mov	r7, r8
     2a2:	403e      	ands	r6, r7
     2a4:	46b2      	mov	sl, r6
     2a6:	4666      	mov	r6, ip
     2a8:	4657      	mov	r7, sl
     2aa:	433e      	orrs	r6, r7
     2ac:	d003      	beq.n	2b6 <long_division+0x96>
			r |= 0x01;
     2ae:	0006      	movs	r6, r0
     2b0:	4326      	orrs	r6, r4
     2b2:	0032      	movs	r2, r6
     2b4:	002b      	movs	r3, r5
		if (r >= d) {
     2b6:	9c00      	ldr	r4, [sp, #0]
     2b8:	9d01      	ldr	r5, [sp, #4]
     2ba:	429d      	cmp	r5, r3
     2bc:	d8db      	bhi.n	276 <long_division+0x56>
     2be:	d1ce      	bne.n	25e <long_division+0x3e>
     2c0:	4294      	cmp	r4, r2
     2c2:	d8d8      	bhi.n	276 <long_division+0x56>
     2c4:	e7cb      	b.n	25e <long_division+0x3e>
     2c6:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     2c8:	4658      	mov	r0, fp
     2ca:	0019      	movs	r1, r3
     2cc:	b007      	add	sp, #28
     2ce:	bc3c      	pop	{r2, r3, r4, r5}
     2d0:	4690      	mov	r8, r2
     2d2:	4699      	mov	r9, r3
     2d4:	46a2      	mov	sl, r4
     2d6:	46ab      	mov	fp, r5
     2d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

000002da <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     2da:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     2dc:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     2de:	2340      	movs	r3, #64	; 0x40
     2e0:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     2e2:	4281      	cmp	r1, r0
     2e4:	d202      	bcs.n	2ec <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     2e6:	0018      	movs	r0, r3
     2e8:	bd10      	pop	{r4, pc}
		baud_calculated++;
     2ea:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     2ec:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     2ee:	1c63      	adds	r3, r4, #1
     2f0:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     2f2:	4288      	cmp	r0, r1
     2f4:	d9f9      	bls.n	2ea <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     2f6:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     2f8:	2cff      	cmp	r4, #255	; 0xff
     2fa:	d8f4      	bhi.n	2e6 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     2fc:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     2fe:	2300      	movs	r3, #0
     300:	e7f1      	b.n	2e6 <_sercom_get_sync_baud_val+0xc>
	...

00000304 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     304:	b5f0      	push	{r4, r5, r6, r7, lr}
     306:	b083      	sub	sp, #12
     308:	000f      	movs	r7, r1
     30a:	0016      	movs	r6, r2
     30c:	aa08      	add	r2, sp, #32
     30e:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     310:	0004      	movs	r4, r0
     312:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     314:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     316:	42bc      	cmp	r4, r7
     318:	d902      	bls.n	320 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     31a:	0010      	movs	r0, r2
     31c:	b003      	add	sp, #12
     31e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     320:	2b00      	cmp	r3, #0
     322:	d114      	bne.n	34e <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     324:	0002      	movs	r2, r0
     326:	0008      	movs	r0, r1
     328:	2100      	movs	r1, #0
     32a:	4c19      	ldr	r4, [pc, #100]	; (390 <_sercom_get_async_baud_val+0x8c>)
     32c:	47a0      	blx	r4
     32e:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     330:	003a      	movs	r2, r7
     332:	2300      	movs	r3, #0
     334:	2000      	movs	r0, #0
     336:	4c17      	ldr	r4, [pc, #92]	; (394 <_sercom_get_async_baud_val+0x90>)
     338:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     33a:	2200      	movs	r2, #0
     33c:	2301      	movs	r3, #1
     33e:	1a12      	subs	r2, r2, r0
     340:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     342:	0c12      	lsrs	r2, r2, #16
     344:	041b      	lsls	r3, r3, #16
     346:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     348:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     34a:	2200      	movs	r2, #0
     34c:	e7e5      	b.n	31a <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     34e:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     350:	2b01      	cmp	r3, #1
     352:	d1f9      	bne.n	348 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     354:	000a      	movs	r2, r1
     356:	2300      	movs	r3, #0
     358:	2100      	movs	r1, #0
     35a:	4c0d      	ldr	r4, [pc, #52]	; (390 <_sercom_get_async_baud_val+0x8c>)
     35c:	47a0      	blx	r4
     35e:	0002      	movs	r2, r0
     360:	000b      	movs	r3, r1
     362:	9200      	str	r2, [sp, #0]
     364:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     366:	0038      	movs	r0, r7
     368:	2100      	movs	r1, #0
     36a:	4c0a      	ldr	r4, [pc, #40]	; (394 <_sercom_get_async_baud_val+0x90>)
     36c:	47a0      	blx	r4
     36e:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     370:	2380      	movs	r3, #128	; 0x80
     372:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     374:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     376:	4298      	cmp	r0, r3
     378:	d8cf      	bhi.n	31a <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     37a:	0f79      	lsrs	r1, r7, #29
     37c:	00f8      	lsls	r0, r7, #3
     37e:	9a00      	ldr	r2, [sp, #0]
     380:	9b01      	ldr	r3, [sp, #4]
     382:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     384:	00ea      	lsls	r2, r5, #3
     386:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     388:	b2d2      	uxtb	r2, r2
     38a:	0352      	lsls	r2, r2, #13
     38c:	432a      	orrs	r2, r5
     38e:	e7db      	b.n	348 <_sercom_get_async_baud_val+0x44>
     390:	00001725 	.word	0x00001725
     394:	00000221 	.word	0x00000221

00000398 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     398:	b510      	push	{r4, lr}
     39a:	b082      	sub	sp, #8
     39c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     39e:	4b0e      	ldr	r3, [pc, #56]	; (3d8 <sercom_set_gclk_generator+0x40>)
     3a0:	781b      	ldrb	r3, [r3, #0]
     3a2:	2b00      	cmp	r3, #0
     3a4:	d007      	beq.n	3b6 <sercom_set_gclk_generator+0x1e>
     3a6:	2900      	cmp	r1, #0
     3a8:	d105      	bne.n	3b6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     3aa:	4b0b      	ldr	r3, [pc, #44]	; (3d8 <sercom_set_gclk_generator+0x40>)
     3ac:	785b      	ldrb	r3, [r3, #1]
     3ae:	4283      	cmp	r3, r0
     3b0:	d010      	beq.n	3d4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3b2:	201d      	movs	r0, #29
     3b4:	e00c      	b.n	3d0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     3b6:	a901      	add	r1, sp, #4
     3b8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     3ba:	2013      	movs	r0, #19
     3bc:	4b07      	ldr	r3, [pc, #28]	; (3dc <sercom_set_gclk_generator+0x44>)
     3be:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     3c0:	2013      	movs	r0, #19
     3c2:	4b07      	ldr	r3, [pc, #28]	; (3e0 <sercom_set_gclk_generator+0x48>)
     3c4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     3c6:	4b04      	ldr	r3, [pc, #16]	; (3d8 <sercom_set_gclk_generator+0x40>)
     3c8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     3ca:	2201      	movs	r2, #1
     3cc:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     3ce:	2000      	movs	r0, #0
}
     3d0:	b002      	add	sp, #8
     3d2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     3d4:	2000      	movs	r0, #0
     3d6:	e7fb      	b.n	3d0 <sercom_set_gclk_generator+0x38>
     3d8:	20000030 	.word	0x20000030
     3dc:	00000d6d 	.word	0x00000d6d
     3e0:	00000ce1 	.word	0x00000ce1

000003e4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     3e4:	4b40      	ldr	r3, [pc, #256]	; (4e8 <_sercom_get_default_pad+0x104>)
     3e6:	4298      	cmp	r0, r3
     3e8:	d031      	beq.n	44e <_sercom_get_default_pad+0x6a>
     3ea:	d90a      	bls.n	402 <_sercom_get_default_pad+0x1e>
     3ec:	4b3f      	ldr	r3, [pc, #252]	; (4ec <_sercom_get_default_pad+0x108>)
     3ee:	4298      	cmp	r0, r3
     3f0:	d04d      	beq.n	48e <_sercom_get_default_pad+0xaa>
     3f2:	4b3f      	ldr	r3, [pc, #252]	; (4f0 <_sercom_get_default_pad+0x10c>)
     3f4:	4298      	cmp	r0, r3
     3f6:	d05a      	beq.n	4ae <_sercom_get_default_pad+0xca>
     3f8:	4b3e      	ldr	r3, [pc, #248]	; (4f4 <_sercom_get_default_pad+0x110>)
     3fa:	4298      	cmp	r0, r3
     3fc:	d037      	beq.n	46e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     3fe:	2000      	movs	r0, #0
}
     400:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     402:	4b3d      	ldr	r3, [pc, #244]	; (4f8 <_sercom_get_default_pad+0x114>)
     404:	4298      	cmp	r0, r3
     406:	d00c      	beq.n	422 <_sercom_get_default_pad+0x3e>
     408:	4b3c      	ldr	r3, [pc, #240]	; (4fc <_sercom_get_default_pad+0x118>)
     40a:	4298      	cmp	r0, r3
     40c:	d1f7      	bne.n	3fe <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     40e:	2901      	cmp	r1, #1
     410:	d017      	beq.n	442 <_sercom_get_default_pad+0x5e>
     412:	2900      	cmp	r1, #0
     414:	d05d      	beq.n	4d2 <_sercom_get_default_pad+0xee>
     416:	2902      	cmp	r1, #2
     418:	d015      	beq.n	446 <_sercom_get_default_pad+0x62>
     41a:	2903      	cmp	r1, #3
     41c:	d015      	beq.n	44a <_sercom_get_default_pad+0x66>
	return 0;
     41e:	2000      	movs	r0, #0
     420:	e7ee      	b.n	400 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     422:	2901      	cmp	r1, #1
     424:	d007      	beq.n	436 <_sercom_get_default_pad+0x52>
     426:	2900      	cmp	r1, #0
     428:	d051      	beq.n	4ce <_sercom_get_default_pad+0xea>
     42a:	2902      	cmp	r1, #2
     42c:	d005      	beq.n	43a <_sercom_get_default_pad+0x56>
     42e:	2903      	cmp	r1, #3
     430:	d005      	beq.n	43e <_sercom_get_default_pad+0x5a>
	return 0;
     432:	2000      	movs	r0, #0
     434:	e7e4      	b.n	400 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     436:	4832      	ldr	r0, [pc, #200]	; (500 <_sercom_get_default_pad+0x11c>)
     438:	e7e2      	b.n	400 <_sercom_get_default_pad+0x1c>
     43a:	4832      	ldr	r0, [pc, #200]	; (504 <_sercom_get_default_pad+0x120>)
     43c:	e7e0      	b.n	400 <_sercom_get_default_pad+0x1c>
     43e:	4832      	ldr	r0, [pc, #200]	; (508 <_sercom_get_default_pad+0x124>)
     440:	e7de      	b.n	400 <_sercom_get_default_pad+0x1c>
     442:	4832      	ldr	r0, [pc, #200]	; (50c <_sercom_get_default_pad+0x128>)
     444:	e7dc      	b.n	400 <_sercom_get_default_pad+0x1c>
     446:	4832      	ldr	r0, [pc, #200]	; (510 <_sercom_get_default_pad+0x12c>)
     448:	e7da      	b.n	400 <_sercom_get_default_pad+0x1c>
     44a:	4832      	ldr	r0, [pc, #200]	; (514 <_sercom_get_default_pad+0x130>)
     44c:	e7d8      	b.n	400 <_sercom_get_default_pad+0x1c>
     44e:	2901      	cmp	r1, #1
     450:	d007      	beq.n	462 <_sercom_get_default_pad+0x7e>
     452:	2900      	cmp	r1, #0
     454:	d03f      	beq.n	4d6 <_sercom_get_default_pad+0xf2>
     456:	2902      	cmp	r1, #2
     458:	d005      	beq.n	466 <_sercom_get_default_pad+0x82>
     45a:	2903      	cmp	r1, #3
     45c:	d005      	beq.n	46a <_sercom_get_default_pad+0x86>
	return 0;
     45e:	2000      	movs	r0, #0
     460:	e7ce      	b.n	400 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     462:	482d      	ldr	r0, [pc, #180]	; (518 <_sercom_get_default_pad+0x134>)
     464:	e7cc      	b.n	400 <_sercom_get_default_pad+0x1c>
     466:	482d      	ldr	r0, [pc, #180]	; (51c <_sercom_get_default_pad+0x138>)
     468:	e7ca      	b.n	400 <_sercom_get_default_pad+0x1c>
     46a:	482d      	ldr	r0, [pc, #180]	; (520 <_sercom_get_default_pad+0x13c>)
     46c:	e7c8      	b.n	400 <_sercom_get_default_pad+0x1c>
     46e:	2901      	cmp	r1, #1
     470:	d007      	beq.n	482 <_sercom_get_default_pad+0x9e>
     472:	2900      	cmp	r1, #0
     474:	d031      	beq.n	4da <_sercom_get_default_pad+0xf6>
     476:	2902      	cmp	r1, #2
     478:	d005      	beq.n	486 <_sercom_get_default_pad+0xa2>
     47a:	2903      	cmp	r1, #3
     47c:	d005      	beq.n	48a <_sercom_get_default_pad+0xa6>
	return 0;
     47e:	2000      	movs	r0, #0
     480:	e7be      	b.n	400 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     482:	4828      	ldr	r0, [pc, #160]	; (524 <_sercom_get_default_pad+0x140>)
     484:	e7bc      	b.n	400 <_sercom_get_default_pad+0x1c>
     486:	4828      	ldr	r0, [pc, #160]	; (528 <_sercom_get_default_pad+0x144>)
     488:	e7ba      	b.n	400 <_sercom_get_default_pad+0x1c>
     48a:	4828      	ldr	r0, [pc, #160]	; (52c <_sercom_get_default_pad+0x148>)
     48c:	e7b8      	b.n	400 <_sercom_get_default_pad+0x1c>
     48e:	2901      	cmp	r1, #1
     490:	d007      	beq.n	4a2 <_sercom_get_default_pad+0xbe>
     492:	2900      	cmp	r1, #0
     494:	d023      	beq.n	4de <_sercom_get_default_pad+0xfa>
     496:	2902      	cmp	r1, #2
     498:	d005      	beq.n	4a6 <_sercom_get_default_pad+0xc2>
     49a:	2903      	cmp	r1, #3
     49c:	d005      	beq.n	4aa <_sercom_get_default_pad+0xc6>
	return 0;
     49e:	2000      	movs	r0, #0
     4a0:	e7ae      	b.n	400 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4a2:	4823      	ldr	r0, [pc, #140]	; (530 <_sercom_get_default_pad+0x14c>)
     4a4:	e7ac      	b.n	400 <_sercom_get_default_pad+0x1c>
     4a6:	4823      	ldr	r0, [pc, #140]	; (534 <_sercom_get_default_pad+0x150>)
     4a8:	e7aa      	b.n	400 <_sercom_get_default_pad+0x1c>
     4aa:	4823      	ldr	r0, [pc, #140]	; (538 <_sercom_get_default_pad+0x154>)
     4ac:	e7a8      	b.n	400 <_sercom_get_default_pad+0x1c>
     4ae:	2901      	cmp	r1, #1
     4b0:	d007      	beq.n	4c2 <_sercom_get_default_pad+0xde>
     4b2:	2900      	cmp	r1, #0
     4b4:	d015      	beq.n	4e2 <_sercom_get_default_pad+0xfe>
     4b6:	2902      	cmp	r1, #2
     4b8:	d005      	beq.n	4c6 <_sercom_get_default_pad+0xe2>
     4ba:	2903      	cmp	r1, #3
     4bc:	d005      	beq.n	4ca <_sercom_get_default_pad+0xe6>
	return 0;
     4be:	2000      	movs	r0, #0
     4c0:	e79e      	b.n	400 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4c2:	481e      	ldr	r0, [pc, #120]	; (53c <_sercom_get_default_pad+0x158>)
     4c4:	e79c      	b.n	400 <_sercom_get_default_pad+0x1c>
     4c6:	481e      	ldr	r0, [pc, #120]	; (540 <_sercom_get_default_pad+0x15c>)
     4c8:	e79a      	b.n	400 <_sercom_get_default_pad+0x1c>
     4ca:	481e      	ldr	r0, [pc, #120]	; (544 <_sercom_get_default_pad+0x160>)
     4cc:	e798      	b.n	400 <_sercom_get_default_pad+0x1c>
     4ce:	481e      	ldr	r0, [pc, #120]	; (548 <_sercom_get_default_pad+0x164>)
     4d0:	e796      	b.n	400 <_sercom_get_default_pad+0x1c>
     4d2:	2003      	movs	r0, #3
     4d4:	e794      	b.n	400 <_sercom_get_default_pad+0x1c>
     4d6:	481d      	ldr	r0, [pc, #116]	; (54c <_sercom_get_default_pad+0x168>)
     4d8:	e792      	b.n	400 <_sercom_get_default_pad+0x1c>
     4da:	481d      	ldr	r0, [pc, #116]	; (550 <_sercom_get_default_pad+0x16c>)
     4dc:	e790      	b.n	400 <_sercom_get_default_pad+0x1c>
     4de:	481d      	ldr	r0, [pc, #116]	; (554 <_sercom_get_default_pad+0x170>)
     4e0:	e78e      	b.n	400 <_sercom_get_default_pad+0x1c>
     4e2:	481d      	ldr	r0, [pc, #116]	; (558 <_sercom_get_default_pad+0x174>)
     4e4:	e78c      	b.n	400 <_sercom_get_default_pad+0x1c>
     4e6:	46c0      	nop			; (mov r8, r8)
     4e8:	42001000 	.word	0x42001000
     4ec:	42001800 	.word	0x42001800
     4f0:	42001c00 	.word	0x42001c00
     4f4:	42001400 	.word	0x42001400
     4f8:	42000800 	.word	0x42000800
     4fc:	42000c00 	.word	0x42000c00
     500:	00050003 	.word	0x00050003
     504:	00060003 	.word	0x00060003
     508:	00070003 	.word	0x00070003
     50c:	00010003 	.word	0x00010003
     510:	001e0003 	.word	0x001e0003
     514:	001f0003 	.word	0x001f0003
     518:	00090003 	.word	0x00090003
     51c:	000a0003 	.word	0x000a0003
     520:	000b0003 	.word	0x000b0003
     524:	00110003 	.word	0x00110003
     528:	00120003 	.word	0x00120003
     52c:	00130003 	.word	0x00130003
     530:	000d0003 	.word	0x000d0003
     534:	000e0003 	.word	0x000e0003
     538:	000f0003 	.word	0x000f0003
     53c:	00170003 	.word	0x00170003
     540:	00180003 	.word	0x00180003
     544:	00190003 	.word	0x00190003
     548:	00040003 	.word	0x00040003
     54c:	00080003 	.word	0x00080003
     550:	00100003 	.word	0x00100003
     554:	000c0003 	.word	0x000c0003
     558:	00160003 	.word	0x00160003

0000055c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     55c:	b530      	push	{r4, r5, lr}
     55e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     560:	4b0b      	ldr	r3, [pc, #44]	; (590 <_sercom_get_sercom_inst_index+0x34>)
     562:	466a      	mov	r2, sp
     564:	cb32      	ldmia	r3!, {r1, r4, r5}
     566:	c232      	stmia	r2!, {r1, r4, r5}
     568:	cb32      	ldmia	r3!, {r1, r4, r5}
     56a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     56c:	9b00      	ldr	r3, [sp, #0]
     56e:	4283      	cmp	r3, r0
     570:	d00b      	beq.n	58a <_sercom_get_sercom_inst_index+0x2e>
     572:	2301      	movs	r3, #1
     574:	009a      	lsls	r2, r3, #2
     576:	4669      	mov	r1, sp
     578:	5852      	ldr	r2, [r2, r1]
     57a:	4282      	cmp	r2, r0
     57c:	d006      	beq.n	58c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     57e:	3301      	adds	r3, #1
     580:	2b06      	cmp	r3, #6
     582:	d1f7      	bne.n	574 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     584:	2000      	movs	r0, #0
}
     586:	b007      	add	sp, #28
     588:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     58a:	2300      	movs	r3, #0
			return i;
     58c:	b2d8      	uxtb	r0, r3
     58e:	e7fa      	b.n	586 <_sercom_get_sercom_inst_index+0x2a>
     590:	000017c0 	.word	0x000017c0

00000594 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     594:	b5f0      	push	{r4, r5, r6, r7, lr}
     596:	46de      	mov	lr, fp
     598:	4657      	mov	r7, sl
     59a:	464e      	mov	r6, r9
     59c:	4645      	mov	r5, r8
     59e:	b5e0      	push	{r5, r6, r7, lr}
     5a0:	b091      	sub	sp, #68	; 0x44
     5a2:	0005      	movs	r5, r0
     5a4:	000c      	movs	r4, r1
     5a6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     5a8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     5aa:	0008      	movs	r0, r1
     5ac:	4bad      	ldr	r3, [pc, #692]	; (864 <usart_init+0x2d0>)
     5ae:	4798      	blx	r3
     5b0:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     5b2:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     5b4:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     5b6:	07db      	lsls	r3, r3, #31
     5b8:	d506      	bpl.n	5c8 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     5ba:	b011      	add	sp, #68	; 0x44
     5bc:	bc3c      	pop	{r2, r3, r4, r5}
     5be:	4690      	mov	r8, r2
     5c0:	4699      	mov	r9, r3
     5c2:	46a2      	mov	sl, r4
     5c4:	46ab      	mov	fp, r5
     5c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     5c8:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     5ca:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     5cc:	079b      	lsls	r3, r3, #30
     5ce:	d4f4      	bmi.n	5ba <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     5d0:	49a5      	ldr	r1, [pc, #660]	; (868 <usart_init+0x2d4>)
     5d2:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     5d4:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     5d6:	2301      	movs	r3, #1
     5d8:	40bb      	lsls	r3, r7
     5da:	4303      	orrs	r3, r0
     5dc:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     5de:	a90f      	add	r1, sp, #60	; 0x3c
     5e0:	272d      	movs	r7, #45	; 0x2d
     5e2:	5df3      	ldrb	r3, [r6, r7]
     5e4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     5e6:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     5e8:	b2d3      	uxtb	r3, r2
     5ea:	9302      	str	r3, [sp, #8]
     5ec:	0018      	movs	r0, r3
     5ee:	4b9f      	ldr	r3, [pc, #636]	; (86c <usart_init+0x2d8>)
     5f0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     5f2:	9802      	ldr	r0, [sp, #8]
     5f4:	4b9e      	ldr	r3, [pc, #632]	; (870 <usart_init+0x2dc>)
     5f6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     5f8:	5df0      	ldrb	r0, [r6, r7]
     5fa:	2100      	movs	r1, #0
     5fc:	4b9d      	ldr	r3, [pc, #628]	; (874 <usart_init+0x2e0>)
     5fe:	4798      	blx	r3
	module->character_size = config->character_size;
     600:	7af3      	ldrb	r3, [r6, #11]
     602:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     604:	2324      	movs	r3, #36	; 0x24
     606:	5cf3      	ldrb	r3, [r6, r3]
     608:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     60a:	2325      	movs	r3, #37	; 0x25
     60c:	5cf3      	ldrb	r3, [r6, r3]
     60e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     610:	7ef3      	ldrb	r3, [r6, #27]
     612:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     614:	7f33      	ldrb	r3, [r6, #28]
     616:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     618:	682b      	ldr	r3, [r5, #0]
     61a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     61c:	0018      	movs	r0, r3
     61e:	4b91      	ldr	r3, [pc, #580]	; (864 <usart_init+0x2d0>)
     620:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     622:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     624:	2200      	movs	r2, #0
     626:	230e      	movs	r3, #14
     628:	a906      	add	r1, sp, #24
     62a:	468c      	mov	ip, r1
     62c:	4463      	add	r3, ip
     62e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     630:	8a32      	ldrh	r2, [r6, #16]
     632:	9202      	str	r2, [sp, #8]
     634:	2380      	movs	r3, #128	; 0x80
     636:	01db      	lsls	r3, r3, #7
     638:	429a      	cmp	r2, r3
     63a:	d100      	bne.n	63e <usart_init+0xaa>
     63c:	e09f      	b.n	77e <usart_init+0x1ea>
     63e:	d90f      	bls.n	660 <usart_init+0xcc>
     640:	23c0      	movs	r3, #192	; 0xc0
     642:	01db      	lsls	r3, r3, #7
     644:	9a02      	ldr	r2, [sp, #8]
     646:	429a      	cmp	r2, r3
     648:	d100      	bne.n	64c <usart_init+0xb8>
     64a:	e093      	b.n	774 <usart_init+0x1e0>
     64c:	2380      	movs	r3, #128	; 0x80
     64e:	021b      	lsls	r3, r3, #8
     650:	429a      	cmp	r2, r3
     652:	d000      	beq.n	656 <usart_init+0xc2>
     654:	e101      	b.n	85a <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     656:	2303      	movs	r3, #3
     658:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     65a:	2300      	movs	r3, #0
     65c:	9307      	str	r3, [sp, #28]
     65e:	e008      	b.n	672 <usart_init+0xde>
	switch (config->sample_rate) {
     660:	2380      	movs	r3, #128	; 0x80
     662:	019b      	lsls	r3, r3, #6
     664:	429a      	cmp	r2, r3
     666:	d000      	beq.n	66a <usart_init+0xd6>
     668:	e0f7      	b.n	85a <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     66a:	2310      	movs	r3, #16
     66c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     66e:	3b0f      	subs	r3, #15
     670:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     672:	6833      	ldr	r3, [r6, #0]
     674:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
     676:	68f3      	ldr	r3, [r6, #12]
     678:	9304      	str	r3, [sp, #16]
		config->sample_adjustment |
     67a:	6973      	ldr	r3, [r6, #20]
     67c:	469a      	mov	sl, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     67e:	7e33      	ldrb	r3, [r6, #24]
     680:	9305      	str	r3, [sp, #20]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     682:	2326      	movs	r3, #38	; 0x26
     684:	5cf3      	ldrb	r3, [r6, r3]
     686:	9303      	str	r3, [sp, #12]
	transfer_mode = (uint32_t)config->transfer_mode;
     688:	6873      	ldr	r3, [r6, #4]
     68a:	4699      	mov	r9, r3
	switch (transfer_mode)
     68c:	2b00      	cmp	r3, #0
     68e:	d100      	bne.n	692 <usart_init+0xfe>
     690:	e0a1      	b.n	7d6 <usart_init+0x242>
     692:	2380      	movs	r3, #128	; 0x80
     694:	055b      	lsls	r3, r3, #21
     696:	4599      	cmp	r9, r3
     698:	d100      	bne.n	69c <usart_init+0x108>
     69a:	e085      	b.n	7a8 <usart_init+0x214>
	if(config->encoding_format_enable) {
     69c:	7e73      	ldrb	r3, [r6, #25]
     69e:	2b00      	cmp	r3, #0
     6a0:	d002      	beq.n	6a8 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     6a2:	7eb3      	ldrb	r3, [r6, #26]
     6a4:	4642      	mov	r2, r8
     6a6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     6a8:	682a      	ldr	r2, [r5, #0]
     6aa:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     6ac:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     6ae:	2b00      	cmp	r3, #0
     6b0:	d1fc      	bne.n	6ac <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
     6b2:	330e      	adds	r3, #14
     6b4:	aa06      	add	r2, sp, #24
     6b6:	4694      	mov	ip, r2
     6b8:	4463      	add	r3, ip
     6ba:	881b      	ldrh	r3, [r3, #0]
     6bc:	4642      	mov	r2, r8
     6be:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     6c0:	465b      	mov	r3, fp
     6c2:	9a04      	ldr	r2, [sp, #16]
     6c4:	4313      	orrs	r3, r2
     6c6:	4652      	mov	r2, sl
     6c8:	4313      	orrs	r3, r2
     6ca:	464a      	mov	r2, r9
     6cc:	4313      	orrs	r3, r2
     6ce:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     6d0:	9b05      	ldr	r3, [sp, #20]
     6d2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     6d4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     6d6:	9b03      	ldr	r3, [sp, #12]
     6d8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     6da:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     6dc:	2327      	movs	r3, #39	; 0x27
     6de:	5cf3      	ldrb	r3, [r6, r3]
     6e0:	2b00      	cmp	r3, #0
     6e2:	d101      	bne.n	6e8 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     6e4:	3304      	adds	r3, #4
     6e6:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6e8:	7e73      	ldrb	r3, [r6, #25]
     6ea:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6ec:	7f32      	ldrb	r2, [r6, #28]
     6ee:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6f0:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6f2:	7f72      	ldrb	r2, [r6, #29]
     6f4:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6f6:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6f8:	2224      	movs	r2, #36	; 0x24
     6fa:	5cb2      	ldrb	r2, [r6, r2]
     6fc:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6fe:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     700:	2225      	movs	r2, #37	; 0x25
     702:	5cb2      	ldrb	r2, [r6, r2]
     704:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     706:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     708:	7ab1      	ldrb	r1, [r6, #10]
     70a:	7af2      	ldrb	r2, [r6, #11]
     70c:	4311      	orrs	r1, r2
     70e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     710:	8933      	ldrh	r3, [r6, #8]
     712:	2bff      	cmp	r3, #255	; 0xff
     714:	d100      	bne.n	718 <usart_init+0x184>
     716:	e082      	b.n	81e <usart_init+0x28a>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     718:	2280      	movs	r2, #128	; 0x80
     71a:	0452      	lsls	r2, r2, #17
     71c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     71e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     720:	232c      	movs	r3, #44	; 0x2c
     722:	5cf3      	ldrb	r3, [r6, r3]
     724:	2b00      	cmp	r3, #0
     726:	d103      	bne.n	730 <usart_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     728:	4b53      	ldr	r3, [pc, #332]	; (878 <usart_init+0x2e4>)
     72a:	789b      	ldrb	r3, [r3, #2]
     72c:	079b      	lsls	r3, r3, #30
     72e:	d501      	bpl.n	734 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     730:	2380      	movs	r3, #128	; 0x80
     732:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     734:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     736:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     738:	2b00      	cmp	r3, #0
     73a:	d1fc      	bne.n	736 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
     73c:	4643      	mov	r3, r8
     73e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     740:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     742:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     744:	2b00      	cmp	r3, #0
     746:	d1fc      	bne.n	742 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
     748:	4643      	mov	r3, r8
     74a:	601f      	str	r7, [r3, #0]
     74c:	ab0e      	add	r3, sp, #56	; 0x38
     74e:	2280      	movs	r2, #128	; 0x80
     750:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     752:	2200      	movs	r2, #0
     754:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     756:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     758:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     75a:	6b33      	ldr	r3, [r6, #48]	; 0x30
     75c:	930a      	str	r3, [sp, #40]	; 0x28
     75e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     760:	930b      	str	r3, [sp, #44]	; 0x2c
     762:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     764:	930c      	str	r3, [sp, #48]	; 0x30
     766:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     768:	9302      	str	r3, [sp, #8]
     76a:	930d      	str	r3, [sp, #52]	; 0x34
     76c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     76e:	ad0a      	add	r5, sp, #40	; 0x28
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     770:	4e42      	ldr	r6, [pc, #264]	; (87c <usart_init+0x2e8>)
     772:	e063      	b.n	83c <usart_init+0x2a8>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     774:	2308      	movs	r3, #8
     776:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     778:	3b07      	subs	r3, #7
     77a:	9307      	str	r3, [sp, #28]
     77c:	e779      	b.n	672 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     77e:	6833      	ldr	r3, [r6, #0]
     780:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
     782:	68f3      	ldr	r3, [r6, #12]
     784:	9304      	str	r3, [sp, #16]
		config->sample_adjustment |
     786:	6973      	ldr	r3, [r6, #20]
     788:	469a      	mov	sl, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     78a:	7e33      	ldrb	r3, [r6, #24]
     78c:	9305      	str	r3, [sp, #20]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     78e:	2326      	movs	r3, #38	; 0x26
     790:	5cf3      	ldrb	r3, [r6, r3]
     792:	9303      	str	r3, [sp, #12]
	transfer_mode = (uint32_t)config->transfer_mode;
     794:	6873      	ldr	r3, [r6, #4]
     796:	4699      	mov	r9, r3
	switch (transfer_mode)
     798:	2b00      	cmp	r3, #0
     79a:	d018      	beq.n	7ce <usart_init+0x23a>
     79c:	2380      	movs	r3, #128	; 0x80
     79e:	055b      	lsls	r3, r3, #21
     7a0:	4599      	cmp	r9, r3
     7a2:	d001      	beq.n	7a8 <usart_init+0x214>
	enum status_code status_code = STATUS_OK;
     7a4:	2000      	movs	r0, #0
     7a6:	e025      	b.n	7f4 <usart_init+0x260>
			if (!config->use_external_clock) {
     7a8:	2327      	movs	r3, #39	; 0x27
     7aa:	5cf3      	ldrb	r3, [r6, r3]
     7ac:	2b00      	cmp	r3, #0
     7ae:	d000      	beq.n	7b2 <usart_init+0x21e>
     7b0:	e774      	b.n	69c <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     7b2:	6a33      	ldr	r3, [r6, #32]
     7b4:	001f      	movs	r7, r3
     7b6:	b2c0      	uxtb	r0, r0
     7b8:	4b31      	ldr	r3, [pc, #196]	; (880 <usart_init+0x2ec>)
     7ba:	4798      	blx	r3
     7bc:	0001      	movs	r1, r0
     7be:	220e      	movs	r2, #14
     7c0:	ab06      	add	r3, sp, #24
     7c2:	469c      	mov	ip, r3
     7c4:	4462      	add	r2, ip
     7c6:	0038      	movs	r0, r7
     7c8:	4b2e      	ldr	r3, [pc, #184]	; (884 <usart_init+0x2f0>)
     7ca:	4798      	blx	r3
     7cc:	e012      	b.n	7f4 <usart_init+0x260>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     7ce:	2308      	movs	r3, #8
     7d0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     7d2:	2300      	movs	r3, #0
     7d4:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     7d6:	2327      	movs	r3, #39	; 0x27
     7d8:	5cf3      	ldrb	r3, [r6, r3]
     7da:	2b00      	cmp	r3, #0
     7dc:	d00e      	beq.n	7fc <usart_init+0x268>
				status_code =
     7de:	9b06      	ldr	r3, [sp, #24]
     7e0:	9300      	str	r3, [sp, #0]
     7e2:	9b07      	ldr	r3, [sp, #28]
     7e4:	220e      	movs	r2, #14
     7e6:	a906      	add	r1, sp, #24
     7e8:	468c      	mov	ip, r1
     7ea:	4462      	add	r2, ip
     7ec:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     7ee:	6a30      	ldr	r0, [r6, #32]
     7f0:	4f25      	ldr	r7, [pc, #148]	; (888 <usart_init+0x2f4>)
     7f2:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     7f4:	2800      	cmp	r0, #0
     7f6:	d000      	beq.n	7fa <usart_init+0x266>
     7f8:	e6df      	b.n	5ba <usart_init+0x26>
     7fa:	e74f      	b.n	69c <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     7fc:	6a33      	ldr	r3, [r6, #32]
     7fe:	001f      	movs	r7, r3
     800:	b2c0      	uxtb	r0, r0
     802:	4b1f      	ldr	r3, [pc, #124]	; (880 <usart_init+0x2ec>)
     804:	4798      	blx	r3
     806:	0001      	movs	r1, r0
				status_code =
     808:	9b06      	ldr	r3, [sp, #24]
     80a:	9300      	str	r3, [sp, #0]
     80c:	9b07      	ldr	r3, [sp, #28]
     80e:	220e      	movs	r2, #14
     810:	a806      	add	r0, sp, #24
     812:	4684      	mov	ip, r0
     814:	4462      	add	r2, ip
     816:	0038      	movs	r0, r7
     818:	4f1b      	ldr	r7, [pc, #108]	; (888 <usart_init+0x2f4>)
     81a:	47b8      	blx	r7
     81c:	e7ea      	b.n	7f4 <usart_init+0x260>
		if(config->lin_slave_enable) {
     81e:	7ef3      	ldrb	r3, [r6, #27]
     820:	2b00      	cmp	r3, #0
     822:	d100      	bne.n	826 <usart_init+0x292>
     824:	e77c      	b.n	720 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     826:	2380      	movs	r3, #128	; 0x80
     828:	04db      	lsls	r3, r3, #19
     82a:	431f      	orrs	r7, r3
     82c:	e778      	b.n	720 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     82e:	0020      	movs	r0, r4
     830:	4b16      	ldr	r3, [pc, #88]	; (88c <usart_init+0x2f8>)
     832:	4798      	blx	r3
     834:	e007      	b.n	846 <usart_init+0x2b2>
     836:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     838:	2f04      	cmp	r7, #4
     83a:	d00c      	beq.n	856 <usart_init+0x2c2>
     83c:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     83e:	00bb      	lsls	r3, r7, #2
     840:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
     842:	2800      	cmp	r0, #0
     844:	d0f3      	beq.n	82e <usart_init+0x29a>
		if (current_pinmux != PINMUX_UNUSED) {
     846:	1c43      	adds	r3, r0, #1
     848:	d0f5      	beq.n	836 <usart_init+0x2a2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     84a:	a90e      	add	r1, sp, #56	; 0x38
     84c:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     84e:	0c00      	lsrs	r0, r0, #16
     850:	b2c0      	uxtb	r0, r0
     852:	47b0      	blx	r6
     854:	e7ef      	b.n	836 <usart_init+0x2a2>
	return status_code;
     856:	2000      	movs	r0, #0
     858:	e6af      	b.n	5ba <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     85a:	2310      	movs	r3, #16
     85c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     85e:	2300      	movs	r3, #0
     860:	9307      	str	r3, [sp, #28]
     862:	e706      	b.n	672 <usart_init+0xde>
     864:	0000055d 	.word	0x0000055d
     868:	40000400 	.word	0x40000400
     86c:	00000d6d 	.word	0x00000d6d
     870:	00000ce1 	.word	0x00000ce1
     874:	00000399 	.word	0x00000399
     878:	41002000 	.word	0x41002000
     87c:	00000e65 	.word	0x00000e65
     880:	00000d89 	.word	0x00000d89
     884:	000002db 	.word	0x000002db
     888:	00000305 	.word	0x00000305
     88c:	000003e5 	.word	0x000003e5

00000890 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     890:	79c3      	ldrb	r3, [r0, #7]
		return STATUS_ERR_DENIED;
     892:	221c      	movs	r2, #28
	if (!(module->transmitter_enabled)) {
     894:	2b00      	cmp	r3, #0
     896:	d101      	bne.n	89c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     898:	0010      	movs	r0, r2
     89a:	4770      	bx	lr
	SercomUsart *const usart_hw = &(module->hw->USART);
     89c:	6803      	ldr	r3, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE)) {
     89e:	7e18      	ldrb	r0, [r3, #24]
		return STATUS_BUSY;
     8a0:	3a17      	subs	r2, #23
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE)) {
     8a2:	07c0      	lsls	r0, r0, #31
     8a4:	d5f8      	bpl.n	898 <usart_write_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
     8a6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
     8a8:	2a00      	cmp	r2, #0
     8aa:	d1fc      	bne.n	8a6 <usart_write_wait+0x16>
	usart_hw->DATA.reg = tx_data;
     8ac:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     8ae:	2102      	movs	r1, #2
     8b0:	7e1a      	ldrb	r2, [r3, #24]
     8b2:	420a      	tst	r2, r1
     8b4:	d0fc      	beq.n	8b0 <usart_write_wait+0x20>
	return STATUS_OK;
     8b6:	2200      	movs	r2, #0
     8b8:	e7ee      	b.n	898 <usart_write_wait+0x8>

000008ba <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     8ba:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     8bc:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
     8be:	2a00      	cmp	r2, #0
     8c0:	d101      	bne.n	8c6 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
     8c2:	0018      	movs	r0, r3
     8c4:	4770      	bx	lr
	SercomUsart *const usart_hw = &(module->hw->USART);
     8c6:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     8c8:	7e10      	ldrb	r0, [r2, #24]
		return STATUS_BUSY;
     8ca:	3b17      	subs	r3, #23
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     8cc:	0740      	lsls	r0, r0, #29
     8ce:	d5f8      	bpl.n	8c2 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
     8d0:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     8d2:	2b00      	cmp	r3, #0
     8d4:	d1fc      	bne.n	8d0 <usart_read_wait+0x16>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     8d6:	8b53      	ldrh	r3, [r2, #26]
     8d8:	b2db      	uxtb	r3, r3
	if (error_code) {
     8da:	0698      	lsls	r0, r3, #26
     8dc:	d01d      	beq.n	91a <usart_read_wait+0x60>
		if (error_code & SERCOM_USART_STATUS_FERR) {
     8de:	0798      	lsls	r0, r3, #30
     8e0:	d503      	bpl.n	8ea <usart_read_wait+0x30>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     8e2:	2302      	movs	r3, #2
     8e4:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
     8e6:	3318      	adds	r3, #24
     8e8:	e7eb      	b.n	8c2 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     8ea:	0758      	lsls	r0, r3, #29
     8ec:	d503      	bpl.n	8f6 <usart_read_wait+0x3c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     8ee:	2304      	movs	r3, #4
     8f0:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
     8f2:	331a      	adds	r3, #26
     8f4:	e7e5      	b.n	8c2 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     8f6:	07d8      	lsls	r0, r3, #31
     8f8:	d503      	bpl.n	902 <usart_read_wait+0x48>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     8fa:	2301      	movs	r3, #1
     8fc:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
     8fe:	3312      	adds	r3, #18
     900:	e7df      	b.n	8c2 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     902:	06d8      	lsls	r0, r3, #27
     904:	d503      	bpl.n	90e <usart_read_wait+0x54>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     906:	2310      	movs	r3, #16
     908:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
     90a:	3332      	adds	r3, #50	; 0x32
     90c:	e7d9      	b.n	8c2 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     90e:	069b      	lsls	r3, r3, #26
     910:	d503      	bpl.n	91a <usart_read_wait+0x60>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     912:	2320      	movs	r3, #32
     914:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
     916:	3321      	adds	r3, #33	; 0x21
     918:	e7d3      	b.n	8c2 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
     91a:	8d13      	ldrh	r3, [r2, #40]	; 0x28
     91c:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
     91e:	2300      	movs	r3, #0
     920:	e7cf      	b.n	8c2 <usart_read_wait+0x8>
	...

00000924 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     924:	b510      	push	{r4, lr}
	switch (clock_source) {
     926:	2808      	cmp	r0, #8
     928:	d803      	bhi.n	932 <system_clock_source_get_hz+0xe>
     92a:	0080      	lsls	r0, r0, #2
     92c:	4b1c      	ldr	r3, [pc, #112]	; (9a0 <system_clock_source_get_hz+0x7c>)
     92e:	581b      	ldr	r3, [r3, r0]
     930:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     932:	2000      	movs	r0, #0
     934:	e032      	b.n	99c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     936:	4b1b      	ldr	r3, [pc, #108]	; (9a4 <system_clock_source_get_hz+0x80>)
     938:	6918      	ldr	r0, [r3, #16]
     93a:	e02f      	b.n	99c <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     93c:	4b1a      	ldr	r3, [pc, #104]	; (9a8 <system_clock_source_get_hz+0x84>)
     93e:	6a1b      	ldr	r3, [r3, #32]
     940:	059b      	lsls	r3, r3, #22
     942:	0f9b      	lsrs	r3, r3, #30
     944:	4819      	ldr	r0, [pc, #100]	; (9ac <system_clock_source_get_hz+0x88>)
     946:	40d8      	lsrs	r0, r3
     948:	e028      	b.n	99c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     94a:	4b16      	ldr	r3, [pc, #88]	; (9a4 <system_clock_source_get_hz+0x80>)
     94c:	6958      	ldr	r0, [r3, #20]
     94e:	e025      	b.n	99c <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     950:	4b14      	ldr	r3, [pc, #80]	; (9a4 <system_clock_source_get_hz+0x80>)
     952:	681b      	ldr	r3, [r3, #0]
			return 0;
     954:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     956:	079b      	lsls	r3, r3, #30
     958:	d520      	bpl.n	99c <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     95a:	4913      	ldr	r1, [pc, #76]	; (9a8 <system_clock_source_get_hz+0x84>)
     95c:	2210      	movs	r2, #16
     95e:	68cb      	ldr	r3, [r1, #12]
     960:	421a      	tst	r2, r3
     962:	d0fc      	beq.n	95e <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     964:	4b0f      	ldr	r3, [pc, #60]	; (9a4 <system_clock_source_get_hz+0x80>)
     966:	681a      	ldr	r2, [r3, #0]
     968:	2324      	movs	r3, #36	; 0x24
     96a:	4013      	ands	r3, r2
     96c:	2b04      	cmp	r3, #4
     96e:	d001      	beq.n	974 <system_clock_source_get_hz+0x50>
			return 48000000UL;
     970:	480f      	ldr	r0, [pc, #60]	; (9b0 <system_clock_source_get_hz+0x8c>)
     972:	e013      	b.n	99c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     974:	2000      	movs	r0, #0
     976:	4b0f      	ldr	r3, [pc, #60]	; (9b4 <system_clock_source_get_hz+0x90>)
     978:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     97a:	4b0a      	ldr	r3, [pc, #40]	; (9a4 <system_clock_source_get_hz+0x80>)
     97c:	689b      	ldr	r3, [r3, #8]
     97e:	041b      	lsls	r3, r3, #16
     980:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     982:	4358      	muls	r0, r3
     984:	e00a      	b.n	99c <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     986:	2350      	movs	r3, #80	; 0x50
     988:	4a07      	ldr	r2, [pc, #28]	; (9a8 <system_clock_source_get_hz+0x84>)
     98a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     98c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     98e:	075b      	lsls	r3, r3, #29
     990:	d504      	bpl.n	99c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     992:	4b04      	ldr	r3, [pc, #16]	; (9a4 <system_clock_source_get_hz+0x80>)
     994:	68d8      	ldr	r0, [r3, #12]
     996:	e001      	b.n	99c <system_clock_source_get_hz+0x78>
		return 32768UL;
     998:	2080      	movs	r0, #128	; 0x80
     99a:	0200      	lsls	r0, r0, #8
	}
}
     99c:	bd10      	pop	{r4, pc}
     99e:	46c0      	nop			; (mov r8, r8)
     9a0:	000017d8 	.word	0x000017d8
     9a4:	20000034 	.word	0x20000034
     9a8:	40000800 	.word	0x40000800
     9ac:	007a1200 	.word	0x007a1200
     9b0:	02dc6c00 	.word	0x02dc6c00
     9b4:	00000d89 	.word	0x00000d89

000009b8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     9b8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     9ba:	490c      	ldr	r1, [pc, #48]	; (9ec <system_clock_source_osc8m_set_config+0x34>)
     9bc:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     9be:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     9c0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     9c2:	7840      	ldrb	r0, [r0, #1]
     9c4:	2201      	movs	r2, #1
     9c6:	4010      	ands	r0, r2
     9c8:	0180      	lsls	r0, r0, #6
     9ca:	2640      	movs	r6, #64	; 0x40
     9cc:	43b3      	bics	r3, r6
     9ce:	4303      	orrs	r3, r0
     9d0:	402a      	ands	r2, r5
     9d2:	01d2      	lsls	r2, r2, #7
     9d4:	2080      	movs	r0, #128	; 0x80
     9d6:	4383      	bics	r3, r0
     9d8:	4313      	orrs	r3, r2
     9da:	2203      	movs	r2, #3
     9dc:	4022      	ands	r2, r4
     9de:	0212      	lsls	r2, r2, #8
     9e0:	4803      	ldr	r0, [pc, #12]	; (9f0 <system_clock_source_osc8m_set_config+0x38>)
     9e2:	4003      	ands	r3, r0
     9e4:	4313      	orrs	r3, r2
     9e6:	620b      	str	r3, [r1, #32]
}
     9e8:	bd70      	pop	{r4, r5, r6, pc}
     9ea:	46c0      	nop			; (mov r8, r8)
     9ec:	40000800 	.word	0x40000800
     9f0:	fffffcff 	.word	0xfffffcff

000009f4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     9f4:	2808      	cmp	r0, #8
     9f6:	d803      	bhi.n	a00 <system_clock_source_enable+0xc>
     9f8:	0080      	lsls	r0, r0, #2
     9fa:	4b25      	ldr	r3, [pc, #148]	; (a90 <system_clock_source_enable+0x9c>)
     9fc:	581b      	ldr	r3, [r3, r0]
     9fe:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     a00:	2017      	movs	r0, #23
     a02:	e044      	b.n	a8e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     a04:	4a23      	ldr	r2, [pc, #140]	; (a94 <system_clock_source_enable+0xa0>)
     a06:	6a13      	ldr	r3, [r2, #32]
     a08:	2102      	movs	r1, #2
     a0a:	430b      	orrs	r3, r1
     a0c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     a0e:	2000      	movs	r0, #0
     a10:	e03d      	b.n	a8e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     a12:	4a20      	ldr	r2, [pc, #128]	; (a94 <system_clock_source_enable+0xa0>)
     a14:	6993      	ldr	r3, [r2, #24]
     a16:	2102      	movs	r1, #2
     a18:	430b      	orrs	r3, r1
     a1a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     a1c:	2000      	movs	r0, #0
		break;
     a1e:	e036      	b.n	a8e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     a20:	4a1c      	ldr	r2, [pc, #112]	; (a94 <system_clock_source_enable+0xa0>)
     a22:	8a13      	ldrh	r3, [r2, #16]
     a24:	2102      	movs	r1, #2
     a26:	430b      	orrs	r3, r1
     a28:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     a2a:	2000      	movs	r0, #0
		break;
     a2c:	e02f      	b.n	a8e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     a2e:	4a19      	ldr	r2, [pc, #100]	; (a94 <system_clock_source_enable+0xa0>)
     a30:	8a93      	ldrh	r3, [r2, #20]
     a32:	2102      	movs	r1, #2
     a34:	430b      	orrs	r3, r1
     a36:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     a38:	2000      	movs	r0, #0
		break;
     a3a:	e028      	b.n	a8e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     a3c:	4916      	ldr	r1, [pc, #88]	; (a98 <system_clock_source_enable+0xa4>)
     a3e:	680b      	ldr	r3, [r1, #0]
     a40:	2202      	movs	r2, #2
     a42:	4313      	orrs	r3, r2
     a44:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     a46:	4b13      	ldr	r3, [pc, #76]	; (a94 <system_clock_source_enable+0xa0>)
     a48:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     a4a:	0019      	movs	r1, r3
     a4c:	320e      	adds	r2, #14
     a4e:	68cb      	ldr	r3, [r1, #12]
     a50:	421a      	tst	r2, r3
     a52:	d0fc      	beq.n	a4e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     a54:	4a10      	ldr	r2, [pc, #64]	; (a98 <system_clock_source_enable+0xa4>)
     a56:	6891      	ldr	r1, [r2, #8]
     a58:	4b0e      	ldr	r3, [pc, #56]	; (a94 <system_clock_source_enable+0xa0>)
     a5a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     a5c:	6852      	ldr	r2, [r2, #4]
     a5e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     a60:	2200      	movs	r2, #0
     a62:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     a64:	0019      	movs	r1, r3
     a66:	3210      	adds	r2, #16
     a68:	68cb      	ldr	r3, [r1, #12]
     a6a:	421a      	tst	r2, r3
     a6c:	d0fc      	beq.n	a68 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     a6e:	4b0a      	ldr	r3, [pc, #40]	; (a98 <system_clock_source_enable+0xa4>)
     a70:	681b      	ldr	r3, [r3, #0]
     a72:	b29b      	uxth	r3, r3
     a74:	4a07      	ldr	r2, [pc, #28]	; (a94 <system_clock_source_enable+0xa0>)
     a76:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     a78:	2000      	movs	r0, #0
     a7a:	e008      	b.n	a8e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     a7c:	4905      	ldr	r1, [pc, #20]	; (a94 <system_clock_source_enable+0xa0>)
     a7e:	2244      	movs	r2, #68	; 0x44
     a80:	5c8b      	ldrb	r3, [r1, r2]
     a82:	2002      	movs	r0, #2
     a84:	4303      	orrs	r3, r0
     a86:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     a88:	2000      	movs	r0, #0
		break;
     a8a:	e000      	b.n	a8e <system_clock_source_enable+0x9a>
		return STATUS_OK;
     a8c:	2000      	movs	r0, #0
}
     a8e:	4770      	bx	lr
     a90:	000017fc 	.word	0x000017fc
     a94:	40000800 	.word	0x40000800
     a98:	20000034 	.word	0x20000034

00000a9c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     a9c:	b530      	push	{r4, r5, lr}
     a9e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     aa0:	22c2      	movs	r2, #194	; 0xc2
     aa2:	00d2      	lsls	r2, r2, #3
     aa4:	4b1a      	ldr	r3, [pc, #104]	; (b10 <system_clock_init+0x74>)
     aa6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     aa8:	4a1a      	ldr	r2, [pc, #104]	; (b14 <system_clock_init+0x78>)
     aaa:	6853      	ldr	r3, [r2, #4]
     aac:	211e      	movs	r1, #30
     aae:	438b      	bics	r3, r1
     ab0:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     ab2:	2301      	movs	r3, #1
     ab4:	466a      	mov	r2, sp
     ab6:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     ab8:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     aba:	4d17      	ldr	r5, [pc, #92]	; (b18 <system_clock_init+0x7c>)
     abc:	b2e0      	uxtb	r0, r4
     abe:	4669      	mov	r1, sp
     ac0:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     ac2:	3401      	adds	r4, #1
     ac4:	2c25      	cmp	r4, #37	; 0x25
     ac6:	d1f9      	bne.n	abc <system_clock_init+0x20>
	config->run_in_standby  = false;
     ac8:	a803      	add	r0, sp, #12
     aca:	2400      	movs	r4, #0
     acc:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     ace:	2501      	movs	r5, #1
     ad0:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     ad2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     ad4:	4b11      	ldr	r3, [pc, #68]	; (b1c <system_clock_init+0x80>)
     ad6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     ad8:	2006      	movs	r0, #6
     ada:	4b11      	ldr	r3, [pc, #68]	; (b20 <system_clock_init+0x84>)
     adc:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     ade:	4b11      	ldr	r3, [pc, #68]	; (b24 <system_clock_init+0x88>)
     ae0:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     ae2:	4b11      	ldr	r3, [pc, #68]	; (b28 <system_clock_init+0x8c>)
     ae4:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     ae6:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     ae8:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     aea:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     aec:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     aee:	466b      	mov	r3, sp
     af0:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
     af2:	2306      	movs	r3, #6
     af4:	466a      	mov	r2, sp
     af6:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
     af8:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     afa:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     afc:	4669      	mov	r1, sp
     afe:	2000      	movs	r0, #0
     b00:	4b0a      	ldr	r3, [pc, #40]	; (b2c <system_clock_init+0x90>)
     b02:	4798      	blx	r3
     b04:	2000      	movs	r0, #0
     b06:	4b0a      	ldr	r3, [pc, #40]	; (b30 <system_clock_init+0x94>)
     b08:	4798      	blx	r3
#endif
}
     b0a:	b005      	add	sp, #20
     b0c:	bd30      	pop	{r4, r5, pc}
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	40000800 	.word	0x40000800
     b14:	41004000 	.word	0x41004000
     b18:	00000d6d 	.word	0x00000d6d
     b1c:	000009b9 	.word	0x000009b9
     b20:	000009f5 	.word	0x000009f5
     b24:	00000b35 	.word	0x00000b35
     b28:	40000400 	.word	0x40000400
     b2c:	00000b59 	.word	0x00000b59
     b30:	00000c11 	.word	0x00000c11

00000b34 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     b34:	4a06      	ldr	r2, [pc, #24]	; (b50 <system_gclk_init+0x1c>)
     b36:	6993      	ldr	r3, [r2, #24]
     b38:	2108      	movs	r1, #8
     b3a:	430b      	orrs	r3, r1
     b3c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     b3e:	2201      	movs	r2, #1
     b40:	4b04      	ldr	r3, [pc, #16]	; (b54 <system_gclk_init+0x20>)
     b42:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     b44:	0019      	movs	r1, r3
     b46:	780b      	ldrb	r3, [r1, #0]
     b48:	4213      	tst	r3, r2
     b4a:	d1fc      	bne.n	b46 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     b4c:	4770      	bx	lr
     b4e:	46c0      	nop			; (mov r8, r8)
     b50:	40000400 	.word	0x40000400
     b54:	40000c00 	.word	0x40000c00

00000b58 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     b58:	b570      	push	{r4, r5, r6, lr}
     b5a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     b5c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     b5e:	780d      	ldrb	r5, [r1, #0]
     b60:	022d      	lsls	r5, r5, #8
     b62:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     b64:	784b      	ldrb	r3, [r1, #1]
     b66:	2b00      	cmp	r3, #0
     b68:	d002      	beq.n	b70 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     b6a:	2380      	movs	r3, #128	; 0x80
     b6c:	02db      	lsls	r3, r3, #11
     b6e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     b70:	7a4b      	ldrb	r3, [r1, #9]
     b72:	2b00      	cmp	r3, #0
     b74:	d002      	beq.n	b7c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     b76:	2380      	movs	r3, #128	; 0x80
     b78:	031b      	lsls	r3, r3, #12
     b7a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     b7c:	6848      	ldr	r0, [r1, #4]
     b7e:	2801      	cmp	r0, #1
     b80:	d910      	bls.n	ba4 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     b82:	1e43      	subs	r3, r0, #1
     b84:	4218      	tst	r0, r3
     b86:	d134      	bne.n	bf2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     b88:	2802      	cmp	r0, #2
     b8a:	d930      	bls.n	bee <system_gclk_gen_set_config+0x96>
     b8c:	2302      	movs	r3, #2
     b8e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     b90:	3201      	adds	r2, #1
						mask <<= 1) {
     b92:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     b94:	4298      	cmp	r0, r3
     b96:	d8fb      	bhi.n	b90 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     b98:	0212      	lsls	r2, r2, #8
     b9a:	4332      	orrs	r2, r6
     b9c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     b9e:	2380      	movs	r3, #128	; 0x80
     ba0:	035b      	lsls	r3, r3, #13
     ba2:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     ba4:	7a0b      	ldrb	r3, [r1, #8]
     ba6:	2b00      	cmp	r3, #0
     ba8:	d002      	beq.n	bb0 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     baa:	2380      	movs	r3, #128	; 0x80
     bac:	039b      	lsls	r3, r3, #14
     bae:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     bb0:	4a13      	ldr	r2, [pc, #76]	; (c00 <system_gclk_gen_set_config+0xa8>)
     bb2:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     bb4:	b25b      	sxtb	r3, r3
     bb6:	2b00      	cmp	r3, #0
     bb8:	dbfb      	blt.n	bb2 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     bba:	4b12      	ldr	r3, [pc, #72]	; (c04 <system_gclk_gen_set_config+0xac>)
     bbc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     bbe:	4b12      	ldr	r3, [pc, #72]	; (c08 <system_gclk_gen_set_config+0xb0>)
     bc0:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     bc2:	4a0f      	ldr	r2, [pc, #60]	; (c00 <system_gclk_gen_set_config+0xa8>)
     bc4:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     bc6:	b25b      	sxtb	r3, r3
     bc8:	2b00      	cmp	r3, #0
     bca:	dbfb      	blt.n	bc4 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     bcc:	4b0c      	ldr	r3, [pc, #48]	; (c00 <system_gclk_gen_set_config+0xa8>)
     bce:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     bd0:	001a      	movs	r2, r3
     bd2:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     bd4:	b25b      	sxtb	r3, r3
     bd6:	2b00      	cmp	r3, #0
     bd8:	dbfb      	blt.n	bd2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     bda:	4a09      	ldr	r2, [pc, #36]	; (c00 <system_gclk_gen_set_config+0xa8>)
     bdc:	6853      	ldr	r3, [r2, #4]
     bde:	2180      	movs	r1, #128	; 0x80
     be0:	0249      	lsls	r1, r1, #9
     be2:	400b      	ands	r3, r1
     be4:	431d      	orrs	r5, r3
     be6:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     be8:	4b08      	ldr	r3, [pc, #32]	; (c0c <system_gclk_gen_set_config+0xb4>)
     bea:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     bec:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     bee:	2200      	movs	r2, #0
     bf0:	e7d2      	b.n	b98 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     bf2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     bf4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     bf6:	2380      	movs	r3, #128	; 0x80
     bf8:	029b      	lsls	r3, r3, #10
     bfa:	431d      	orrs	r5, r3
     bfc:	e7d2      	b.n	ba4 <system_gclk_gen_set_config+0x4c>
     bfe:	46c0      	nop			; (mov r8, r8)
     c00:	40000c00 	.word	0x40000c00
     c04:	00000155 	.word	0x00000155
     c08:	40000c08 	.word	0x40000c08
     c0c:	00000195 	.word	0x00000195

00000c10 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     c10:	b510      	push	{r4, lr}
     c12:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c14:	4a0b      	ldr	r2, [pc, #44]	; (c44 <system_gclk_gen_enable+0x34>)
     c16:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     c18:	b25b      	sxtb	r3, r3
     c1a:	2b00      	cmp	r3, #0
     c1c:	dbfb      	blt.n	c16 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     c1e:	4b0a      	ldr	r3, [pc, #40]	; (c48 <system_gclk_gen_enable+0x38>)
     c20:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     c22:	4b0a      	ldr	r3, [pc, #40]	; (c4c <system_gclk_gen_enable+0x3c>)
     c24:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c26:	4a07      	ldr	r2, [pc, #28]	; (c44 <system_gclk_gen_enable+0x34>)
     c28:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     c2a:	b25b      	sxtb	r3, r3
     c2c:	2b00      	cmp	r3, #0
     c2e:	dbfb      	blt.n	c28 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     c30:	4a04      	ldr	r2, [pc, #16]	; (c44 <system_gclk_gen_enable+0x34>)
     c32:	6851      	ldr	r1, [r2, #4]
     c34:	2380      	movs	r3, #128	; 0x80
     c36:	025b      	lsls	r3, r3, #9
     c38:	430b      	orrs	r3, r1
     c3a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     c3c:	4b04      	ldr	r3, [pc, #16]	; (c50 <system_gclk_gen_enable+0x40>)
     c3e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     c40:	bd10      	pop	{r4, pc}
     c42:	46c0      	nop			; (mov r8, r8)
     c44:	40000c00 	.word	0x40000c00
     c48:	00000155 	.word	0x00000155
     c4c:	40000c04 	.word	0x40000c04
     c50:	00000195 	.word	0x00000195

00000c54 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     c54:	b570      	push	{r4, r5, r6, lr}
     c56:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c58:	4a1a      	ldr	r2, [pc, #104]	; (cc4 <system_gclk_gen_get_hz+0x70>)
     c5a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     c5c:	b25b      	sxtb	r3, r3
     c5e:	2b00      	cmp	r3, #0
     c60:	dbfb      	blt.n	c5a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
     c62:	4b19      	ldr	r3, [pc, #100]	; (cc8 <system_gclk_gen_get_hz+0x74>)
     c64:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     c66:	4b19      	ldr	r3, [pc, #100]	; (ccc <system_gclk_gen_get_hz+0x78>)
     c68:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c6a:	4a16      	ldr	r2, [pc, #88]	; (cc4 <system_gclk_gen_get_hz+0x70>)
     c6c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     c6e:	b25b      	sxtb	r3, r3
     c70:	2b00      	cmp	r3, #0
     c72:	dbfb      	blt.n	c6c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
     c74:	4e13      	ldr	r6, [pc, #76]	; (cc4 <system_gclk_gen_get_hz+0x70>)
     c76:	6870      	ldr	r0, [r6, #4]
     c78:	04c0      	lsls	r0, r0, #19
     c7a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
     c7c:	4b14      	ldr	r3, [pc, #80]	; (cd0 <system_gclk_gen_get_hz+0x7c>)
     c7e:	4798      	blx	r3
     c80:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     c82:	4b12      	ldr	r3, [pc, #72]	; (ccc <system_gclk_gen_get_hz+0x78>)
     c84:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
     c86:	6876      	ldr	r6, [r6, #4]
     c88:	02f6      	lsls	r6, r6, #11
     c8a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     c8c:	4b11      	ldr	r3, [pc, #68]	; (cd4 <system_gclk_gen_get_hz+0x80>)
     c8e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c90:	4a0c      	ldr	r2, [pc, #48]	; (cc4 <system_gclk_gen_get_hz+0x70>)
     c92:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     c94:	b25b      	sxtb	r3, r3
     c96:	2b00      	cmp	r3, #0
     c98:	dbfb      	blt.n	c92 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
     c9a:	4b0a      	ldr	r3, [pc, #40]	; (cc4 <system_gclk_gen_get_hz+0x70>)
     c9c:	689c      	ldr	r4, [r3, #8]
     c9e:	0224      	lsls	r4, r4, #8
     ca0:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
     ca2:	4b0d      	ldr	r3, [pc, #52]	; (cd8 <system_gclk_gen_get_hz+0x84>)
     ca4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
     ca6:	2e00      	cmp	r6, #0
     ca8:	d107      	bne.n	cba <system_gclk_gen_get_hz+0x66>
     caa:	2c01      	cmp	r4, #1
     cac:	d907      	bls.n	cbe <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
     cae:	0021      	movs	r1, r4
     cb0:	0028      	movs	r0, r5
     cb2:	4b0a      	ldr	r3, [pc, #40]	; (cdc <system_gclk_gen_get_hz+0x88>)
     cb4:	4798      	blx	r3
     cb6:	0005      	movs	r5, r0
     cb8:	e001      	b.n	cbe <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
     cba:	3401      	adds	r4, #1
     cbc:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
     cbe:	0028      	movs	r0, r5
     cc0:	bd70      	pop	{r4, r5, r6, pc}
     cc2:	46c0      	nop			; (mov r8, r8)
     cc4:	40000c00 	.word	0x40000c00
     cc8:	00000155 	.word	0x00000155
     ccc:	40000c04 	.word	0x40000c04
     cd0:	00000925 	.word	0x00000925
     cd4:	40000c08 	.word	0x40000c08
     cd8:	00000195 	.word	0x00000195
     cdc:	0000160d 	.word	0x0000160d

00000ce0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
     ce0:	b510      	push	{r4, lr}
     ce2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     ce4:	4b06      	ldr	r3, [pc, #24]	; (d00 <system_gclk_chan_enable+0x20>)
     ce6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     ce8:	4b06      	ldr	r3, [pc, #24]	; (d04 <system_gclk_chan_enable+0x24>)
     cea:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
     cec:	4a06      	ldr	r2, [pc, #24]	; (d08 <system_gclk_chan_enable+0x28>)
     cee:	8853      	ldrh	r3, [r2, #2]
     cf0:	2180      	movs	r1, #128	; 0x80
     cf2:	01c9      	lsls	r1, r1, #7
     cf4:	430b      	orrs	r3, r1
     cf6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
     cf8:	4b04      	ldr	r3, [pc, #16]	; (d0c <system_gclk_chan_enable+0x2c>)
     cfa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     cfc:	bd10      	pop	{r4, pc}
     cfe:	46c0      	nop			; (mov r8, r8)
     d00:	00000155 	.word	0x00000155
     d04:	40000c02 	.word	0x40000c02
     d08:	40000c00 	.word	0x40000c00
     d0c:	00000195 	.word	0x00000195

00000d10 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     d10:	b510      	push	{r4, lr}
     d12:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     d14:	4b0f      	ldr	r3, [pc, #60]	; (d54 <system_gclk_chan_disable+0x44>)
     d16:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     d18:	4b0f      	ldr	r3, [pc, #60]	; (d58 <system_gclk_chan_disable+0x48>)
     d1a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     d1c:	4a0f      	ldr	r2, [pc, #60]	; (d5c <system_gclk_chan_disable+0x4c>)
     d1e:	8853      	ldrh	r3, [r2, #2]
     d20:	051b      	lsls	r3, r3, #20
     d22:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     d24:	8853      	ldrh	r3, [r2, #2]
     d26:	490e      	ldr	r1, [pc, #56]	; (d60 <system_gclk_chan_disable+0x50>)
     d28:	400b      	ands	r3, r1
     d2a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     d2c:	8853      	ldrh	r3, [r2, #2]
     d2e:	490d      	ldr	r1, [pc, #52]	; (d64 <system_gclk_chan_disable+0x54>)
     d30:	400b      	ands	r3, r1
     d32:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     d34:	0011      	movs	r1, r2
     d36:	2280      	movs	r2, #128	; 0x80
     d38:	01d2      	lsls	r2, r2, #7
     d3a:	884b      	ldrh	r3, [r1, #2]
     d3c:	4213      	tst	r3, r2
     d3e:	d1fc      	bne.n	d3a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     d40:	4906      	ldr	r1, [pc, #24]	; (d5c <system_gclk_chan_disable+0x4c>)
     d42:	884a      	ldrh	r2, [r1, #2]
     d44:	0203      	lsls	r3, r0, #8
     d46:	4806      	ldr	r0, [pc, #24]	; (d60 <system_gclk_chan_disable+0x50>)
     d48:	4002      	ands	r2, r0
     d4a:	4313      	orrs	r3, r2
     d4c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
     d4e:	4b06      	ldr	r3, [pc, #24]	; (d68 <system_gclk_chan_disable+0x58>)
     d50:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     d52:	bd10      	pop	{r4, pc}
     d54:	00000155 	.word	0x00000155
     d58:	40000c02 	.word	0x40000c02
     d5c:	40000c00 	.word	0x40000c00
     d60:	fffff0ff 	.word	0xfffff0ff
     d64:	ffffbfff 	.word	0xffffbfff
     d68:	00000195 	.word	0x00000195

00000d6c <system_gclk_chan_set_config>:
{
     d6c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
     d6e:	780c      	ldrb	r4, [r1, #0]
     d70:	0224      	lsls	r4, r4, #8
     d72:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
     d74:	4b02      	ldr	r3, [pc, #8]	; (d80 <system_gclk_chan_set_config+0x14>)
     d76:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
     d78:	b2a4      	uxth	r4, r4
     d7a:	4b02      	ldr	r3, [pc, #8]	; (d84 <system_gclk_chan_set_config+0x18>)
     d7c:	805c      	strh	r4, [r3, #2]
}
     d7e:	bd10      	pop	{r4, pc}
     d80:	00000d11 	.word	0x00000d11
     d84:	40000c00 	.word	0x40000c00

00000d88 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
     d88:	b510      	push	{r4, lr}
     d8a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     d8c:	4b06      	ldr	r3, [pc, #24]	; (da8 <system_gclk_chan_get_hz+0x20>)
     d8e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     d90:	4b06      	ldr	r3, [pc, #24]	; (dac <system_gclk_chan_get_hz+0x24>)
     d92:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
     d94:	4b06      	ldr	r3, [pc, #24]	; (db0 <system_gclk_chan_get_hz+0x28>)
     d96:	885c      	ldrh	r4, [r3, #2]
     d98:	0524      	lsls	r4, r4, #20
     d9a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
     d9c:	4b05      	ldr	r3, [pc, #20]	; (db4 <system_gclk_chan_get_hz+0x2c>)
     d9e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
     da0:	0020      	movs	r0, r4
     da2:	4b05      	ldr	r3, [pc, #20]	; (db8 <system_gclk_chan_get_hz+0x30>)
     da4:	4798      	blx	r3
}
     da6:	bd10      	pop	{r4, pc}
     da8:	00000155 	.word	0x00000155
     dac:	40000c02 	.word	0x40000c02
     db0:	40000c00 	.word	0x40000c00
     db4:	00000195 	.word	0x00000195
     db8:	00000c55 	.word	0x00000c55

00000dbc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
     dbc:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
     dbe:	78d3      	ldrb	r3, [r2, #3]
     dc0:	2b00      	cmp	r3, #0
     dc2:	d135      	bne.n	e30 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
     dc4:	7813      	ldrb	r3, [r2, #0]
     dc6:	2b80      	cmp	r3, #128	; 0x80
     dc8:	d029      	beq.n	e1e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
     dca:	061b      	lsls	r3, r3, #24
     dcc:	2480      	movs	r4, #128	; 0x80
     dce:	0264      	lsls	r4, r4, #9
     dd0:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
     dd2:	7854      	ldrb	r4, [r2, #1]
     dd4:	2502      	movs	r5, #2
     dd6:	43ac      	bics	r4, r5
     dd8:	d106      	bne.n	de8 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
     dda:	7894      	ldrb	r4, [r2, #2]
     ddc:	2c00      	cmp	r4, #0
     dde:	d120      	bne.n	e22 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
     de0:	2480      	movs	r4, #128	; 0x80
     de2:	02a4      	lsls	r4, r4, #10
     de4:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
     de6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
     de8:	7854      	ldrb	r4, [r2, #1]
     dea:	3c01      	subs	r4, #1
     dec:	2c01      	cmp	r4, #1
     dee:	d91c      	bls.n	e2a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
     df0:	040d      	lsls	r5, r1, #16
     df2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
     df4:	24a0      	movs	r4, #160	; 0xa0
     df6:	05e4      	lsls	r4, r4, #23
     df8:	432c      	orrs	r4, r5
     dfa:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     dfc:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
     dfe:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
     e00:	24d0      	movs	r4, #208	; 0xd0
     e02:	0624      	lsls	r4, r4, #24
     e04:	432c      	orrs	r4, r5
     e06:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     e08:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
     e0a:	78d4      	ldrb	r4, [r2, #3]
     e0c:	2c00      	cmp	r4, #0
     e0e:	d122      	bne.n	e56 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
     e10:	035b      	lsls	r3, r3, #13
     e12:	d51c      	bpl.n	e4e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
     e14:	7893      	ldrb	r3, [r2, #2]
     e16:	2b01      	cmp	r3, #1
     e18:	d01e      	beq.n	e58 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
     e1a:	6141      	str	r1, [r0, #20]
     e1c:	e017      	b.n	e4e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
     e1e:	2300      	movs	r3, #0
     e20:	e7d7      	b.n	dd2 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
     e22:	24c0      	movs	r4, #192	; 0xc0
     e24:	02e4      	lsls	r4, r4, #11
     e26:	4323      	orrs	r3, r4
     e28:	e7dd      	b.n	de6 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
     e2a:	4c0d      	ldr	r4, [pc, #52]	; (e60 <_system_pinmux_config+0xa4>)
     e2c:	4023      	ands	r3, r4
     e2e:	e7df      	b.n	df0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
     e30:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
     e32:	040c      	lsls	r4, r1, #16
     e34:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
     e36:	23a0      	movs	r3, #160	; 0xa0
     e38:	05db      	lsls	r3, r3, #23
     e3a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     e3c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
     e3e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
     e40:	23d0      	movs	r3, #208	; 0xd0
     e42:	061b      	lsls	r3, r3, #24
     e44:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     e46:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
     e48:	78d3      	ldrb	r3, [r2, #3]
     e4a:	2b00      	cmp	r3, #0
     e4c:	d103      	bne.n	e56 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
     e4e:	7853      	ldrb	r3, [r2, #1]
     e50:	3b01      	subs	r3, #1
     e52:	2b01      	cmp	r3, #1
     e54:	d902      	bls.n	e5c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
     e56:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
     e58:	6181      	str	r1, [r0, #24]
     e5a:	e7f8      	b.n	e4e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
     e5c:	6081      	str	r1, [r0, #8]
}
     e5e:	e7fa      	b.n	e56 <_system_pinmux_config+0x9a>
     e60:	fffbffff 	.word	0xfffbffff

00000e64 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
     e64:	b510      	push	{r4, lr}
     e66:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     e68:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     e6a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     e6c:	2900      	cmp	r1, #0
     e6e:	d104      	bne.n	e7a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
     e70:	0943      	lsrs	r3, r0, #5
     e72:	01db      	lsls	r3, r3, #7
     e74:	4905      	ldr	r1, [pc, #20]	; (e8c <system_pinmux_pin_set_config+0x28>)
     e76:	468c      	mov	ip, r1
     e78:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
     e7a:	241f      	movs	r4, #31
     e7c:	4020      	ands	r0, r4
     e7e:	2101      	movs	r1, #1
     e80:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
     e82:	0018      	movs	r0, r3
     e84:	4b02      	ldr	r3, [pc, #8]	; (e90 <system_pinmux_pin_set_config+0x2c>)
     e86:	4798      	blx	r3
}
     e88:	bd10      	pop	{r4, pc}
     e8a:	46c0      	nop			; (mov r8, r8)
     e8c:	41004400 	.word	0x41004400
     e90:	00000dbd 	.word	0x00000dbd

00000e94 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
     e94:	4770      	bx	lr
	...

00000e98 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
     e98:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
     e9a:	4b05      	ldr	r3, [pc, #20]	; (eb0 <system_init+0x18>)
     e9c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
     e9e:	4b05      	ldr	r3, [pc, #20]	; (eb4 <system_init+0x1c>)
     ea0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
     ea2:	4b05      	ldr	r3, [pc, #20]	; (eb8 <system_init+0x20>)
     ea4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
     ea6:	4b05      	ldr	r3, [pc, #20]	; (ebc <system_init+0x24>)
     ea8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
     eaa:	4b05      	ldr	r3, [pc, #20]	; (ec0 <system_init+0x28>)
     eac:	4798      	blx	r3
}
     eae:	bd10      	pop	{r4, pc}
     eb0:	00000a9d 	.word	0x00000a9d
     eb4:	000001c5 	.word	0x000001c5
     eb8:	00000e95 	.word	0x00000e95
     ebc:	00000e95 	.word	0x00000e95
     ec0:	00000e95 	.word	0x00000e95

00000ec4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     ec4:	e7fe      	b.n	ec4 <Dummy_Handler>
	...

00000ec8 <Reset_Handler>:
{
     ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     eca:	4a2a      	ldr	r2, [pc, #168]	; (f74 <Reset_Handler+0xac>)
     ecc:	4b2a      	ldr	r3, [pc, #168]	; (f78 <Reset_Handler+0xb0>)
     ece:	429a      	cmp	r2, r3
     ed0:	d011      	beq.n	ef6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     ed2:	001a      	movs	r2, r3
     ed4:	4b29      	ldr	r3, [pc, #164]	; (f7c <Reset_Handler+0xb4>)
     ed6:	429a      	cmp	r2, r3
     ed8:	d20d      	bcs.n	ef6 <Reset_Handler+0x2e>
     eda:	4a29      	ldr	r2, [pc, #164]	; (f80 <Reset_Handler+0xb8>)
     edc:	3303      	adds	r3, #3
     ede:	1a9b      	subs	r3, r3, r2
     ee0:	089b      	lsrs	r3, r3, #2
     ee2:	3301      	adds	r3, #1
     ee4:	009b      	lsls	r3, r3, #2
     ee6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     ee8:	4823      	ldr	r0, [pc, #140]	; (f78 <Reset_Handler+0xb0>)
     eea:	4922      	ldr	r1, [pc, #136]	; (f74 <Reset_Handler+0xac>)
     eec:	588c      	ldr	r4, [r1, r2]
     eee:	5084      	str	r4, [r0, r2]
     ef0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     ef2:	429a      	cmp	r2, r3
     ef4:	d1fa      	bne.n	eec <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     ef6:	4a23      	ldr	r2, [pc, #140]	; (f84 <Reset_Handler+0xbc>)
     ef8:	4b23      	ldr	r3, [pc, #140]	; (f88 <Reset_Handler+0xc0>)
     efa:	429a      	cmp	r2, r3
     efc:	d20a      	bcs.n	f14 <Reset_Handler+0x4c>
     efe:	43d3      	mvns	r3, r2
     f00:	4921      	ldr	r1, [pc, #132]	; (f88 <Reset_Handler+0xc0>)
     f02:	185b      	adds	r3, r3, r1
     f04:	2103      	movs	r1, #3
     f06:	438b      	bics	r3, r1
     f08:	3304      	adds	r3, #4
     f0a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     f0c:	2100      	movs	r1, #0
     f0e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     f10:	4293      	cmp	r3, r2
     f12:	d1fc      	bne.n	f0e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     f14:	4a1d      	ldr	r2, [pc, #116]	; (f8c <Reset_Handler+0xc4>)
     f16:	21ff      	movs	r1, #255	; 0xff
     f18:	4b1d      	ldr	r3, [pc, #116]	; (f90 <Reset_Handler+0xc8>)
     f1a:	438b      	bics	r3, r1
     f1c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     f1e:	39fd      	subs	r1, #253	; 0xfd
     f20:	2390      	movs	r3, #144	; 0x90
     f22:	005b      	lsls	r3, r3, #1
     f24:	4a1b      	ldr	r2, [pc, #108]	; (f94 <Reset_Handler+0xcc>)
     f26:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     f28:	4a1b      	ldr	r2, [pc, #108]	; (f98 <Reset_Handler+0xd0>)
     f2a:	78d3      	ldrb	r3, [r2, #3]
     f2c:	2503      	movs	r5, #3
     f2e:	43ab      	bics	r3, r5
     f30:	2402      	movs	r4, #2
     f32:	4323      	orrs	r3, r4
     f34:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     f36:	78d3      	ldrb	r3, [r2, #3]
     f38:	270c      	movs	r7, #12
     f3a:	43bb      	bics	r3, r7
     f3c:	2608      	movs	r6, #8
     f3e:	4333      	orrs	r3, r6
     f40:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     f42:	4b16      	ldr	r3, [pc, #88]	; (f9c <Reset_Handler+0xd4>)
     f44:	7b98      	ldrb	r0, [r3, #14]
     f46:	2230      	movs	r2, #48	; 0x30
     f48:	4390      	bics	r0, r2
     f4a:	2220      	movs	r2, #32
     f4c:	4310      	orrs	r0, r2
     f4e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     f50:	7b99      	ldrb	r1, [r3, #14]
     f52:	43b9      	bics	r1, r7
     f54:	4331      	orrs	r1, r6
     f56:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     f58:	7b9a      	ldrb	r2, [r3, #14]
     f5a:	43aa      	bics	r2, r5
     f5c:	4322      	orrs	r2, r4
     f5e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     f60:	4a0f      	ldr	r2, [pc, #60]	; (fa0 <Reset_Handler+0xd8>)
     f62:	6853      	ldr	r3, [r2, #4]
     f64:	2180      	movs	r1, #128	; 0x80
     f66:	430b      	orrs	r3, r1
     f68:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     f6a:	4b0e      	ldr	r3, [pc, #56]	; (fa4 <Reset_Handler+0xdc>)
     f6c:	4798      	blx	r3
        main();
     f6e:	4b0e      	ldr	r3, [pc, #56]	; (fa8 <Reset_Handler+0xe0>)
     f70:	4798      	blx	r3
     f72:	e7fe      	b.n	f72 <Reset_Handler+0xaa>
     f74:	00001854 	.word	0x00001854
     f78:	20000000 	.word	0x20000000
     f7c:	2000000c 	.word	0x2000000c
     f80:	20000004 	.word	0x20000004
     f84:	2000000c 	.word	0x2000000c
     f88:	2000009c 	.word	0x2000009c
     f8c:	e000ed00 	.word	0xe000ed00
     f90:	00000000 	.word	0x00000000
     f94:	41007000 	.word	0x41007000
     f98:	41005000 	.word	0x41005000
     f9c:	41004800 	.word	0x41004800
     fa0:	41004000 	.word	0x41004000
     fa4:	00001779 	.word	0x00001779
     fa8:	00001409 	.word	0x00001409

00000fac <configure_usart>:
struct usart_module usart_instance5;
//! [module_inst]

//! [setup]
void configure_usart(void)
{
     fac:	b530      	push	{r4, r5, lr}
     fae:	b0e1      	sub	sp, #388	; 0x184
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     fb0:	ab50      	add	r3, sp, #320	; 0x140
     fb2:	2280      	movs	r2, #128	; 0x80
     fb4:	05d2      	lsls	r2, r2, #23
     fb6:	9250      	str	r2, [sp, #320]	; 0x140
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     fb8:	2200      	movs	r2, #0
     fba:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
     fbc:	21ff      	movs	r1, #255	; 0xff
     fbe:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
     fc0:	2100      	movs	r1, #0
     fc2:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     fc4:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     fc6:	2001      	movs	r0, #1
     fc8:	2424      	movs	r4, #36	; 0x24
     fca:	5518      	strb	r0, [r3, r4]
	config->transmitter_enable = true;
     fcc:	3401      	adds	r4, #1
     fce:	5518      	strb	r0, [r3, r4]
	config->clock_polarity_inverted = false;
     fd0:	3025      	adds	r0, #37	; 0x25
     fd2:	541a      	strb	r2, [r3, r0]
	config->use_external_clock = false;
     fd4:	3001      	adds	r0, #1
     fd6:	541a      	strb	r2, [r3, r0]
	config->ext_clock_freq   = 0;
     fd8:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     fda:	3005      	adds	r0, #5
     fdc:	541a      	strb	r2, [r3, r0]
	config->generator_source = GCLK_GENERATOR_0;
     fde:	3001      	adds	r0, #1
     fe0:	541a      	strb	r2, [r3, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     fe2:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     fe4:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     fe6:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     fe8:	7619      	strb	r1, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     fea:	7719      	strb	r1, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     fec:	7659      	strb	r1, [r3, #25]
	config->receive_pulse_length                    = 19;
     fee:	2213      	movs	r2, #19
     ff0:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     ff2:	7759      	strb	r1, [r3, #29]

	struct usart_config config_usart;

	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = 300;
     ff4:	321a      	adds	r2, #26
     ff6:	32ff      	adds	r2, #255	; 0xff
     ff8:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
     ffa:	22c4      	movs	r2, #196	; 0xc4
     ffc:	0392      	lsls	r2, r2, #14
     ffe:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2;
    1000:	4ab0      	ldr	r2, [pc, #704]	; (12c4 <configure_usart+0x318>)
    1002:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_PA11C_SERCOM0_PAD3;
    1004:	4ab0      	ldr	r2, [pc, #704]	; (12c8 <configure_usart+0x31c>)
    1006:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
    1008:	2201      	movs	r2, #1
    100a:	4252      	negs	r2, r2
    100c:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
    100e:	63da      	str	r2, [r3, #60]	; 0x3c

	while (usart_init(&usart_instance,
    1010:	4dae      	ldr	r5, [pc, #696]	; (12cc <configure_usart+0x320>)
    1012:	4caf      	ldr	r4, [pc, #700]	; (12d0 <configure_usart+0x324>)
    1014:	aa50      	add	r2, sp, #320	; 0x140
    1016:	49af      	ldr	r1, [pc, #700]	; (12d4 <configure_usart+0x328>)
    1018:	0028      	movs	r0, r5
    101a:	47a0      	blx	r4
    101c:	2800      	cmp	r0, #0
    101e:	d1f9      	bne.n	1014 <configure_usart+0x68>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1020:	4baa      	ldr	r3, [pc, #680]	; (12cc <configure_usart+0x320>)
    1022:	681a      	ldr	r2, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    1024:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1026:	2b00      	cmp	r3, #0
    1028:	d1fc      	bne.n	1024 <configure_usart+0x78>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    102a:	6813      	ldr	r3, [r2, #0]
    102c:	2102      	movs	r1, #2
    102e:	430b      	orrs	r3, r1
    1030:	6013      	str	r3, [r2, #0]
	config->data_order       = USART_DATAORDER_LSB;
    1032:	ab40      	add	r3, sp, #256	; 0x100
    1034:	2280      	movs	r2, #128	; 0x80
    1036:	05d2      	lsls	r2, r2, #23
    1038:	9240      	str	r2, [sp, #256]	; 0x100
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    103a:	2200      	movs	r2, #0
    103c:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    103e:	31fd      	adds	r1, #253	; 0xfd
    1040:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    1042:	2100      	movs	r1, #0
    1044:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1046:	72da      	strb	r2, [r3, #11]
	config->receiver_enable  = true;
    1048:	2001      	movs	r0, #1
    104a:	2424      	movs	r4, #36	; 0x24
    104c:	5518      	strb	r0, [r3, r4]
	config->transmitter_enable = true;
    104e:	3401      	adds	r4, #1
    1050:	5518      	strb	r0, [r3, r4]
	config->clock_polarity_inverted = false;
    1052:	3025      	adds	r0, #37	; 0x25
    1054:	541a      	strb	r2, [r3, r0]
	config->use_external_clock = false;
    1056:	3001      	adds	r0, #1
    1058:	541a      	strb	r2, [r3, r0]
	config->ext_clock_freq   = 0;
    105a:	629a      	str	r2, [r3, #40]	; 0x28
	config->run_in_standby   = false;
    105c:	3005      	adds	r0, #5
    105e:	541a      	strb	r2, [r3, r0]
	config->generator_source = GCLK_GENERATOR_0;
    1060:	3001      	adds	r0, #1
    1062:	541a      	strb	r2, [r3, r0]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1064:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1066:	821a      	strh	r2, [r3, #16]
	config->lin_slave_enable      = false;
    1068:	76da      	strb	r2, [r3, #27]
	config->immediate_buffer_overflow_notification  = false;
    106a:	7619      	strb	r1, [r3, #24]
	config->start_frame_detection_enable            = false;
    106c:	7719      	strb	r1, [r3, #28]
	config->encoding_format_enable                  = false;
    106e:	7659      	strb	r1, [r3, #25]
	config->receive_pulse_length                    = 19;
    1070:	2213      	movs	r2, #19
    1072:	769a      	strb	r2, [r3, #26]
	config->collision_detection_enable              = false;
    1074:	7759      	strb	r1, [r3, #29]

	struct usart_config config_usart1;
	
	usart_get_config_defaults(&config_usart1);
	
	config_usart1.baudrate    = 300;
    1076:	321a      	adds	r2, #26
    1078:	32ff      	adds	r2, #255	; 0xff
    107a:	621a      	str	r2, [r3, #32]
	config_usart1.mux_setting = USART_RX_1_TX_0_XCK_1;
    107c:	2280      	movs	r2, #128	; 0x80
    107e:	0352      	lsls	r2, r2, #13
    1080:	60da      	str	r2, [r3, #12]
	config_usart1.pinmux_pad0 = PINMUX_PA17C_SERCOM1_PAD1;
    1082:	4a95      	ldr	r2, [pc, #596]	; (12d8 <configure_usart+0x32c>)
    1084:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart1.pinmux_pad1 = PINMUX_PA16C_SERCOM1_PAD0;
    1086:	4a95      	ldr	r2, [pc, #596]	; (12dc <configure_usart+0x330>)
    1088:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart1.pinmux_pad2 = PINMUX_UNUSED;
    108a:	2201      	movs	r2, #1
    108c:	4252      	negs	r2, r2
    108e:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart1.pinmux_pad3 = PINMUX_UNUSED;
    1090:	63da      	str	r2, [r3, #60]	; 0x3c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&usart_instance1,
    1092:	4d93      	ldr	r5, [pc, #588]	; (12e0 <configure_usart+0x334>)
    1094:	4c8e      	ldr	r4, [pc, #568]	; (12d0 <configure_usart+0x324>)
    1096:	aa40      	add	r2, sp, #256	; 0x100
    1098:	4992      	ldr	r1, [pc, #584]	; (12e4 <configure_usart+0x338>)
    109a:	0028      	movs	r0, r5
    109c:	47a0      	blx	r4
    109e:	2800      	cmp	r0, #0
    10a0:	d1f9      	bne.n	1096 <configure_usart+0xea>
	SercomUsart *const usart_hw = &(module->hw->USART);
    10a2:	4b8f      	ldr	r3, [pc, #572]	; (12e0 <configure_usart+0x334>)
    10a4:	681a      	ldr	r2, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    10a6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    10a8:	2b00      	cmp	r3, #0
    10aa:	d1fc      	bne.n	10a6 <configure_usart+0xfa>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    10ac:	6813      	ldr	r3, [r2, #0]
    10ae:	2102      	movs	r1, #2
    10b0:	430b      	orrs	r3, r1
    10b2:	6013      	str	r3, [r2, #0]
	config->data_order       = USART_DATAORDER_LSB;
    10b4:	ab30      	add	r3, sp, #192	; 0xc0
    10b6:	2280      	movs	r2, #128	; 0x80
    10b8:	05d2      	lsls	r2, r2, #23
    10ba:	9230      	str	r2, [sp, #192]	; 0xc0
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    10bc:	2200      	movs	r2, #0
    10be:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    10c0:	31fd      	adds	r1, #253	; 0xfd
    10c2:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    10c4:	2100      	movs	r1, #0
    10c6:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    10c8:	72da      	strb	r2, [r3, #11]
	config->receiver_enable  = true;
    10ca:	2001      	movs	r0, #1
    10cc:	2424      	movs	r4, #36	; 0x24
    10ce:	5518      	strb	r0, [r3, r4]
	config->transmitter_enable = true;
    10d0:	3401      	adds	r4, #1
    10d2:	5518      	strb	r0, [r3, r4]
	config->clock_polarity_inverted = false;
    10d4:	3025      	adds	r0, #37	; 0x25
    10d6:	541a      	strb	r2, [r3, r0]
	config->use_external_clock = false;
    10d8:	3001      	adds	r0, #1
    10da:	541a      	strb	r2, [r3, r0]
	config->ext_clock_freq   = 0;
    10dc:	629a      	str	r2, [r3, #40]	; 0x28
	config->run_in_standby   = false;
    10de:	3005      	adds	r0, #5
    10e0:	541a      	strb	r2, [r3, r0]
	config->generator_source = GCLK_GENERATOR_0;
    10e2:	3001      	adds	r0, #1
    10e4:	541a      	strb	r2, [r3, r0]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    10e6:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    10e8:	821a      	strh	r2, [r3, #16]
	config->lin_slave_enable      = false;
    10ea:	76da      	strb	r2, [r3, #27]
	config->immediate_buffer_overflow_notification  = false;
    10ec:	7619      	strb	r1, [r3, #24]
	config->start_frame_detection_enable            = false;
    10ee:	7719      	strb	r1, [r3, #28]
	config->encoding_format_enable                  = false;
    10f0:	7659      	strb	r1, [r3, #25]
	config->receive_pulse_length                    = 19;
    10f2:	2213      	movs	r2, #19
    10f4:	769a      	strb	r2, [r3, #26]
	config->collision_detection_enable              = false;
    10f6:	7759      	strb	r1, [r3, #29]
	
	struct usart_config config_usart2;
		
	usart_get_config_defaults(&config_usart2);

	config_usart2.baudrate    = 300;
    10f8:	321a      	adds	r2, #26
    10fa:	32ff      	adds	r2, #255	; 0xff
    10fc:	621a      	str	r2, [r3, #32]
	config_usart2.mux_setting = USART_RX_3_TX_0_XCK_1;
    10fe:	22c0      	movs	r2, #192	; 0xc0
    1100:	0392      	lsls	r2, r2, #14
    1102:	60da      	str	r2, [r3, #12]
	config_usart2.pinmux_pad0 = PINMUX_PA15C_SERCOM2_PAD3;
    1104:	4a78      	ldr	r2, [pc, #480]	; (12e8 <configure_usart+0x33c>)
    1106:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart2.pinmux_pad1 = PINMUX_PA12C_SERCOM2_PAD0;
    1108:	4a78      	ldr	r2, [pc, #480]	; (12ec <configure_usart+0x340>)
    110a:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart2.pinmux_pad2 = PINMUX_UNUSED;
    110c:	2201      	movs	r2, #1
    110e:	4252      	negs	r2, r2
    1110:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart2.pinmux_pad3 = PINMUX_UNUSED;
    1112:	63da      	str	r2, [r3, #60]	; 0x3c

	while (usart_init(&usart_instance2,
    1114:	4d76      	ldr	r5, [pc, #472]	; (12f0 <configure_usart+0x344>)
    1116:	4c6e      	ldr	r4, [pc, #440]	; (12d0 <configure_usart+0x324>)
    1118:	aa30      	add	r2, sp, #192	; 0xc0
    111a:	4976      	ldr	r1, [pc, #472]	; (12f4 <configure_usart+0x348>)
    111c:	0028      	movs	r0, r5
    111e:	47a0      	blx	r4
    1120:	2800      	cmp	r0, #0
    1122:	d1f9      	bne.n	1118 <configure_usart+0x16c>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1124:	4b72      	ldr	r3, [pc, #456]	; (12f0 <configure_usart+0x344>)
    1126:	681a      	ldr	r2, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    1128:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    112a:	2b00      	cmp	r3, #0
    112c:	d1fc      	bne.n	1128 <configure_usart+0x17c>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    112e:	6813      	ldr	r3, [r2, #0]
    1130:	2102      	movs	r1, #2
    1132:	430b      	orrs	r3, r1
    1134:	6013      	str	r3, [r2, #0]
	config->data_order       = USART_DATAORDER_LSB;
    1136:	ab20      	add	r3, sp, #128	; 0x80
    1138:	2280      	movs	r2, #128	; 0x80
    113a:	05d2      	lsls	r2, r2, #23
    113c:	9220      	str	r2, [sp, #128]	; 0x80
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    113e:	2200      	movs	r2, #0
    1140:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    1142:	31fd      	adds	r1, #253	; 0xfd
    1144:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    1146:	2100      	movs	r1, #0
    1148:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    114a:	72da      	strb	r2, [r3, #11]
	config->receiver_enable  = true;
    114c:	2001      	movs	r0, #1
    114e:	2424      	movs	r4, #36	; 0x24
    1150:	5518      	strb	r0, [r3, r4]
	config->transmitter_enable = true;
    1152:	3401      	adds	r4, #1
    1154:	5518      	strb	r0, [r3, r4]
	config->clock_polarity_inverted = false;
    1156:	3025      	adds	r0, #37	; 0x25
    1158:	541a      	strb	r2, [r3, r0]
	config->use_external_clock = false;
    115a:	3001      	adds	r0, #1
    115c:	541a      	strb	r2, [r3, r0]
	config->ext_clock_freq   = 0;
    115e:	629a      	str	r2, [r3, #40]	; 0x28
	config->run_in_standby   = false;
    1160:	3005      	adds	r0, #5
    1162:	541a      	strb	r2, [r3, r0]
	config->generator_source = GCLK_GENERATOR_0;
    1164:	3001      	adds	r0, #1
    1166:	541a      	strb	r2, [r3, r0]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1168:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    116a:	821a      	strh	r2, [r3, #16]
	config->lin_slave_enable      = false;
    116c:	76da      	strb	r2, [r3, #27]
	config->immediate_buffer_overflow_notification  = false;
    116e:	7619      	strb	r1, [r3, #24]
	config->start_frame_detection_enable            = false;
    1170:	7719      	strb	r1, [r3, #28]
	config->encoding_format_enable                  = false;
    1172:	7659      	strb	r1, [r3, #25]
	config->receive_pulse_length                    = 19;
    1174:	2213      	movs	r2, #19
    1176:	769a      	strb	r2, [r3, #26]
	config->collision_detection_enable              = false;
    1178:	7759      	strb	r1, [r3, #29]
	
	struct usart_config config_usart3;
		
	usart_get_config_defaults(&config_usart3);

	config_usart3.baudrate    = 300;
    117a:	321a      	adds	r2, #26
    117c:	32ff      	adds	r2, #255	; 0xff
    117e:	621a      	str	r2, [r3, #32]
	config_usart3.mux_setting = USART_RX_1_TX_0_XCK_1;
    1180:	2280      	movs	r2, #128	; 0x80
    1182:	0352      	lsls	r2, r2, #13
    1184:	60da      	str	r2, [r3, #12]
	config_usart3.pinmux_pad0 = PINMUX_PA23C_SERCOM3_PAD1;
    1186:	4a5c      	ldr	r2, [pc, #368]	; (12f8 <configure_usart+0x34c>)
    1188:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart3.pinmux_pad1 = PINMUX_PA22C_SERCOM3_PAD0;
    118a:	4a5c      	ldr	r2, [pc, #368]	; (12fc <configure_usart+0x350>)
    118c:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart3.pinmux_pad2 = PINMUX_UNUSED;
    118e:	2201      	movs	r2, #1
    1190:	4252      	negs	r2, r2
    1192:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart3.pinmux_pad3 = PINMUX_UNUSED;
    1194:	63da      	str	r2, [r3, #60]	; 0x3c

	while (usart_init(&usart_instance3,
    1196:	4d5a      	ldr	r5, [pc, #360]	; (1300 <configure_usart+0x354>)
    1198:	4c4d      	ldr	r4, [pc, #308]	; (12d0 <configure_usart+0x324>)
    119a:	aa20      	add	r2, sp, #128	; 0x80
    119c:	4959      	ldr	r1, [pc, #356]	; (1304 <configure_usart+0x358>)
    119e:	0028      	movs	r0, r5
    11a0:	47a0      	blx	r4
    11a2:	2800      	cmp	r0, #0
    11a4:	d1f9      	bne.n	119a <configure_usart+0x1ee>
	SercomUsart *const usart_hw = &(module->hw->USART);
    11a6:	4b56      	ldr	r3, [pc, #344]	; (1300 <configure_usart+0x354>)
    11a8:	681a      	ldr	r2, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    11aa:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    11ac:	2b00      	cmp	r3, #0
    11ae:	d1fc      	bne.n	11aa <configure_usart+0x1fe>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    11b0:	6813      	ldr	r3, [r2, #0]
    11b2:	2102      	movs	r1, #2
    11b4:	430b      	orrs	r3, r1
    11b6:	6013      	str	r3, [r2, #0]
	config->data_order       = USART_DATAORDER_LSB;
    11b8:	ab10      	add	r3, sp, #64	; 0x40
    11ba:	2280      	movs	r2, #128	; 0x80
    11bc:	05d2      	lsls	r2, r2, #23
    11be:	9210      	str	r2, [sp, #64]	; 0x40
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    11c0:	2200      	movs	r2, #0
    11c2:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    11c4:	31fd      	adds	r1, #253	; 0xfd
    11c6:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    11c8:	2100      	movs	r1, #0
    11ca:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    11cc:	72da      	strb	r2, [r3, #11]
	config->receiver_enable  = true;
    11ce:	2001      	movs	r0, #1
    11d0:	2424      	movs	r4, #36	; 0x24
    11d2:	5518      	strb	r0, [r3, r4]
	config->transmitter_enable = true;
    11d4:	3401      	adds	r4, #1
    11d6:	5518      	strb	r0, [r3, r4]
	config->clock_polarity_inverted = false;
    11d8:	3025      	adds	r0, #37	; 0x25
    11da:	541a      	strb	r2, [r3, r0]
	config->use_external_clock = false;
    11dc:	3001      	adds	r0, #1
    11de:	541a      	strb	r2, [r3, r0]
	config->ext_clock_freq   = 0;
    11e0:	629a      	str	r2, [r3, #40]	; 0x28
	config->run_in_standby   = false;
    11e2:	3005      	adds	r0, #5
    11e4:	541a      	strb	r2, [r3, r0]
	config->generator_source = GCLK_GENERATOR_0;
    11e6:	3001      	adds	r0, #1
    11e8:	541a      	strb	r2, [r3, r0]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    11ea:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    11ec:	821a      	strh	r2, [r3, #16]
	config->lin_slave_enable      = false;
    11ee:	76da      	strb	r2, [r3, #27]
	config->immediate_buffer_overflow_notification  = false;
    11f0:	7619      	strb	r1, [r3, #24]
	config->start_frame_detection_enable            = false;
    11f2:	7719      	strb	r1, [r3, #28]
	config->encoding_format_enable                  = false;
    11f4:	7659      	strb	r1, [r3, #25]
	config->receive_pulse_length                    = 19;
    11f6:	2213      	movs	r2, #19
    11f8:	769a      	strb	r2, [r3, #26]
	config->collision_detection_enable              = false;
    11fa:	7759      	strb	r1, [r3, #29]
	
	struct usart_config config_usart4;
		
	usart_get_config_defaults(&config_usart4);

	config_usart4.baudrate    = 300;
    11fc:	321a      	adds	r2, #26
    11fe:	32ff      	adds	r2, #255	; 0xff
    1200:	621a      	str	r2, [r3, #32]
	config_usart4.mux_setting = USART_RX_1_TX_0_XCK_1;
    1202:	2280      	movs	r2, #128	; 0x80
    1204:	0352      	lsls	r2, r2, #13
    1206:	60da      	str	r2, [r3, #12]
	config_usart4.pinmux_pad0 = PINMUX_PB13C_SERCOM4_PAD1;
    1208:	4a3f      	ldr	r2, [pc, #252]	; (1308 <configure_usart+0x35c>)
    120a:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart4.pinmux_pad1 = PINMUX_PB12C_SERCOM4_PAD0;
    120c:	4a3f      	ldr	r2, [pc, #252]	; (130c <configure_usart+0x360>)
    120e:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart4.pinmux_pad2 = PINMUX_UNUSED;
    1210:	2201      	movs	r2, #1
    1212:	4252      	negs	r2, r2
    1214:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart4.pinmux_pad3 = PINMUX_UNUSED;
    1216:	63da      	str	r2, [r3, #60]	; 0x3c

	while (usart_init(&usart_instance4,
    1218:	4d3d      	ldr	r5, [pc, #244]	; (1310 <configure_usart+0x364>)
    121a:	4c2d      	ldr	r4, [pc, #180]	; (12d0 <configure_usart+0x324>)
    121c:	aa10      	add	r2, sp, #64	; 0x40
    121e:	493d      	ldr	r1, [pc, #244]	; (1314 <configure_usart+0x368>)
    1220:	0028      	movs	r0, r5
    1222:	47a0      	blx	r4
    1224:	2800      	cmp	r0, #0
    1226:	d1f9      	bne.n	121c <configure_usart+0x270>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1228:	4b39      	ldr	r3, [pc, #228]	; (1310 <configure_usart+0x364>)
    122a:	681a      	ldr	r2, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    122c:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    122e:	2b00      	cmp	r3, #0
    1230:	d1fc      	bne.n	122c <configure_usart+0x280>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1232:	6813      	ldr	r3, [r2, #0]
    1234:	2102      	movs	r1, #2
    1236:	430b      	orrs	r3, r1
    1238:	6013      	str	r3, [r2, #0]
	config->data_order       = USART_DATAORDER_LSB;
    123a:	2380      	movs	r3, #128	; 0x80
    123c:	05db      	lsls	r3, r3, #23
    123e:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1240:	2300      	movs	r3, #0
    1242:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1244:	22ff      	movs	r2, #255	; 0xff
    1246:	4669      	mov	r1, sp
    1248:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    124a:	2200      	movs	r2, #0
    124c:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    124e:	72cb      	strb	r3, [r1, #11]
	config->receiver_enable  = true;
    1250:	2101      	movs	r1, #1
    1252:	2024      	movs	r0, #36	; 0x24
    1254:	466c      	mov	r4, sp
    1256:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1258:	3001      	adds	r0, #1
    125a:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    125c:	3125      	adds	r1, #37	; 0x25
    125e:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1260:	3101      	adds	r1, #1
    1262:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1264:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    1266:	3105      	adds	r1, #5
    1268:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    126a:	3101      	adds	r1, #1
    126c:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    126e:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1270:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    1272:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    1274:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    1276:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    1278:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    127a:	2313      	movs	r3, #19
    127c:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    127e:	7762      	strb	r2, [r4, #29]
	
	struct usart_config config_usart5;
		
	usart_get_config_defaults(&config_usart5);

	config_usart5.baudrate    = 300;
    1280:	2396      	movs	r3, #150	; 0x96
    1282:	005b      	lsls	r3, r3, #1
    1284:	9308      	str	r3, [sp, #32]
	config_usart5.mux_setting = USART_RX_1_TX_0_XCK_1;
    1286:	2380      	movs	r3, #128	; 0x80
    1288:	035b      	lsls	r3, r3, #13
    128a:	9303      	str	r3, [sp, #12]
	config_usart5.pinmux_pad0 = PINMUX_PB17C_SERCOM5_PAD1;
    128c:	4b22      	ldr	r3, [pc, #136]	; (1318 <configure_usart+0x36c>)
    128e:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart5.pinmux_pad1 = PINMUX_PB16C_SERCOM5_PAD0;
    1290:	4b22      	ldr	r3, [pc, #136]	; (131c <configure_usart+0x370>)
    1292:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart5.pinmux_pad2 = PINMUX_UNUSED;
    1294:	2301      	movs	r3, #1
    1296:	425b      	negs	r3, r3
    1298:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart5.pinmux_pad3 = PINMUX_UNUSED;
    129a:	930f      	str	r3, [sp, #60]	; 0x3c

	while (usart_init(&usart_instance5,
    129c:	4d20      	ldr	r5, [pc, #128]	; (1320 <configure_usart+0x374>)
    129e:	4c0c      	ldr	r4, [pc, #48]	; (12d0 <configure_usart+0x324>)
    12a0:	466a      	mov	r2, sp
    12a2:	4920      	ldr	r1, [pc, #128]	; (1324 <configure_usart+0x378>)
    12a4:	0028      	movs	r0, r5
    12a6:	47a0      	blx	r4
    12a8:	2800      	cmp	r0, #0
    12aa:	d1f9      	bne.n	12a0 <configure_usart+0x2f4>
	SercomUsart *const usart_hw = &(module->hw->USART);
    12ac:	4b1c      	ldr	r3, [pc, #112]	; (1320 <configure_usart+0x374>)
    12ae:	681a      	ldr	r2, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    12b0:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    12b2:	2b00      	cmp	r3, #0
    12b4:	d1fc      	bne.n	12b0 <configure_usart+0x304>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    12b6:	6813      	ldr	r3, [r2, #0]
    12b8:	2102      	movs	r1, #2
    12ba:	430b      	orrs	r3, r1
    12bc:	6013      	str	r3, [r2, #0]
	SERCOM5, &config_usart5) != STATUS_OK) {
	}

	usart_enable(&usart_instance5);
}
    12be:	b061      	add	sp, #388	; 0x184
    12c0:	bd30      	pop	{r4, r5, pc}
    12c2:	46c0      	nop			; (mov r8, r8)
    12c4:	000a0002 	.word	0x000a0002
    12c8:	000b0002 	.word	0x000b0002
    12cc:	2000006c 	.word	0x2000006c
    12d0:	00000595 	.word	0x00000595
    12d4:	42000800 	.word	0x42000800
    12d8:	00110002 	.word	0x00110002
    12dc:	00100002 	.word	0x00100002
    12e0:	20000060 	.word	0x20000060
    12e4:	42000c00 	.word	0x42000c00
    12e8:	000f0002 	.word	0x000f0002
    12ec:	000c0002 	.word	0x000c0002
    12f0:	20000054 	.word	0x20000054
    12f4:	42001000 	.word	0x42001000
    12f8:	00170002 	.word	0x00170002
    12fc:	00160002 	.word	0x00160002
    1300:	20000084 	.word	0x20000084
    1304:	42001400 	.word	0x42001400
    1308:	002d0002 	.word	0x002d0002
    130c:	002c0002 	.word	0x002c0002
    1310:	20000090 	.word	0x20000090
    1314:	42001800 	.word	0x42001800
    1318:	00310002 	.word	0x00310002
    131c:	00300002 	.word	0x00300002
    1320:	20000078 	.word	0x20000078
    1324:	42001c00 	.word	0x42001c00

00001328 <configure_gpio>:
//! [setup]

void configure_gpio(void) {
    1328:	b530      	push	{r4, r5, lr}
    132a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    132c:	ac01      	add	r4, sp, #4
    132e:	2301      	movs	r3, #1
    1330:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    1332:	2200      	movs	r2, #0
    1334:	70a2      	strb	r2, [r4, #2]
	
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    1336:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(PIN_PA04, &config_port_pin);
    1338:	0021      	movs	r1, r4
    133a:	2004      	movs	r0, #4
    133c:	4d0a      	ldr	r5, [pc, #40]	; (1368 <configure_gpio+0x40>)
    133e:	47a8      	blx	r5
	port_pin_set_config(PIN_PA05, &config_port_pin);
    1340:	0021      	movs	r1, r4
    1342:	2005      	movs	r0, #5
    1344:	47a8      	blx	r5
	port_pin_set_config(PIN_PA06, &config_port_pin);
    1346:	0021      	movs	r1, r4
    1348:	2006      	movs	r0, #6
    134a:	47a8      	blx	r5
	port_pin_set_config(PIN_PA07, &config_port_pin);
    134c:	0021      	movs	r1, r4
    134e:	2007      	movs	r0, #7
    1350:	47a8      	blx	r5
	port_pin_set_config(PIN_PA08, &config_port_pin);
    1352:	0021      	movs	r1, r4
    1354:	2008      	movs	r0, #8
    1356:	47a8      	blx	r5
	port_pin_set_config(PIN_PA09, &config_port_pin);
    1358:	0021      	movs	r1, r4
    135a:	2009      	movs	r0, #9
    135c:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    135e:	2210      	movs	r2, #16
    1360:	4b02      	ldr	r3, [pc, #8]	; (136c <configure_gpio+0x44>)
    1362:	619a      	str	r2, [r3, #24]

	port_pin_set_output_level(PIN_PA04, true);


}
    1364:	b003      	add	sp, #12
    1366:	bd30      	pop	{r4, r5, pc}
    1368:	000001fd 	.word	0x000001fd
    136c:	41004400 	.word	0x41004400

00001370 <set_channel_led>:

void set_channel_led(int ch) {
	switch(ch) {
    1370:	2804      	cmp	r0, #4
    1372:	d80f      	bhi.n	1394 <set_channel_led+0x24>
    1374:	0080      	lsls	r0, r0, #2
    1376:	4b22      	ldr	r3, [pc, #136]	; (1400 <set_channel_led+0x90>)
    1378:	581b      	ldr	r3, [r3, r0]
    137a:	469f      	mov	pc, r3
    137c:	4b21      	ldr	r3, [pc, #132]	; (1404 <set_channel_led+0x94>)
    137e:	2220      	movs	r2, #32
    1380:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1382:	3220      	adds	r2, #32
    1384:	615a      	str	r2, [r3, #20]
    1386:	3240      	adds	r2, #64	; 0x40
    1388:	615a      	str	r2, [r3, #20]
    138a:	3280      	adds	r2, #128	; 0x80
    138c:	615a      	str	r2, [r3, #20]
    138e:	3201      	adds	r2, #1
    1390:	32ff      	adds	r2, #255	; 0xff
    1392:	615a      	str	r2, [r3, #20]
			port_pin_set_output_level(PIN_PA07, false);
			port_pin_set_output_level(PIN_PA08, false);
			port_pin_set_output_level(PIN_PA09, true);
			break;
	}
}
    1394:	4770      	bx	lr
    1396:	4b1b      	ldr	r3, [pc, #108]	; (1404 <set_channel_led+0x94>)
    1398:	2220      	movs	r2, #32
    139a:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
    139c:	3220      	adds	r2, #32
    139e:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
    13a0:	3240      	adds	r2, #64	; 0x40
    13a2:	615a      	str	r2, [r3, #20]
    13a4:	3280      	adds	r2, #128	; 0x80
    13a6:	615a      	str	r2, [r3, #20]
    13a8:	3201      	adds	r2, #1
    13aa:	32ff      	adds	r2, #255	; 0xff
    13ac:	615a      	str	r2, [r3, #20]
    13ae:	e7f1      	b.n	1394 <set_channel_led+0x24>
    13b0:	4b14      	ldr	r3, [pc, #80]	; (1404 <set_channel_led+0x94>)
    13b2:	2220      	movs	r2, #32
    13b4:	615a      	str	r2, [r3, #20]
    13b6:	3220      	adds	r2, #32
    13b8:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
    13ba:	3240      	adds	r2, #64	; 0x40
    13bc:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
    13be:	3280      	adds	r2, #128	; 0x80
    13c0:	615a      	str	r2, [r3, #20]
    13c2:	3201      	adds	r2, #1
    13c4:	32ff      	adds	r2, #255	; 0xff
    13c6:	615a      	str	r2, [r3, #20]
    13c8:	e7e4      	b.n	1394 <set_channel_led+0x24>
    13ca:	4b0e      	ldr	r3, [pc, #56]	; (1404 <set_channel_led+0x94>)
    13cc:	2220      	movs	r2, #32
    13ce:	615a      	str	r2, [r3, #20]
    13d0:	3220      	adds	r2, #32
    13d2:	615a      	str	r2, [r3, #20]
    13d4:	3240      	adds	r2, #64	; 0x40
    13d6:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
    13d8:	3280      	adds	r2, #128	; 0x80
    13da:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
    13dc:	3201      	adds	r2, #1
    13de:	32ff      	adds	r2, #255	; 0xff
    13e0:	615a      	str	r2, [r3, #20]
    13e2:	e7d7      	b.n	1394 <set_channel_led+0x24>
    13e4:	4b07      	ldr	r3, [pc, #28]	; (1404 <set_channel_led+0x94>)
    13e6:	2220      	movs	r2, #32
    13e8:	615a      	str	r2, [r3, #20]
    13ea:	3220      	adds	r2, #32
    13ec:	615a      	str	r2, [r3, #20]
    13ee:	3240      	adds	r2, #64	; 0x40
    13f0:	615a      	str	r2, [r3, #20]
    13f2:	3280      	adds	r2, #128	; 0x80
    13f4:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
    13f6:	3201      	adds	r2, #1
    13f8:	32ff      	adds	r2, #255	; 0xff
    13fa:	619a      	str	r2, [r3, #24]
    13fc:	e7ca      	b.n	1394 <set_channel_led+0x24>
    13fe:	46c0      	nop			; (mov r8, r8)
    1400:	00001820 	.word	0x00001820
    1404:	41004400 	.word	0x41004400

00001408 <main>:

int main(void)
{
    1408:	b5f0      	push	{r4, r5, r6, r7, lr}
    140a:	b083      	sub	sp, #12
	system_init();
    140c:	4b70      	ldr	r3, [pc, #448]	; (15d0 <main+0x1c8>)
    140e:	4798      	blx	r3
	delay_init();
    1410:	4b70      	ldr	r3, [pc, #448]	; (15d4 <main+0x1cc>)
    1412:	4798      	blx	r3

	configure_usart();
    1414:	4b70      	ldr	r3, [pc, #448]	; (15d8 <main+0x1d0>)
    1416:	4798      	blx	r3

	configure_gpio();
    1418:	4b70      	ldr	r3, [pc, #448]	; (15dc <main+0x1d4>)
    141a:	4798      	blx	r3
	//usart_write_buffer_wait(&usart_instance5, string, sizeof(string));
		
	uint16_t tmp;
	uint8_t rev;
	
	set_channel_led(current_ch);
    141c:	4b70      	ldr	r3, [pc, #448]	; (15e0 <main+0x1d8>)
    141e:	6818      	ldr	r0, [r3, #0]
    1420:	4b70      	ldr	r3, [pc, #448]	; (15e4 <main+0x1dc>)
    1422:	4798      	blx	r3
	
	while (true) {
		if (usart_read_wait(&usart_instance, &tmp) == STATUS_OK) {
    1424:	4c70      	ldr	r4, [pc, #448]	; (15e8 <main+0x1e0>)
    1426:	4d71      	ldr	r5, [pc, #452]	; (15ec <main+0x1e4>)
			rev = (uint8_t)tmp;
			
			if (state == 0 && rev != 0x04) {
    1428:	4e71      	ldr	r6, [pc, #452]	; (15f0 <main+0x1e8>)
    142a:	e02c      	b.n	1486 <main+0x7e>
				if (current_ch == 0) {
					usart_write_wait(&usart_instance1, tmp);
    142c:	4871      	ldr	r0, [pc, #452]	; (15f4 <main+0x1ec>)
    142e:	4b72      	ldr	r3, [pc, #456]	; (15f8 <main+0x1f0>)
    1430:	4798      	blx	r3
    1432:	e012      	b.n	145a <main+0x52>
				} 
				else if (current_ch == 1) {
					usart_write_wait(&usart_instance2, tmp);
    1434:	4871      	ldr	r0, [pc, #452]	; (15fc <main+0x1f4>)
    1436:	4b70      	ldr	r3, [pc, #448]	; (15f8 <main+0x1f0>)
    1438:	4798      	blx	r3
    143a:	e00e      	b.n	145a <main+0x52>
				} 
				else if (current_ch == 2) {
					usart_write_wait(&usart_instance3, tmp);
    143c:	4870      	ldr	r0, [pc, #448]	; (1600 <main+0x1f8>)
    143e:	4b6e      	ldr	r3, [pc, #440]	; (15f8 <main+0x1f0>)
    1440:	4798      	blx	r3
    1442:	e00a      	b.n	145a <main+0x52>
				} 
				else if (current_ch == 3) {
					usart_write_wait(&usart_instance4, tmp);
    1444:	486f      	ldr	r0, [pc, #444]	; (1604 <main+0x1fc>)
    1446:	4b6c      	ldr	r3, [pc, #432]	; (15f8 <main+0x1f0>)
    1448:	4798      	blx	r3
    144a:	e006      	b.n	145a <main+0x52>
				} 
				else if (current_ch == 4) {
					usart_write_wait(&usart_instance5, tmp);
				} 
			} 
			else if (state == 1) {
    144c:	4b68      	ldr	r3, [pc, #416]	; (15f0 <main+0x1e8>)
    144e:	681b      	ldr	r3, [r3, #0]
    1450:	2b01      	cmp	r3, #1
    1452:	d03f      	beq.n	14d4 <main+0xcc>
				}
				
				state = 0;
			}
			
			if (rev == 0x04) {
    1454:	2f04      	cmp	r7, #4
    1456:	d100      	bne.n	145a <main+0x52>
    1458:	e0b5      	b.n	15c6 <main+0x1be>
				state = 1;
			}
		}
		
		if (current_ch == 0 && usart_read_wait(&usart_instance1, &tmp) == STATUS_OK) {
    145a:	4b61      	ldr	r3, [pc, #388]	; (15e0 <main+0x1d8>)
    145c:	681b      	ldr	r3, [r3, #0]
    145e:	2b00      	cmp	r3, #0
    1460:	d069      	beq.n	1536 <main+0x12e>
			usart_write_wait(&usart_instance, tmp);
		} 
		else if (current_ch == 1 && usart_read_wait(&usart_instance2, &tmp) == STATUS_OK) {
    1462:	4b5f      	ldr	r3, [pc, #380]	; (15e0 <main+0x1d8>)
    1464:	681b      	ldr	r3, [r3, #0]
    1466:	2b01      	cmp	r3, #1
    1468:	d072      	beq.n	1550 <main+0x148>
			usart_write_wait(&usart_instance, tmp);
		} 
		else if (current_ch == 2 && usart_read_wait(&usart_instance3, &tmp) == STATUS_OK) {
    146a:	4b5d      	ldr	r3, [pc, #372]	; (15e0 <main+0x1d8>)
    146c:	681b      	ldr	r3, [r3, #0]
    146e:	2b02      	cmp	r3, #2
    1470:	d07b      	beq.n	156a <main+0x162>
			usart_write_wait(&usart_instance, tmp);
		} 
		else if (current_ch == 3 && usart_read_wait(&usart_instance4, &tmp) == STATUS_OK) {
    1472:	4b5b      	ldr	r3, [pc, #364]	; (15e0 <main+0x1d8>)
    1474:	681b      	ldr	r3, [r3, #0]
    1476:	2b03      	cmp	r3, #3
    1478:	d100      	bne.n	147c <main+0x74>
    147a:	e084      	b.n	1586 <main+0x17e>
			usart_write_wait(&usart_instance, tmp);
		} 
		else if (current_ch == 4 && usart_read_wait(&usart_instance5, &tmp) == STATUS_OK) {
    147c:	4b58      	ldr	r3, [pc, #352]	; (15e0 <main+0x1d8>)
    147e:	681b      	ldr	r3, [r3, #0]
    1480:	2b04      	cmp	r3, #4
    1482:	d100      	bne.n	1486 <main+0x7e>
    1484:	e08d      	b.n	15a2 <main+0x19a>
		if (usart_read_wait(&usart_instance, &tmp) == STATUS_OK) {
    1486:	466b      	mov	r3, sp
    1488:	1d99      	adds	r1, r3, #6
    148a:	0020      	movs	r0, r4
    148c:	47a8      	blx	r5
    148e:	2800      	cmp	r0, #0
    1490:	d1e3      	bne.n	145a <main+0x52>
			rev = (uint8_t)tmp;
    1492:	466b      	mov	r3, sp
    1494:	88d9      	ldrh	r1, [r3, #6]
    1496:	b2cf      	uxtb	r7, r1
			if (state == 0 && rev != 0x04) {
    1498:	6833      	ldr	r3, [r6, #0]
    149a:	2b00      	cmp	r3, #0
    149c:	d1d6      	bne.n	144c <main+0x44>
    149e:	2f04      	cmp	r7, #4
    14a0:	d100      	bne.n	14a4 <main+0x9c>
    14a2:	e08c      	b.n	15be <main+0x1b6>
				if (current_ch == 0) {
    14a4:	4b4e      	ldr	r3, [pc, #312]	; (15e0 <main+0x1d8>)
    14a6:	681b      	ldr	r3, [r3, #0]
    14a8:	2b00      	cmp	r3, #0
    14aa:	d0bf      	beq.n	142c <main+0x24>
				else if (current_ch == 1) {
    14ac:	4b4c      	ldr	r3, [pc, #304]	; (15e0 <main+0x1d8>)
    14ae:	681b      	ldr	r3, [r3, #0]
    14b0:	2b01      	cmp	r3, #1
    14b2:	d0bf      	beq.n	1434 <main+0x2c>
				else if (current_ch == 2) {
    14b4:	4b4a      	ldr	r3, [pc, #296]	; (15e0 <main+0x1d8>)
    14b6:	681b      	ldr	r3, [r3, #0]
    14b8:	2b02      	cmp	r3, #2
    14ba:	d0bf      	beq.n	143c <main+0x34>
				else if (current_ch == 3) {
    14bc:	4b48      	ldr	r3, [pc, #288]	; (15e0 <main+0x1d8>)
    14be:	681b      	ldr	r3, [r3, #0]
    14c0:	2b03      	cmp	r3, #3
    14c2:	d0bf      	beq.n	1444 <main+0x3c>
				else if (current_ch == 4) {
    14c4:	4b46      	ldr	r3, [pc, #280]	; (15e0 <main+0x1d8>)
    14c6:	681b      	ldr	r3, [r3, #0]
    14c8:	2b04      	cmp	r3, #4
    14ca:	d1c6      	bne.n	145a <main+0x52>
					usart_write_wait(&usart_instance5, tmp);
    14cc:	484e      	ldr	r0, [pc, #312]	; (1608 <main+0x200>)
    14ce:	4b4a      	ldr	r3, [pc, #296]	; (15f8 <main+0x1f0>)
    14d0:	4798      	blx	r3
    14d2:	e7c2      	b.n	145a <main+0x52>
				if (rev == 0x30) {
    14d4:	2f30      	cmp	r7, #48	; 0x30
    14d6:	d00b      	beq.n	14f0 <main+0xe8>
				else if (rev == 0x31) {
    14d8:	2f31      	cmp	r7, #49	; 0x31
    14da:	d010      	beq.n	14fe <main+0xf6>
				else if (rev == 0x32) {
    14dc:	2f32      	cmp	r7, #50	; 0x32
    14de:	d015      	beq.n	150c <main+0x104>
				else if (rev == 0x33) {
    14e0:	2f33      	cmp	r7, #51	; 0x33
    14e2:	d01a      	beq.n	151a <main+0x112>
				else if (rev == 0x34) {
    14e4:	2f34      	cmp	r7, #52	; 0x34
    14e6:	d01f      	beq.n	1528 <main+0x120>
				state = 0;
    14e8:	2200      	movs	r2, #0
    14ea:	4b41      	ldr	r3, [pc, #260]	; (15f0 <main+0x1e8>)
    14ec:	601a      	str	r2, [r3, #0]
    14ee:	e7b1      	b.n	1454 <main+0x4c>
					current_ch = 0;
    14f0:	4b3b      	ldr	r3, [pc, #236]	; (15e0 <main+0x1d8>)
    14f2:	2200      	movs	r2, #0
    14f4:	601a      	str	r2, [r3, #0]
					set_channel_led(current_ch);
    14f6:	6818      	ldr	r0, [r3, #0]
    14f8:	4b3a      	ldr	r3, [pc, #232]	; (15e4 <main+0x1dc>)
    14fa:	4798      	blx	r3
    14fc:	e7f4      	b.n	14e8 <main+0xe0>
					current_ch = 1;
    14fe:	4b38      	ldr	r3, [pc, #224]	; (15e0 <main+0x1d8>)
    1500:	2201      	movs	r2, #1
    1502:	601a      	str	r2, [r3, #0]
					set_channel_led(current_ch);
    1504:	6818      	ldr	r0, [r3, #0]
    1506:	4b37      	ldr	r3, [pc, #220]	; (15e4 <main+0x1dc>)
    1508:	4798      	blx	r3
    150a:	e7ed      	b.n	14e8 <main+0xe0>
					current_ch = 2;
    150c:	4b34      	ldr	r3, [pc, #208]	; (15e0 <main+0x1d8>)
    150e:	2202      	movs	r2, #2
    1510:	601a      	str	r2, [r3, #0]
					set_channel_led(current_ch);
    1512:	6818      	ldr	r0, [r3, #0]
    1514:	4b33      	ldr	r3, [pc, #204]	; (15e4 <main+0x1dc>)
    1516:	4798      	blx	r3
    1518:	e7e6      	b.n	14e8 <main+0xe0>
					current_ch = 3;
    151a:	4b31      	ldr	r3, [pc, #196]	; (15e0 <main+0x1d8>)
    151c:	2203      	movs	r2, #3
    151e:	601a      	str	r2, [r3, #0]
					set_channel_led(current_ch);
    1520:	6818      	ldr	r0, [r3, #0]
    1522:	4b30      	ldr	r3, [pc, #192]	; (15e4 <main+0x1dc>)
    1524:	4798      	blx	r3
    1526:	e7df      	b.n	14e8 <main+0xe0>
					current_ch = 4;
    1528:	4b2d      	ldr	r3, [pc, #180]	; (15e0 <main+0x1d8>)
    152a:	2204      	movs	r2, #4
    152c:	601a      	str	r2, [r3, #0]
					set_channel_led(current_ch);
    152e:	6818      	ldr	r0, [r3, #0]
    1530:	4b2c      	ldr	r3, [pc, #176]	; (15e4 <main+0x1dc>)
    1532:	4798      	blx	r3
    1534:	e7d8      	b.n	14e8 <main+0xe0>
		if (current_ch == 0 && usart_read_wait(&usart_instance1, &tmp) == STATUS_OK) {
    1536:	466b      	mov	r3, sp
    1538:	1d99      	adds	r1, r3, #6
    153a:	482e      	ldr	r0, [pc, #184]	; (15f4 <main+0x1ec>)
    153c:	4b2b      	ldr	r3, [pc, #172]	; (15ec <main+0x1e4>)
    153e:	4798      	blx	r3
    1540:	2800      	cmp	r0, #0
    1542:	d18e      	bne.n	1462 <main+0x5a>
			usart_write_wait(&usart_instance, tmp);
    1544:	466b      	mov	r3, sp
    1546:	88d9      	ldrh	r1, [r3, #6]
    1548:	4827      	ldr	r0, [pc, #156]	; (15e8 <main+0x1e0>)
    154a:	4b2b      	ldr	r3, [pc, #172]	; (15f8 <main+0x1f0>)
    154c:	4798      	blx	r3
    154e:	e79a      	b.n	1486 <main+0x7e>
		else if (current_ch == 1 && usart_read_wait(&usart_instance2, &tmp) == STATUS_OK) {
    1550:	466b      	mov	r3, sp
    1552:	1d99      	adds	r1, r3, #6
    1554:	4829      	ldr	r0, [pc, #164]	; (15fc <main+0x1f4>)
    1556:	4b25      	ldr	r3, [pc, #148]	; (15ec <main+0x1e4>)
    1558:	4798      	blx	r3
    155a:	2800      	cmp	r0, #0
    155c:	d185      	bne.n	146a <main+0x62>
			usart_write_wait(&usart_instance, tmp);
    155e:	466b      	mov	r3, sp
    1560:	88d9      	ldrh	r1, [r3, #6]
    1562:	4821      	ldr	r0, [pc, #132]	; (15e8 <main+0x1e0>)
    1564:	4b24      	ldr	r3, [pc, #144]	; (15f8 <main+0x1f0>)
    1566:	4798      	blx	r3
    1568:	e78d      	b.n	1486 <main+0x7e>
		else if (current_ch == 2 && usart_read_wait(&usart_instance3, &tmp) == STATUS_OK) {
    156a:	466b      	mov	r3, sp
    156c:	1d99      	adds	r1, r3, #6
    156e:	4824      	ldr	r0, [pc, #144]	; (1600 <main+0x1f8>)
    1570:	4b1e      	ldr	r3, [pc, #120]	; (15ec <main+0x1e4>)
    1572:	4798      	blx	r3
    1574:	2800      	cmp	r0, #0
    1576:	d000      	beq.n	157a <main+0x172>
    1578:	e77b      	b.n	1472 <main+0x6a>
			usart_write_wait(&usart_instance, tmp);
    157a:	466b      	mov	r3, sp
    157c:	88d9      	ldrh	r1, [r3, #6]
    157e:	481a      	ldr	r0, [pc, #104]	; (15e8 <main+0x1e0>)
    1580:	4b1d      	ldr	r3, [pc, #116]	; (15f8 <main+0x1f0>)
    1582:	4798      	blx	r3
    1584:	e77f      	b.n	1486 <main+0x7e>
		else if (current_ch == 3 && usart_read_wait(&usart_instance4, &tmp) == STATUS_OK) {
    1586:	466b      	mov	r3, sp
    1588:	1d99      	adds	r1, r3, #6
    158a:	481e      	ldr	r0, [pc, #120]	; (1604 <main+0x1fc>)
    158c:	4b17      	ldr	r3, [pc, #92]	; (15ec <main+0x1e4>)
    158e:	4798      	blx	r3
    1590:	2800      	cmp	r0, #0
    1592:	d000      	beq.n	1596 <main+0x18e>
    1594:	e772      	b.n	147c <main+0x74>
			usart_write_wait(&usart_instance, tmp);
    1596:	466b      	mov	r3, sp
    1598:	88d9      	ldrh	r1, [r3, #6]
    159a:	4813      	ldr	r0, [pc, #76]	; (15e8 <main+0x1e0>)
    159c:	4b16      	ldr	r3, [pc, #88]	; (15f8 <main+0x1f0>)
    159e:	4798      	blx	r3
    15a0:	e771      	b.n	1486 <main+0x7e>
		else if (current_ch == 4 && usart_read_wait(&usart_instance5, &tmp) == STATUS_OK) {
    15a2:	466b      	mov	r3, sp
    15a4:	1d99      	adds	r1, r3, #6
    15a6:	4818      	ldr	r0, [pc, #96]	; (1608 <main+0x200>)
    15a8:	4b10      	ldr	r3, [pc, #64]	; (15ec <main+0x1e4>)
    15aa:	4798      	blx	r3
    15ac:	2800      	cmp	r0, #0
    15ae:	d000      	beq.n	15b2 <main+0x1aa>
    15b0:	e769      	b.n	1486 <main+0x7e>
			usart_write_wait(&usart_instance, tmp);
    15b2:	466b      	mov	r3, sp
    15b4:	88d9      	ldrh	r1, [r3, #6]
    15b6:	480c      	ldr	r0, [pc, #48]	; (15e8 <main+0x1e0>)
    15b8:	4b0f      	ldr	r3, [pc, #60]	; (15f8 <main+0x1f0>)
    15ba:	4798      	blx	r3
    15bc:	e763      	b.n	1486 <main+0x7e>
			else if (state == 1) {
    15be:	4b0c      	ldr	r3, [pc, #48]	; (15f0 <main+0x1e8>)
    15c0:	681b      	ldr	r3, [r3, #0]
    15c2:	2b01      	cmp	r3, #1
    15c4:	d090      	beq.n	14e8 <main+0xe0>
				state = 1;
    15c6:	2201      	movs	r2, #1
    15c8:	4b09      	ldr	r3, [pc, #36]	; (15f0 <main+0x1e8>)
    15ca:	601a      	str	r2, [r3, #0]
    15cc:	e745      	b.n	145a <main+0x52>
    15ce:	46c0      	nop			; (mov r8, r8)
    15d0:	00000e99 	.word	0x00000e99
    15d4:	00000115 	.word	0x00000115
    15d8:	00000fad 	.word	0x00000fad
    15dc:	00001329 	.word	0x00001329
    15e0:	2000004c 	.word	0x2000004c
    15e4:	00001371 	.word	0x00001371
    15e8:	2000006c 	.word	0x2000006c
    15ec:	000008bb 	.word	0x000008bb
    15f0:	20000050 	.word	0x20000050
    15f4:	20000060 	.word	0x20000060
    15f8:	00000891 	.word	0x00000891
    15fc:	20000054 	.word	0x20000054
    1600:	20000084 	.word	0x20000084
    1604:	20000090 	.word	0x20000090
    1608:	20000078 	.word	0x20000078

0000160c <__udivsi3>:
    160c:	2200      	movs	r2, #0
    160e:	0843      	lsrs	r3, r0, #1
    1610:	428b      	cmp	r3, r1
    1612:	d374      	bcc.n	16fe <__udivsi3+0xf2>
    1614:	0903      	lsrs	r3, r0, #4
    1616:	428b      	cmp	r3, r1
    1618:	d35f      	bcc.n	16da <__udivsi3+0xce>
    161a:	0a03      	lsrs	r3, r0, #8
    161c:	428b      	cmp	r3, r1
    161e:	d344      	bcc.n	16aa <__udivsi3+0x9e>
    1620:	0b03      	lsrs	r3, r0, #12
    1622:	428b      	cmp	r3, r1
    1624:	d328      	bcc.n	1678 <__udivsi3+0x6c>
    1626:	0c03      	lsrs	r3, r0, #16
    1628:	428b      	cmp	r3, r1
    162a:	d30d      	bcc.n	1648 <__udivsi3+0x3c>
    162c:	22ff      	movs	r2, #255	; 0xff
    162e:	0209      	lsls	r1, r1, #8
    1630:	ba12      	rev	r2, r2
    1632:	0c03      	lsrs	r3, r0, #16
    1634:	428b      	cmp	r3, r1
    1636:	d302      	bcc.n	163e <__udivsi3+0x32>
    1638:	1212      	asrs	r2, r2, #8
    163a:	0209      	lsls	r1, r1, #8
    163c:	d065      	beq.n	170a <__udivsi3+0xfe>
    163e:	0b03      	lsrs	r3, r0, #12
    1640:	428b      	cmp	r3, r1
    1642:	d319      	bcc.n	1678 <__udivsi3+0x6c>
    1644:	e000      	b.n	1648 <__udivsi3+0x3c>
    1646:	0a09      	lsrs	r1, r1, #8
    1648:	0bc3      	lsrs	r3, r0, #15
    164a:	428b      	cmp	r3, r1
    164c:	d301      	bcc.n	1652 <__udivsi3+0x46>
    164e:	03cb      	lsls	r3, r1, #15
    1650:	1ac0      	subs	r0, r0, r3
    1652:	4152      	adcs	r2, r2
    1654:	0b83      	lsrs	r3, r0, #14
    1656:	428b      	cmp	r3, r1
    1658:	d301      	bcc.n	165e <__udivsi3+0x52>
    165a:	038b      	lsls	r3, r1, #14
    165c:	1ac0      	subs	r0, r0, r3
    165e:	4152      	adcs	r2, r2
    1660:	0b43      	lsrs	r3, r0, #13
    1662:	428b      	cmp	r3, r1
    1664:	d301      	bcc.n	166a <__udivsi3+0x5e>
    1666:	034b      	lsls	r3, r1, #13
    1668:	1ac0      	subs	r0, r0, r3
    166a:	4152      	adcs	r2, r2
    166c:	0b03      	lsrs	r3, r0, #12
    166e:	428b      	cmp	r3, r1
    1670:	d301      	bcc.n	1676 <__udivsi3+0x6a>
    1672:	030b      	lsls	r3, r1, #12
    1674:	1ac0      	subs	r0, r0, r3
    1676:	4152      	adcs	r2, r2
    1678:	0ac3      	lsrs	r3, r0, #11
    167a:	428b      	cmp	r3, r1
    167c:	d301      	bcc.n	1682 <__udivsi3+0x76>
    167e:	02cb      	lsls	r3, r1, #11
    1680:	1ac0      	subs	r0, r0, r3
    1682:	4152      	adcs	r2, r2
    1684:	0a83      	lsrs	r3, r0, #10
    1686:	428b      	cmp	r3, r1
    1688:	d301      	bcc.n	168e <__udivsi3+0x82>
    168a:	028b      	lsls	r3, r1, #10
    168c:	1ac0      	subs	r0, r0, r3
    168e:	4152      	adcs	r2, r2
    1690:	0a43      	lsrs	r3, r0, #9
    1692:	428b      	cmp	r3, r1
    1694:	d301      	bcc.n	169a <__udivsi3+0x8e>
    1696:	024b      	lsls	r3, r1, #9
    1698:	1ac0      	subs	r0, r0, r3
    169a:	4152      	adcs	r2, r2
    169c:	0a03      	lsrs	r3, r0, #8
    169e:	428b      	cmp	r3, r1
    16a0:	d301      	bcc.n	16a6 <__udivsi3+0x9a>
    16a2:	020b      	lsls	r3, r1, #8
    16a4:	1ac0      	subs	r0, r0, r3
    16a6:	4152      	adcs	r2, r2
    16a8:	d2cd      	bcs.n	1646 <__udivsi3+0x3a>
    16aa:	09c3      	lsrs	r3, r0, #7
    16ac:	428b      	cmp	r3, r1
    16ae:	d301      	bcc.n	16b4 <__udivsi3+0xa8>
    16b0:	01cb      	lsls	r3, r1, #7
    16b2:	1ac0      	subs	r0, r0, r3
    16b4:	4152      	adcs	r2, r2
    16b6:	0983      	lsrs	r3, r0, #6
    16b8:	428b      	cmp	r3, r1
    16ba:	d301      	bcc.n	16c0 <__udivsi3+0xb4>
    16bc:	018b      	lsls	r3, r1, #6
    16be:	1ac0      	subs	r0, r0, r3
    16c0:	4152      	adcs	r2, r2
    16c2:	0943      	lsrs	r3, r0, #5
    16c4:	428b      	cmp	r3, r1
    16c6:	d301      	bcc.n	16cc <__udivsi3+0xc0>
    16c8:	014b      	lsls	r3, r1, #5
    16ca:	1ac0      	subs	r0, r0, r3
    16cc:	4152      	adcs	r2, r2
    16ce:	0903      	lsrs	r3, r0, #4
    16d0:	428b      	cmp	r3, r1
    16d2:	d301      	bcc.n	16d8 <__udivsi3+0xcc>
    16d4:	010b      	lsls	r3, r1, #4
    16d6:	1ac0      	subs	r0, r0, r3
    16d8:	4152      	adcs	r2, r2
    16da:	08c3      	lsrs	r3, r0, #3
    16dc:	428b      	cmp	r3, r1
    16de:	d301      	bcc.n	16e4 <__udivsi3+0xd8>
    16e0:	00cb      	lsls	r3, r1, #3
    16e2:	1ac0      	subs	r0, r0, r3
    16e4:	4152      	adcs	r2, r2
    16e6:	0883      	lsrs	r3, r0, #2
    16e8:	428b      	cmp	r3, r1
    16ea:	d301      	bcc.n	16f0 <__udivsi3+0xe4>
    16ec:	008b      	lsls	r3, r1, #2
    16ee:	1ac0      	subs	r0, r0, r3
    16f0:	4152      	adcs	r2, r2
    16f2:	0843      	lsrs	r3, r0, #1
    16f4:	428b      	cmp	r3, r1
    16f6:	d301      	bcc.n	16fc <__udivsi3+0xf0>
    16f8:	004b      	lsls	r3, r1, #1
    16fa:	1ac0      	subs	r0, r0, r3
    16fc:	4152      	adcs	r2, r2
    16fe:	1a41      	subs	r1, r0, r1
    1700:	d200      	bcs.n	1704 <__udivsi3+0xf8>
    1702:	4601      	mov	r1, r0
    1704:	4152      	adcs	r2, r2
    1706:	4610      	mov	r0, r2
    1708:	4770      	bx	lr
    170a:	e7ff      	b.n	170c <__udivsi3+0x100>
    170c:	b501      	push	{r0, lr}
    170e:	2000      	movs	r0, #0
    1710:	f000 f806 	bl	1720 <__aeabi_idiv0>
    1714:	bd02      	pop	{r1, pc}
    1716:	46c0      	nop			; (mov r8, r8)

00001718 <__aeabi_uidivmod>:
    1718:	2900      	cmp	r1, #0
    171a:	d0f7      	beq.n	170c <__udivsi3+0x100>
    171c:	e776      	b.n	160c <__udivsi3>
    171e:	4770      	bx	lr

00001720 <__aeabi_idiv0>:
    1720:	4770      	bx	lr
    1722:	46c0      	nop			; (mov r8, r8)

00001724 <__aeabi_lmul>:
    1724:	b5f0      	push	{r4, r5, r6, r7, lr}
    1726:	46ce      	mov	lr, r9
    1728:	4647      	mov	r7, r8
    172a:	0415      	lsls	r5, r2, #16
    172c:	0c2d      	lsrs	r5, r5, #16
    172e:	002e      	movs	r6, r5
    1730:	b580      	push	{r7, lr}
    1732:	0407      	lsls	r7, r0, #16
    1734:	0c14      	lsrs	r4, r2, #16
    1736:	0c3f      	lsrs	r7, r7, #16
    1738:	4699      	mov	r9, r3
    173a:	0c03      	lsrs	r3, r0, #16
    173c:	437e      	muls	r6, r7
    173e:	435d      	muls	r5, r3
    1740:	4367      	muls	r7, r4
    1742:	4363      	muls	r3, r4
    1744:	197f      	adds	r7, r7, r5
    1746:	0c34      	lsrs	r4, r6, #16
    1748:	19e4      	adds	r4, r4, r7
    174a:	469c      	mov	ip, r3
    174c:	42a5      	cmp	r5, r4
    174e:	d903      	bls.n	1758 <__aeabi_lmul+0x34>
    1750:	2380      	movs	r3, #128	; 0x80
    1752:	025b      	lsls	r3, r3, #9
    1754:	4698      	mov	r8, r3
    1756:	44c4      	add	ip, r8
    1758:	464b      	mov	r3, r9
    175a:	4351      	muls	r1, r2
    175c:	4343      	muls	r3, r0
    175e:	0436      	lsls	r6, r6, #16
    1760:	0c36      	lsrs	r6, r6, #16
    1762:	0c25      	lsrs	r5, r4, #16
    1764:	0424      	lsls	r4, r4, #16
    1766:	4465      	add	r5, ip
    1768:	19a4      	adds	r4, r4, r6
    176a:	1859      	adds	r1, r3, r1
    176c:	1949      	adds	r1, r1, r5
    176e:	0020      	movs	r0, r4
    1770:	bc0c      	pop	{r2, r3}
    1772:	4690      	mov	r8, r2
    1774:	4699      	mov	r9, r3
    1776:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001778 <__libc_init_array>:
    1778:	b570      	push	{r4, r5, r6, lr}
    177a:	2600      	movs	r6, #0
    177c:	4d0c      	ldr	r5, [pc, #48]	; (17b0 <__libc_init_array+0x38>)
    177e:	4c0d      	ldr	r4, [pc, #52]	; (17b4 <__libc_init_array+0x3c>)
    1780:	1b64      	subs	r4, r4, r5
    1782:	10a4      	asrs	r4, r4, #2
    1784:	42a6      	cmp	r6, r4
    1786:	d109      	bne.n	179c <__libc_init_array+0x24>
    1788:	2600      	movs	r6, #0
    178a:	f000 f853 	bl	1834 <_init>
    178e:	4d0a      	ldr	r5, [pc, #40]	; (17b8 <__libc_init_array+0x40>)
    1790:	4c0a      	ldr	r4, [pc, #40]	; (17bc <__libc_init_array+0x44>)
    1792:	1b64      	subs	r4, r4, r5
    1794:	10a4      	asrs	r4, r4, #2
    1796:	42a6      	cmp	r6, r4
    1798:	d105      	bne.n	17a6 <__libc_init_array+0x2e>
    179a:	bd70      	pop	{r4, r5, r6, pc}
    179c:	00b3      	lsls	r3, r6, #2
    179e:	58eb      	ldr	r3, [r5, r3]
    17a0:	4798      	blx	r3
    17a2:	3601      	adds	r6, #1
    17a4:	e7ee      	b.n	1784 <__libc_init_array+0xc>
    17a6:	00b3      	lsls	r3, r6, #2
    17a8:	58eb      	ldr	r3, [r5, r3]
    17aa:	4798      	blx	r3
    17ac:	3601      	adds	r6, #1
    17ae:	e7f2      	b.n	1796 <__libc_init_array+0x1e>
    17b0:	00001840 	.word	0x00001840
    17b4:	00001840 	.word	0x00001840
    17b8:	00001840 	.word	0x00001840
    17bc:	00001844 	.word	0x00001844
    17c0:	42000800 	.word	0x42000800
    17c4:	42000c00 	.word	0x42000c00
    17c8:	42001000 	.word	0x42001000
    17cc:	42001400 	.word	0x42001400
    17d0:	42001800 	.word	0x42001800
    17d4:	42001c00 	.word	0x42001c00
    17d8:	00000936 	.word	0x00000936
    17dc:	00000932 	.word	0x00000932
    17e0:	00000932 	.word	0x00000932
    17e4:	00000998 	.word	0x00000998
    17e8:	00000998 	.word	0x00000998
    17ec:	0000094a 	.word	0x0000094a
    17f0:	0000093c 	.word	0x0000093c
    17f4:	00000950 	.word	0x00000950
    17f8:	00000986 	.word	0x00000986
    17fc:	00000a20 	.word	0x00000a20
    1800:	00000a00 	.word	0x00000a00
    1804:	00000a00 	.word	0x00000a00
    1808:	00000a8c 	.word	0x00000a8c
    180c:	00000a12 	.word	0x00000a12
    1810:	00000a2e 	.word	0x00000a2e
    1814:	00000a04 	.word	0x00000a04
    1818:	00000a3c 	.word	0x00000a3c
    181c:	00000a7c 	.word	0x00000a7c
    1820:	0000137c 	.word	0x0000137c
    1824:	00001396 	.word	0x00001396
    1828:	000013b0 	.word	0x000013b0
    182c:	000013ca 	.word	0x000013ca
    1830:	000013e4 	.word	0x000013e4

00001834 <_init>:
    1834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1836:	46c0      	nop			; (mov r8, r8)
    1838:	bcf8      	pop	{r3, r4, r5, r6, r7}
    183a:	bc08      	pop	{r3}
    183c:	469e      	mov	lr, r3
    183e:	4770      	bx	lr

00001840 <__init_array_start>:
    1840:	000000dd 	.word	0x000000dd

00001844 <_fini>:
    1844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1846:	46c0      	nop			; (mov r8, r8)
    1848:	bcf8      	pop	{r3, r4, r5, r6, r7}
    184a:	bc08      	pop	{r3}
    184c:	469e      	mov	lr, r3
    184e:	4770      	bx	lr

00001850 <__fini_array_start>:
    1850:	000000b5 	.word	0x000000b5
