Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Jul 29 14:02:08 2018
| Host         : AVACO-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Uart_ETH_wrapper_timing_summary_routed.rpt -rpx Uart_ETH_wrapper_timing_summary_routed.rpx
| Design       : Uart_ETH_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[101]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[102]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[109]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[110]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[117]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[118]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[125]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[126]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[61]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[62]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[69]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[70]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[77]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[78]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[79]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[85]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[86]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[93]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[94]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Uart_ETH_i/UART_Config_Register_0/U0/p_Val2_s_reg_68_reg[95]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.692        0.000                      0                27462        0.006        0.000                      0                27462        3.000        0.000                       0                  9605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Uart_ETH_clk_wiz_1_0                    {0.000 27.127}       54.254          18.432          
    clk_18M_Uart_ETH_clk_wiz_0_0                   {0.000 27.127}       54.254          18.432          
    clk_92M_Uart_ETH_clk_wiz_0_0                   {0.000 5.425}        10.851          92.160          
    clkfbout_Uart_ETH_clk_wiz_0_0                  {0.000 27.127}       54.254          18.432          
  clkfbout_Uart_ETH_clk_wiz_1_0                    {0.000 35.000}       70.000          14.286          
clk_fpga_0                                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                                         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Uart_ETH_clk_wiz_1_0                                                                                                                                                                     17.127        0.000                       0                     3  
    clk_18M_Uart_ETH_clk_wiz_0_0                        51.283        0.000                      0                  105        0.122        0.000                      0                  105       26.147        0.000                       0                    56  
    clk_92M_Uart_ETH_clk_wiz_0_0                         1.692        0.000                      0                27355        0.006        0.000                      0                27355        4.175        0.000                       0                  9538  
    clkfbout_Uart_ETH_clk_wiz_0_0                                                                                                                                                                   45.746        0.000                       0                     3  
  clkfbout_Uart_ETH_clk_wiz_1_0                                                                                                                                                                     30.000        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                                           7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_18M_Uart_ETH_clk_wiz_0_0  clk_92M_Uart_ETH_clk_wiz_0_0        6.205        0.000                      0                   24        0.130        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
  To Clock:  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Uart_ETH_clk_wiz_1_0
  To Clock:  clk_out1_Uart_ETH_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Uart_ETH_clk_wiz_1_0
Waveform(ns):       { 0.000 27.127 }
Period(ns):         54.254
Sources:            { Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         54.254      52.098     BUFGCTRL_X0Y4    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         54.254      53.005     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         54.254      53.005     MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       54.254      45.746     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       54.254      159.106    MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        27.127      17.127     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        27.127      17.127     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        27.127      17.127     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        27.127      17.127     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_18M_Uart_ETH_clk_wiz_0_0
  To Clock:  clk_18M_Uart_ETH_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       51.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.283ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.455%)  route 1.629ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 55.731 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.629     3.693    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.475    55.731    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/C
                         clock pessimism              0.114    55.846    
                         clock uncertainty           -0.173    55.673    
    SLICE_X38Y83         FDRE (Setup_fdre_C_R)       -0.696    54.977    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg
  -------------------------------------------------------------------
                         required time                         54.977    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 51.283    

Slack (MET) :             51.283ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.455%)  route 1.629ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 55.731 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.629     3.693    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.475    55.731    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg/C
                         clock pessimism              0.114    55.846    
                         clock uncertainty           -0.173    55.673    
    SLICE_X38Y83         FDRE (Setup_fdre_C_R)       -0.696    54.977    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg
  -------------------------------------------------------------------
                         required time                         54.977    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 51.283    

Slack (MET) :             51.378ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.455%)  route 1.629ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 55.731 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.629     3.693    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.475    55.731    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[0]/C
                         clock pessimism              0.114    55.846    
                         clock uncertainty           -0.173    55.673    
    SLICE_X39Y83         FDRE (Setup_fdre_C_R)       -0.601    55.072    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[0]
  -------------------------------------------------------------------
                         required time                         55.072    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 51.378    

Slack (MET) :             51.378ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.455%)  route 1.629ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 55.731 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.629     3.693    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.475    55.731    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[1]/C
                         clock pessimism              0.114    55.846    
                         clock uncertainty           -0.173    55.673    
    SLICE_X39Y83         FDRE (Setup_fdre_C_R)       -0.601    55.072    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[1]
  -------------------------------------------------------------------
                         required time                         55.072    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 51.378    

Slack (MET) :             51.378ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.455%)  route 1.629ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 55.731 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.629     3.693    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.475    55.731    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[2]/C
                         clock pessimism              0.114    55.846    
                         clock uncertainty           -0.173    55.673    
    SLICE_X39Y83         FDRE (Setup_fdre_C_R)       -0.601    55.072    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[2]
  -------------------------------------------------------------------
                         required time                         55.072    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 51.378    

Slack (MET) :             51.378ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.455%)  route 1.629ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 55.731 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.629     3.693    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.475    55.731    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[3]/C
                         clock pessimism              0.114    55.846    
                         clock uncertainty           -0.173    55.673    
    SLICE_X39Y83         FDRE (Setup_fdre_C_R)       -0.601    55.072    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[3]
  -------------------------------------------------------------------
                         required time                         55.072    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 51.378    

Slack (MET) :             51.378ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.455%)  route 1.629ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 55.731 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.629     3.693    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.475    55.731    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[4]/C
                         clock pessimism              0.114    55.846    
                         clock uncertainty           -0.173    55.673    
    SLICE_X39Y83         FDRE (Setup_fdre_C_R)       -0.601    55.072    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[4]
  -------------------------------------------------------------------
                         required time                         55.072    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 51.378    

Slack (MET) :             51.479ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_3B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.715ns (27.728%)  route 1.864ns (72.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 55.732 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 f  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.864     3.928    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X40Y84         LUT3 (Prop_lut3_I2_O)        0.296     4.224 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_3B[0]_i_1/O
                         net (fo=1, routed)           0.000     4.224    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_3B[0]_i_1_n_0
    SLICE_X40Y84         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_3B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.476    55.732    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X40Y84         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_3B_reg[0]/C
                         clock pessimism              0.114    55.847    
                         clock uncertainty           -0.173    55.674    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.029    55.703    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_3B_reg[0]
  -------------------------------------------------------------------
                         required time                         55.703    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 51.479    

Slack (MET) :             51.529ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.752ns (68.425%)  route 0.808ns (31.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 55.728 - 54.254 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y68         SRL16E                                       r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     3.275 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.808     4.083    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/Q
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.207 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.207    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_int0__0
    SLICE_X33Y68         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.472    55.728    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y68         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.150    55.879    
                         clock uncertainty           -0.173    55.706    
    SLICE_X33Y68         FDRE (Setup_fdre_C_D)        0.031    55.737    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         55.737    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 51.529    

Slack (MET) :             51.551ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.254ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@54.254ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.419ns (22.331%)  route 1.457ns (77.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 55.732 - 54.254 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.642     1.645    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=28, routed)          1.457     3.521    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_Reset
    SLICE_X39Y84         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     54.254    54.254 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.254 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    55.866    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    52.440 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    55.824    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    52.474 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    54.166    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.257 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.476    55.732    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y84         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg/C
                         clock pessimism              0.114    55.847    
                         clock uncertainty           -0.173    55.674    
    SLICE_X39Y84         FDRE (Setup_fdre_C_R)       -0.601    55.073    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg
  -------------------------------------------------------------------
                         required time                         55.073    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 51.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.552     0.554    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y69         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.751    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X33Y69         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.817     0.819    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y69         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.265     0.554    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.075     0.629    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.553     0.555    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[1]/Q
                         net (fo=5, routed)           0.114     0.810    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg_n_0_[1]
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.855 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_i_1/O
                         net (fo=1, routed)           0.000     0.855    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_i_1_n_0
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.819     0.821    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg/C
                         clock pessimism             -0.253     0.568    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.121     0.689    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_57600_16x_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.549     0.551    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.072     0.787    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/seq_cnt[0]
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.832 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     0.832    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/pr_dec0__0
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.815     0.817    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.253     0.564    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.092     0.656    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.641%)  route 0.143ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/slowest_sync_clk
    SLICE_X35Y70         FDSE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.143     0.837    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/pr
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.815     0.817    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/slowest_sync_clk
    SLICE_X37Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.071     0.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X38Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     0.717 f  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free2_reg[0]/Q
                         net (fo=2, routed)           0.094     0.811    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free2_reg[0]
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.856 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_i_1/O
                         net (fo=1, routed)           0.000     0.856    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.817     0.819    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
                         clock pessimism             -0.253     0.566    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.092     0.658    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.553     0.555    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/s_counter_Free1_reg[4]/Q
                         net (fo=2, routed)           0.128     0.811    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/p_0_in
    SLICE_X39Y84         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.820     0.822    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y84         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg/C
                         clock pessimism             -0.252     0.570    
    SLICE_X39Y84         FDRE (Hold_fdre_C_D)         0.013     0.583    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_reg
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.552     0.554    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y69         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.179     0.874    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/p_3_out[3]
    SLICE_X33Y68         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.818     0.820    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y68         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.251     0.569    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.075     0.644    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.552     0.554    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y69         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     0.801    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X33Y69         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.817     0.819    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y69         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.265     0.554    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.017     0.571    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.549     0.551    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148     0.863    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.908 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     0.908    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X36Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.815     0.817    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y70         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.266     0.551    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.121     0.672    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Path Group:             clk_18M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.553     0.555    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y68         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.131     0.814    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/p_3_out[2]
    SLICE_X33Y68         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.818     0.820    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y68         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.265     0.555    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.017     0.572    Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_18M_Uart_ETH_clk_wiz_0_0
Waveform(ns):       { 0.000 27.127 }
Period(ns):         54.254
Sources:            { Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         54.254      52.098     BUFGCTRL_X0Y1    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         54.254      53.005     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         54.254      53.254     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_exr_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       54.254      159.106    MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         27.127      26.147     SLICE_X32Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         27.127      26.147     SLICE_X32Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_exr_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         27.127      26.147     SLICE_X32Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         27.127      26.147     SLICE_X32Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y69     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.127      26.627     SLICE_X33Y68     Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0/EXT_LPF/lpf_exr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_92M_Uart_ETH_clk_wiz_0_0
  To Clock:  clk_92M_Uart_ETH_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 1.448ns (16.958%)  route 7.091ns (83.042%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 12.494 - 10.851 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.700     1.703    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_clk
    SLICE_X31Y60         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_CS_fsm_reg[23]/Q
                         net (fo=20, routed)          1.983     4.142    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/Q[23]
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.266 f  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_11/O
                         net (fo=1, routed)           0.695     4.961    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_11_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.085 f  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_2/O
                         net (fo=1, routed)           0.627     5.712    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.836 f  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_1/O
                         net (fo=24, routed)          0.524     6.360    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_1_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.484 r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0/O
                         net (fo=10, routed)          0.733     7.217    Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X55Y67         LUT4 (Prop_lut4_I2_O)        0.124     7.341 r  Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=18, routed)          0.636     7.976    Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.100 r  Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.454     8.555    Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=3, routed)           0.711     9.389    Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X80Y67         LUT4 (Prop_lut4_I1_O)        0.124     9.513 r  Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.728    10.242    Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_5
    RAMB18_X4Y27         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.640    12.494    Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y27         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.014    12.508    
                         clock uncertainty           -0.132    12.376    
    RAMB18_X4Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.933    Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 0.580ns (6.555%)  route 8.269ns (93.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 12.395 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        8.269    10.379    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_EN
    SLICE_X83Y83         LUT5 (Prop_lut5_I0_O)        0.124    10.503 r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer[31]_i_1/O
                         net (fo=1, routed)           0.000    10.503    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer[31]
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.542    12.395    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]/C
                         clock pessimism              0.014    12.409    
                         clock uncertainty           -0.132    12.278    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)        0.032    12.310    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.580ns (6.558%)  route 8.264ns (93.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 12.395 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        8.264    10.374    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_EN
    SLICE_X83Y83         LUT5 (Prop_lut5_I0_O)        0.124    10.498 r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer[30]_i_1/O
                         net (fo=1, routed)           0.000    10.498    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer[30]
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.542    12.395    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]/C
                         clock pessimism              0.014    12.409    
                         clock uncertainty           -0.132    12.278    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)        0.031    12.309    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.456ns (5.548%)  route 7.764ns (94.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 12.395 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        7.764     9.874    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_Reset
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.542    12.395    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[28]/C
                         clock pessimism              0.014    12.409    
                         clock uncertainty           -0.132    12.278    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    11.849    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[28]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.456ns (5.548%)  route 7.764ns (94.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 12.395 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        7.764     9.874    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_Reset
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.542    12.395    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[29]/C
                         clock pessimism              0.014    12.409    
                         clock uncertainty           -0.132    12.278    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    11.849    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[29]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.456ns (5.548%)  route 7.764ns (94.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 12.395 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        7.764     9.874    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_Reset
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.542    12.395    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]/C
                         clock pessimism              0.014    12.409    
                         clock uncertainty           -0.132    12.278    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    11.849    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[30]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.456ns (5.548%)  route 7.764ns (94.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 12.395 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        7.764     9.874    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_Reset
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.542    12.395    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X83Y83         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]/C
                         clock pessimism              0.014    12.409    
                         clock uncertainty           -0.132    12.278    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    11.849    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_Timer_reg[31]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 1.448ns (17.612%)  route 6.774ns (82.388%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 12.368 - 10.851 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.700     1.703    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_clk
    SLICE_X31Y60         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/ap_CS_fsm_reg[23]/Q
                         net (fo=20, routed)          1.983     4.142    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/Q[23]
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.266 f  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_11/O
                         net (fo=1, routed)           0.695     4.961    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_11_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.085 f  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_2/O
                         net (fo=1, routed)           0.627     5.712    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.836 f  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_1/O
                         net (fo=24, routed)          1.087     6.923    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart1_V_read_INST_0_i_1_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.047 r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/grp_RecivUART_fu_396/uart3_V_read_INST_0/O
                         net (fo=10, routed)          0.351     7.399    Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.523 r  Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=18, routed)          0.552     8.074    Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.198 r  Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.286     8.484    Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.608 r  Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=3, routed)           0.670     9.278    Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     9.402 r  Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.522     9.925    Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_7
    RAMB18_X2Y26         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.514    12.368    Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y26         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.114    12.482    
                         clock uncertainty           -0.132    12.351    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.908    Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.908    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.456ns (5.576%)  route 7.722ns (94.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 12.394 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        7.722     9.832    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_Reset
    SLICE_X89Y82         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.541    12.394    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X89Y82         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[28]/C
                         clock pessimism              0.014    12.408    
                         clock uncertainty           -0.132    12.277    
    SLICE_X89Y82         FDRE (Setup_fdre_C_R)       -0.429    11.848    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[28]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.456ns (5.576%)  route 7.722ns (94.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 12.394 - 10.851 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.651     1.654    Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/slowest_sync_clk
    SLICE_X39Y62         FDRE                                         r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1662, routed)        7.722     9.832    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_Reset
    SLICE_X89Y82         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.541    12.394    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/i_CLK
    SLICE_X89Y82         FDRE                                         r  Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[29]/C
                         clock pessimism              0.014    12.408    
                         clock uncertainty           -0.132    12.277    
    SLICE_X89Y82         FDRE (Setup_fdre_C_R)       -0.429    11.848    Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0/U0/s_CntSCK_reg[29]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1118]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.724%)  route 0.271ns (62.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.575     0.577    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X26Y55         FDRE                                         r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.164     0.741 r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1118]/Q
                         net (fo=1, routed)           0.271     1.011    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIB0
    SLICE_X30Y47         RAMD32                                       r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.857     0.859    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y47         RAMD32                                       r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
                         clock pessimism              0.000     0.859    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.005    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.231ns (59.400%)  route 0.158ns (40.600%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.555     0.557    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X52Y50         FDRE                                         r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/Q
                         net (fo=2, routed)           0.062     0.760    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/wr_addra_p1[5]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.805 f  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_7/O
                         net (fo=1, routed)           0.096     0.901    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_7_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.946 r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_1/O
                         net (fo=1, routed)           0.000     0.946    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_0
    SLICE_X51Y49         FDSE                                         r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.824     0.826    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y49         FDSE                                         r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                         clock pessimism              0.000     0.826    
    SLICE_X51Y49         FDSE (Hold_fdse_C_D)         0.091     0.917    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/sect_addr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.734%)  route 0.180ns (46.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.555     0.557    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/ap_clk
    SLICE_X50Y41         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/sect_addr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/sect_addr_buf_reg[14]/Q
                         net (fo=1, routed)           0.180     0.901    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/sect_addr_buf_reg_n_0_[14]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.946 r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/could_multi_bursts.araddr_buf[14]_i_1/O
                         net (fo=1, routed)           0.000     0.946    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/araddr_tmp[14]
    SLICE_X49Y42         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.826     0.828    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/ap_clk
    SLICE_X49Y42         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.091     0.914    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.544     0.546    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/fifo_rdata/ap_clk
    SLICE_X50Y26         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     0.710 r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[24]/Q
                         net (fo=1, routed)           0.203     0.912    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/fifo_rdata_n_26
    SLICE_X44Y26         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.812     0.814    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/ap_clk
    SLICE_X44Y26         FDRE                                         r  Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[24]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.070     0.879    Uart_ETH_i/Uart_Blocks/AllDataMover_0/U0/AllDataMover_DRAM_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.556     0.558    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y36         FDRE                                         r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                         net (fo=1, routed)           0.056     0.754    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X36Y36         RAMD32                                       r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.822     0.824    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X36Y36         RAMD32                                       r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X36Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.718    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Uart_ETH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.557     0.559    Uart_ETH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y91         FDRE                                         r  Uart_ETH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  Uart_ETH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.118     0.818    Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X36Y91         SRLC32E                                      r  Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.825     0.827    Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y91         SRLC32E                                      r  Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.776    Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0/U0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.618%)  route 0.117ns (45.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.573     0.575    Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0/U0/i_CLK
    SLICE_X55Y66         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0/U0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0/U0/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.117     0.833    Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y26         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.882     0.884    Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y26         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.631    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.786    Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.621%)  route 0.335ns (70.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.578     0.580    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X28Y55         FDRE                                         r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1088]/Q
                         net (fo=1, routed)           0.335     1.056    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIB0
    SLICE_X30Y44         RAMD32                                       r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.856     0.858    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X30Y44         RAMD32                                       r  Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/CLK
                         clock pessimism              0.000     0.858    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.004    Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.657     0.659    Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y106        FDRE                                         r  Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     0.910    Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y106        SRL16E                                       r  Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.931     0.933    Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y106        SRL16E                                       r  Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.261     0.672    
    SLICE_X26Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.855    Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0/U0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.262%)  route 0.129ns (47.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.605     0.607    Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0/U0/i_CLK
    SLICE_X91Y62         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0/U0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y62         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0/U0/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.129     0.876    Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y25         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.918     0.920    Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y25         RAMB18E1                                     r  Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.666    
    RAMB18_X4Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     0.821    Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_92M_Uart_ETH_clk_wiz_0_0
Waveform(ns):       { 0.000 5.425 }
Period(ns):         10.851
Sources:            { Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.851      7.907      RAMB18_X3Y23     Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.851      7.907      RAMB18_X3Y23     Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.851      7.907      RAMB36_X2Y18     Uart_ETH_i/UART_Config_Register_0/U0/UART_Config_Register_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.851      7.907      RAMB36_X2Y18     Uart_ETH_i/UART_Config_Register_0/U0/UART_Config_Register_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.851      7.907      RAMB18_X3Y24     Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.851      7.907      RAMB18_X3Y24     Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.851      7.907      RAMB18_X4Y26     Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.851      7.907      RAMB18_X4Y26     Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.851      7.907      RAMB18_X2Y24     Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.851      7.907      RAMB18_X2Y24     Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.851      202.509    MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.425       4.175      SLICE_X10Y32     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X20Y38     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X20Y38     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.425       4.175      SLICE_X34Y50     Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X8Y29      Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.425       4.175      SLICE_X8Y29      Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Uart_ETH_clk_wiz_0_0
  To Clock:  clkfbout_Uart_ETH_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Uart_ETH_clk_wiz_0_0
Waveform(ns):       { 0.000 27.127 }
Period(ns):         54.254
Sources:            { Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         54.254      52.098     BUFGCTRL_X0Y2    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         54.254      53.005     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         54.254      53.005     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       54.254      45.746     MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       54.254      159.106    MMCME2_ADV_X0Y0  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Uart_ETH_clk_wiz_1_0
  To Clock:  clkfbout_Uart_ETH_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Uart_ETH_clk_wiz_1_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y3    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Uart_ETH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_18M_Uart_ETH_clk_wiz_0_0
  To Clock:  clk_92M_Uart_ETH_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.984ns (24.118%)  route 3.096ns (75.882%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 12.325 - 10.851 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.647     1.650    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     2.168 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/Q
                         net (fo=20, routed)          3.096     5.264    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/i_In1
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     5.388    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I0_O)      0.238     5.626 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.626    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg_i_2_n_0
    SLICE_X43Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     5.730 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.730    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out__0
    SLICE_X43Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.472    12.325    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/i_CLK
    SLICE_X43Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.152    
                         clock uncertainty           -0.281    11.870    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)        0.064    11.934    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.922ns (22.884%)  route 3.107ns (77.116%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 12.324 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/Q
                         net (fo=16, routed)          3.107     5.210    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/i_In4
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.334 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     5.334    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_i_4_n_0
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I0_O)      0.238     5.572 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.572    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg_i_2_n_0
    SLICE_X41Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     5.676 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.676    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out__0
    SLICE_X41Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.471    12.324    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/i_CLK
    SLICE_X41Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.151    
                         clock uncertainty           -0.281    11.869    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.064    11.933    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.919ns (22.770%)  route 3.117ns (77.230%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 12.323 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/Q
                         net (fo=16, routed)          3.117     5.220    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/i_In4
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     5.344    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_i_4_n_0
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I0_O)      0.241     5.585 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.585    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg_i_2_n_0
    SLICE_X46Y79         MUXF8 (Prop_muxf8_I0_O)      0.098     5.683 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.683    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out__0
    SLICE_X46Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.470    12.323    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/i_CLK
    SLICE_X46Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.150    
                         clock uncertainty           -0.281    11.868    
    SLICE_X46Y79         FDRE (Setup_fdre_C_D)        0.113    11.981    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.981    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.929ns (23.391%)  route 3.043ns (76.609%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 12.323 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/Q
                         net (fo=16, routed)          3.043     5.146    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/i_In5
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_i_5/O
                         net (fo=1, routed)           0.000     5.270    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_i_5_n_0
    SLICE_X47Y80         MUXF7 (Prop_muxf7_I1_O)      0.245     5.515 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.515    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_reg_i_2_n_0
    SLICE_X47Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     5.619 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.619    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out__0
    SLICE_X47Y80         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.470    12.323    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/i_CLK
    SLICE_X47Y80         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.150    
                         clock uncertainty           -0.281    11.868    
    SLICE_X47Y80         FDRE (Setup_fdre_C_D)        0.064    11.932    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.929ns (23.530%)  route 3.019ns (76.470%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 12.324 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/Q
                         net (fo=16, routed)          3.019     5.122    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/i_In5
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.246 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_i_5/O
                         net (fo=1, routed)           0.000     5.246    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_i_5_n_0
    SLICE_X40Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     5.491 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.491    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_reg_i_2_n_0
    SLICE_X40Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     5.595 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.595    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out__0
    SLICE_X40Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.471    12.324    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/i_CLK
    SLICE_X40Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.151    
                         clock uncertainty           -0.281    11.869    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.064    11.933    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.929ns (23.754%)  route 2.982ns (76.246%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 12.323 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/Q
                         net (fo=16, routed)          2.982     5.085    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/i_In5
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     5.209 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_i_5/O
                         net (fo=1, routed)           0.000     5.209    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_i_5_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.245     5.454 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.454    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_reg_i_2_n_0
    SLICE_X45Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     5.558 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.558    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out__0
    SLICE_X45Y80         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.470    12.323    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/i_CLK
    SLICE_X45Y80         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.150    
                         clock uncertainty           -0.281    11.868    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)        0.064    11.932    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.981ns (25.038%)  route 2.937ns (74.962%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 12.327 - 10.851 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.647     1.650    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     2.168 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/Q
                         net (fo=20, routed)          2.937     5.105    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/i_In1
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.229 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     5.229    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_i_4_n_0
    SLICE_X42Y82         MUXF7 (Prop_muxf7_I0_O)      0.241     5.470 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.470    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_reg_i_2_n_0
    SLICE_X42Y82         MUXF8 (Prop_muxf8_I0_O)      0.098     5.568 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.568    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out__0
    SLICE_X42Y82         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.474    12.327    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/i_CLK
    SLICE_X42Y82         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.154    
                         clock uncertainty           -0.281    11.872    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)        0.113    11.985    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.919ns (23.511%)  route 2.990ns (76.489%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 12.327 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/Q
                         net (fo=16, routed)          2.990     5.093    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/i_In3
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.217 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     5.217    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_i_4_n_0
    SLICE_X46Y83         MUXF7 (Prop_muxf7_I0_O)      0.241     5.458 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.458    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_reg_i_2_n_0
    SLICE_X46Y83         MUXF8 (Prop_muxf8_I0_O)      0.098     5.556 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.556    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out__0
    SLICE_X46Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.474    12.327    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/i_CLK
    SLICE_X46Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.154    
                         clock uncertainty           -0.281    11.872    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.113    11.985    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.919ns (23.656%)  route 2.966ns (76.344%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 12.324 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/Q
                         net (fo=16, routed)          2.966     5.069    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/i_In4
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124     5.193 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     5.193    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_i_4_n_0
    SLICE_X46Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     5.434 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.434    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg_i_2_n_0
    SLICE_X46Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     5.532 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.532    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out__0
    SLICE_X46Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.471    12.324    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/i_CLK
    SLICE_X46Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.151    
                         clock uncertainty           -0.281    11.869    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.113    11.982    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.851ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@10.851ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.929ns (24.449%)  route 2.871ns (75.551%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 12.324 - 10.851 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.759     1.762    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.644     1.647    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_9600_16x_reg/Q
                         net (fo=16, routed)          2.871     4.974    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/i_In5
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.098 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_i_5/O
                         net (fo=1, routed)           0.000     5.098    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_i_5_n_0
    SLICE_X43Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     5.343 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     5.343    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg_i_2_n_0
    SLICE_X43Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     5.447 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     5.447    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out__0
    SLICE_X43Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                     10.851    10.851 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.851 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    12.463    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.038 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.567    12.421    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     9.072 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    10.763    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.854 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        1.471    12.324    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/i_CLK
    SLICE_X43Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg/C
                         clock pessimism             -0.174    12.151    
                         clock uncertainty           -0.281    11.869    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)        0.064    11.933    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  6.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.280ns (33.771%)  route 0.549ns (66.229%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/Q
                         net (fo=16, routed)          0.549     1.243    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/i_In3
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.288 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     1.288    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_i_4_n_0
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I0_O)      0.071     1.359 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.359    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg_i_2_n_0
    SLICE_X41Y79         MUXF8 (Prop_muxf8_I0_O)      0.023     1.382 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.382    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out__0
    SLICE_X41Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.815     0.817    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/i_CLK
    SLICE_X41Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg/C
                         clock pessimism              0.049     0.866    
                         clock uncertainty            0.281     1.147    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.105     1.252    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.281ns (31.752%)  route 0.604ns (68.248%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/Q
                         net (fo=16, routed)          0.604     1.298    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/i_In3
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.343 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     1.343    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_i_4_n_0
    SLICE_X42Y81         MUXF7 (Prop_muxf7_I0_O)      0.073     1.416 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.416    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_reg_i_2_n_0
    SLICE_X42Y81         MUXF8 (Prop_muxf8_I0_O)      0.022     1.438 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.438    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out__0
    SLICE_X42Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.817     0.819    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/i_CLK
    SLICE_X42Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_reg/C
                         clock pessimism              0.049     0.868    
                         clock uncertainty            0.281     1.149    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.134     1.283    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.283ns (33.001%)  route 0.575ns (66.999%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_reg/Q
                         net (fo=16, routed)          0.575     1.268    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/i_In7
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.313 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_i_5/O
                         net (fo=1, routed)           0.000     1.313    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_i_5_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.074     1.387 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.387    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg_i_2_n_0
    SLICE_X43Y81         MUXF8 (Prop_muxf8_I0_O)      0.023     1.410 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.410    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out__0
    SLICE_X43Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.817     0.819    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/i_CLK
    SLICE_X43Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg/C
                         clock pessimism              0.049     0.868    
                         clock uncertainty            0.281     1.149    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.105     1.254    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.283ns (32.201%)  route 0.596ns (67.799%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_reg/Q
                         net (fo=16, routed)          0.596     1.290    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/i_In7
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.335 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_i_5/O
                         net (fo=1, routed)           0.000     1.335    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_i_5_n_0
    SLICE_X40Y82         MUXF7 (Prop_muxf7_I1_O)      0.074     1.409 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.409    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_reg_i_2_n_0
    SLICE_X40Y82         MUXF8 (Prop_muxf8_I0_O)      0.023     1.432 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.432    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out__0
    SLICE_X40Y82         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.818     0.820    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/i_CLK
    SLICE_X40Y82         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_reg/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.281     1.150    
    SLICE_X40Y82         FDRE (Hold_fdre_C_D)         0.105     1.255    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.281ns (30.832%)  route 0.630ns (69.168%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/Q
                         net (fo=16, routed)          0.630     1.324    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/i_In3
    SLICE_X46Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.369 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     1.369    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_i_4_n_0
    SLICE_X46Y81         MUXF7 (Prop_muxf7_I0_O)      0.073     1.442 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.442    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg_i_2_n_0
    SLICE_X46Y81         MUXF8 (Prop_muxf8_I0_O)      0.022     1.464 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.464    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out__0
    SLICE_X46Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.817     0.819    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/i_CLK
    SLICE_X46Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg/C
                         clock pessimism              0.049     0.868    
                         clock uncertainty            0.281     1.149    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.134     1.283    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.281ns (30.791%)  route 0.632ns (69.209%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_38400_16x_reg/Q
                         net (fo=16, routed)          0.632     1.325    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/i_In3
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.370 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     1.370    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_i_4_n_0
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I0_O)      0.073     1.443 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.443    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg_i_2_n_0
    SLICE_X46Y79         MUXF8 (Prop_muxf8_I0_O)      0.022     1.465 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.465    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out__0
    SLICE_X46Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.815     0.817    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/i_CLK
    SLICE_X46Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg/C
                         clock pessimism              0.049     0.866    
                         clock uncertainty            0.281     1.147    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.134     1.281    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.281ns (30.655%)  route 0.636ns (69.345%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/Q
                         net (fo=16, routed)          0.636     1.329    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/i_In4
    SLICE_X42Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.374 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     1.374    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_i_4_n_0
    SLICE_X42Y79         MUXF7 (Prop_muxf7_I0_O)      0.073     1.447 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.447    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_reg_i_2_n_0
    SLICE_X42Y79         MUXF8 (Prop_muxf8_I0_O)      0.022     1.469 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.469    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out__0
    SLICE_X42Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.815     0.817    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/i_CLK
    SLICE_X42Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_reg/C
                         clock pessimism              0.049     0.866    
                         clock uncertainty            0.281     1.147    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.134     1.281    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1/U0/s_Baud_R1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.164ns (18.924%)  route 0.703ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.553     0.555    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X38Y83         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_115200_16x_reg/Q
                         net (fo=20, routed)          0.703     1.421    Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1/U0/i_Baudx16
    SLICE_X46Y58         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1/U0/s_Baud_R1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.825     0.827    Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1/U0/i_CLK
    SLICE_X46Y58         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1/U0/s_Baud_R1_reg/C
                         clock pessimism              0.049     0.876    
                         clock uncertainty            0.281     1.157    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.060     1.217    Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1/U0/s_Baud_R1_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_4800_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.267ns (29.242%)  route 0.646ns (70.758%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.552     0.554    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y82         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_4800_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_4800_reg/Q
                         net (fo=32, routed)          0.646     1.341    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/i_In12
    SLICE_X47Y82         MUXF7 (Prop_muxf7_I0_O)      0.107     1.448 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out_reg_i_3/O
                         net (fo=1, routed)           0.000     1.448    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out_reg_i_3_n_0
    SLICE_X47Y82         MUXF8 (Prop_muxf8_I1_O)      0.019     1.467 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.467    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out__0
    SLICE_X47Y82         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.818     0.820    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/i_CLK
    SLICE_X47Y82         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out_reg/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.281     1.150    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.105     1.255    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@27.127ns period=54.254ns})
  Destination:            Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_92M_Uart_ETH_clk_wiz_0_0  {rise@0.000ns fall@5.425ns period=10.851ns})
  Path Group:             clk_92M_Uart_ETH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_92M_Uart_ETH_clk_wiz_0_0 rise@0.000ns - clk_18M_Uart_ETH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.280ns (30.513%)  route 0.638ns (69.487%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.578     0.580    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.551     0.553    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/i_CLK
    SLICE_X39Y81         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0/U0/o_Baud_19200_16x_reg/Q
                         net (fo=16, routed)          0.638     1.331    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/i_In4
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.376 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_i_4/O
                         net (fo=1, routed)           0.000     1.376    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_i_4_n_0
    SLICE_X43Y79         MUXF7 (Prop_muxf7_I0_O)      0.071     1.447 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg_i_2/O
                         net (fo=1, routed)           0.000     1.447    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg_i_2_n_0
    SLICE_X43Y79         MUXF8 (Prop_muxf8_I0_O)      0.023     1.470 r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.470    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out__0
    SLICE_X43Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_92M_Uart_ETH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Uart_ETH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.844     0.846    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9538, routed)        0.815     0.817    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/i_CLK
    SLICE_X43Y79         FDRE                                         r  Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg/C
                         clock pessimism              0.049     0.866    
                         clock uncertainty            0.281     1.147    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.105     1.252    Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5/U0/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.218    





