from . import const

I2C_GEN_CALL_ADDR       = const(0x00)

ADS1115_OP_RESET        = const(0x06)

ADS1115_ADDR_CONV_REG   = const(0x00)
ADS1115_ADDR_CONF_REG   = const(0x01)
ADS1115_ADDR_LO_THR_REG = const(0x02)
ADS1115_ADDR_HI_THR_REG = const(0x03)

ADS1115_MASK_CFG_OP_STATUS = const(0x01 << 15)

ADS1115_MASK_CFG_MUX_CH01  = const(0x00 << 12)
ADS1115_MASK_CFG_MUX_CH23  = const(0x03 << 12)
ADS1115_MASK_CFG_MUX_CH0   = const(0x04 << 12)
ADS1115_MASK_CFG_MUX_CH1   = const(0x05 << 12)
ADS1115_MASK_CFG_MUX_CH2   = const(0x06 << 12)
ADS1115_MASK_CFG_MUX_CH3   = const(0x07 << 12)

ADS1115_MASK_CFG_PGA_FSR_L1 = const(0x05 << 9) # +-0.256 V
ADS1115_MASK_CFG_PGA_FSR_L2 = const(0x04 << 9) # +-0.512 V
ADS1115_MASK_CFG_PGA_FSR_L3 = const(0x03 << 9) # +-1.024 V
ADS1115_MASK_CFG_PGA_FSR_L4 = const(0x02 << 9) # +-2.048 V
ADS1115_MASK_CFG_PGA_FSR_L5 = const(0x01 << 9) # +-4.096 V
ADS1115_MASK_CFG_PGA_FSR_L6 = const(0x00 << 9) # +-6.144 V

ADS1115_MASK_CFG_OM_CCM = const(0x00 << 8)
ADS1115_MASK_CFG_OM_SSM = const(0x01 << 8)

ADS1115_MASK_CFG_DR_8SPS   = const(0x00 << 5)
ADS1115_MASK_CFG_DR_16SPS  = const(0x01 << 5)
ADS1115_MASK_CFG_DR_32SPS  = const(0x02 << 5)
ADS1115_MASK_CFG_DR_64SPS  = const(0x03 << 5)
ADS1115_MASK_CFG_DR_128SPS = const(0x04 << 5)
ADS1115_MASK_CFG_DR_250SPS = const(0x05 << 5)
ADS1115_MASK_CFG_DR_475SPS = const(0x06 << 5)
ADS1115_MASK_CFG_DR_860SPS = const(0x07 << 5)

ADS1115_MASK_CFG_COMP_QUE_DISABLE = const(0x03)

ADS1115_CONFIG_DEFAULT = \
        ADS1115_MASK_CFG_MUX_CH0 | \
        ADS1115_MASK_CFG_PGA_FSR_L3 | \
        ADS1115_MASK_CFG_OM_SSM | \
        ADS1115_MASK_CFG_DR_128SPS | \
        ADS1115_MASK_CFG_COMP_QUE_DISABLE

ADS1115_MASK_CLEAR_CHANNEL = const(0x01 << 15) | const(0xFFFF >> 4)