#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May  5 10:18:41 2021
# Process ID: 24084
# Current directory: E:/Lab 9-10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35328 E:\Lab 9-10\Lab 9-10.xpr
# Log file: E:/Lab 9-10/vivado.log
# Journal file: E:/Lab 9-10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Lab 9-10/Lab 9-10.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Lab 5/Lab 5.srcs/sources_1/new/D_FF.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Lab 5/Lab 5.srcs/sources_1/new/Slow_clk.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 52dcb91c77fa4d91b387034ee4c96723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_sim_behav xil_defaultlib.nanoprocessor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nanoprocessor_sim_behav -key {Behavioral:sim_1:Functional:nanoprocessor_sim} -tclbatch {nanoprocessor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source nanoprocessor_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nanoprocessor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 949.703 ; gain = 16.367
export_ip_user_files -of_objects  [get_files {{E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_seg.vhd}}] -no_script -reset -force -quiet
remove_files  {{E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_seg.vhd}}
file delete -force {E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_seg.vhd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 52dcb91c77fa4d91b387034ee4c96723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_sim_behav xil_defaultlib.nanoprocessor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nanoprocessor_sim_behav -key {Behavioral:sim_1:Functional:nanoprocessor_sim} -tclbatch {nanoprocessor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source nanoprocessor_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nanoprocessor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 955.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 52dcb91c77fa4d91b387034ee4c96723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_sim_behav xil_defaultlib.nanoprocessor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nanoprocessor_sim_behav -key {Behavioral:sim_1:Functional:nanoprocessor_sim} -tclbatch {nanoprocessor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source nanoprocessor_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nanoprocessor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 960.926 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nanoprocessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1076.090 ; gain = 115.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:17]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Slow_Clk.vhd:4' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Slow_Clk.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Slow_Clk.vhd:9]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Instruction_decoder.vhd:34' bound to instance 'Instruction_decoder_0' of component 'Instruction_decoder' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:132]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Instruction_decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_40' of component 'Decoder_2_to_4' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Instruction_decoder.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (3#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Instruction_decoder.vhd:48]
INFO: [Synth 8-3491] module 'ProgramRom' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/Downloads/ProgramROM.VHD:5' bound to instance 'ProgramRom_0' of component 'ProgramRom' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ProgramRom' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/Downloads/ProgramROM.VHD:10]
INFO: [Synth 8-256] done synthesizing module 'ProgramRom' (4#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/Downloads/ProgramROM.VHD:10]
INFO: [Synth 8-3491] module 'display_unit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/display_unit.vhd:5' bound to instance 'display_unit_0' of component 'display_unit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:150]
INFO: [Synth 8-638] synthesizing module 'display_unit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/display_unit.vhd:12]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/LUT_16_7.vhd:5' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/display_unit.vhd:20]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/LUT_16_7.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (5#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/LUT_16_7.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'display_unit' (6#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/display_unit.vhd:12]
INFO: [Synth 8-3491] module 'MUX_2way_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_4bit.vhd:34' bound to instance 'MUX_2way_4bit_0' of component 'MUX_2way_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'MUX_2way_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_0' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_4bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer_4bit' (7#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:11]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_1' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_4bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'MUX_2way_4bit' (8#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2way_3bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_3bit.vhd:34' bound to instance 'MUX_2way_3bit_0' of component 'MUX_2way_3bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'MUX_2way_3bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_3bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_3bit.vhd:34' bound to instance 'tri_state_buffer_3bit_0' of component 'tri_state_buffer_3bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_3bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer_3bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_3bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer_3bit' (9#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_3bit.vhd:40]
INFO: [Synth 8-3491] module 'tri_state_buffer_3bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_3bit.vhd:34' bound to instance 'tri_state_buffer_3bit_1' of component 'tri_state_buffer_3bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_3bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'MUX_2way_3bit' (10#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'TBA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/TBA.vhd:34' bound to instance 'TBA_0' of component 'TBA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:170]
INFO: [Synth 8-638] synthesizing module 'TBA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/TBA.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/TBA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/HA.vhd:6' bound to instance 'HA_0' of component 'HA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:22]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/HA.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'HA' (11#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/HA.vhd:13]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/HA.vhd:6' bound to instance 'HA_1' of component 'HA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FA' (12#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/TBA.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/TBA.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'TBA' (13#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/TBA.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:4' bound to instance 'Program_Counter_0' of component 'Program_Counter' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:11]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/D_FF.vhd:4' bound to instance 'D_FF0' of component 'D_FF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:22]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/D_FF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (14#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/D_FF.vhd:12]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/D_FF.vhd:4' bound to instance 'D_FF1' of component 'D_FF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:29]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/D_FF.vhd:4' bound to instance 'D_FF2' of component 'D_FF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (15#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Program_Counter.vhd:11]
INFO: [Synth 8-3491] module 'Add_sub' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Add_sub.vhd:34' bound to instance 'Add_sub_0' of component 'Add_sub' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Add_sub' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Add_sub.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Add_sub.vhd:58]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Add_sub.vhd:66]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Add_sub.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/FA.vhd:4' bound to instance 'FA_3' of component 'FA' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Add_sub.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Add_sub' (16#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Add_sub.vhd:43]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:4' bound to instance 'Reg_bank_0' of component 'Reg_bank' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Reg_bank' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (17#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg0' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:12]
INFO: [Synth 8-3491] module 'Reg_DFF' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_DFF.vhd:4' bound to instance 'D_FF0' of component 'Reg_DFF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Reg_DFF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_DFF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Reg_DFF' (18#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_DFF.vhd:13]
INFO: [Synth 8-3491] module 'Reg_DFF' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_DFF.vhd:4' bound to instance 'D_FF1' of component 'Reg_DFF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:34]
INFO: [Synth 8-3491] module 'Reg_DFF' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_DFF.vhd:4' bound to instance 'D_FF2' of component 'Reg_DFF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_DFF' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Reg_DFF.vhd:4' bound to instance 'D_FF3' of component 'Reg_DFF' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Reg' (19#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:12]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg1' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:55]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg2' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:63]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg3' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg4' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg5' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:87]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg6' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:95]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg.vhd:4' bound to instance 'Reg7' of component 'Reg' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank' (20#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd:19]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_A' of component 'MUX_8_to_1' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:207]
INFO: [Synth 8-638] synthesizing module 'MUX_8_to_1' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:63]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_0' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:67]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_1' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:71]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_2' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:75]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_3' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:79]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_4' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:83]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_5' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:87]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_6' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:91]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd:5' bound to instance 'tri_state_buffer_4bit_7' of component 'tri_state_buffer_4bit' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_to_1' (21#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_B' of component 'MUX_8_to_1' [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (22#1) [E:/Lab 9-10/Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd:17]
WARNING: [Synth 8-3917] design Nanoprocessor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design TBA has unconnected port C_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.340 ; gain = 158.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.340 ; gain = 158.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.340 ; gain = 158.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Lab 9-10/Lab 9-10.srcs/constrs_1/new/nanoprocessor_xdc.xdc]
Finished Parsing XDC File [E:/Lab 9-10/Lab 9-10.srcs/constrs_1/new/nanoprocessor_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1457.832 ; gain = 496.906
103 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1457.832 ; gain = 496.906
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 52dcb91c77fa4d91b387034ee4c96723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_sim_behav xil_defaultlib.nanoprocessor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nanoprocessor_sim_behav -key {Behavioral:sim_1:Functional:nanoprocessor_sim} -tclbatch {nanoprocessor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source nanoprocessor_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nanoprocessor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 52dcb91c77fa4d91b387034ee4c96723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_sim_behav xil_defaultlib.nanoprocessor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab 9-10/Lab 9-10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nanoprocessor_sim_behav -key {Behavioral:sim_1:Functional:nanoprocessor_sim} -tclbatch {nanoprocessor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source nanoprocessor_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nanoprocessor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  5 12:55:00 2021...
