Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 16 22:09:17 2020
| Host         : DESKTOP-FEIK2JA running 64-bit major release  (build 9200)
| Command      : report_utilization -file Main_vivado_utilization_placed.rpt -pb Main_vivado_utilization_placed.pb
| Design       : Main_vivado
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                | 4715 |     0 |    230400 |  2.05 |
|   LUT as Logic          | 4715 |     0 |    230400 |  2.05 |
|   LUT as Memory         |    0 |     0 |    101760 |  0.00 |
| CLB Registers           | 5614 |     0 |    460800 |  1.22 |
|   Register as Flip Flop | 5614 |     0 |    460800 |  1.22 |
|   Register as Latch     |    0 |     0 |    460800 |  0.00 |
| CARRY8                  |  171 |     0 |     28800 |  0.59 |
| F7 Muxes                |    5 |     0 |    115200 | <0.01 |
| F8 Muxes                |    0 |     0 |     57600 |  0.00 |
| F9 Muxes                |    0 |     0 |     28800 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1     |          Yes |           - |          Set |
| 8     |          Yes |           - |        Reset |
| 81    |          Yes |         Set |            - |
| 5524  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  954 |     0 |     28800 |  3.31 |
|   CLBL                                     |  459 |     0 |           |       |
|   CLBM                                     |  495 |     0 |           |       |
| LUT as Logic                               | 4715 |     0 |    230400 |  2.05 |
|   using O5 output only                     |   83 |       |           |       |
|   using O6 output only                     | 3338 |       |           |       |
|   using O5 and O6                          | 1294 |       |           |       |
| LUT as Memory                              |    0 |     0 |    101760 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              | 5614 |     0 |    460800 |  1.22 |
|   Register driven from within the CLB      | 3025 |       |           |       |
|   Register driven from outside the CLB     | 2589 |       |           |       |
|     LUT in front of the register is unused | 1624 |       |           |       |
|     LUT in front of the register is used   |  965 |       |           |       |
| Unique Control Sets                        |  195 |       |     57600 |  0.34 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |       624 |  0.00 |
| URAM           |    0 |     0 |        96 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   11 |     0 |      1728 |  0.64 |
|   DSP48E2 only |   11 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  298 |     0 |       360 | 82.78 |
| HPIOB_M          |  135 |     0 |       144 | 93.75 |
|   INPUT          |   91 |       |           |       |
|   OUTPUT         |   44 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |  134 |     0 |       144 | 93.06 |
|   INPUT          |   90 |       |           |       |
|   OUTPUT         |   44 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    7 |     0 |        24 | 29.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    6 |     0 |        24 | 25.00 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |   16 |     0 |        24 | 66.67 |
|   INPUT          |   12 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       544 |  0.18 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 5524 |            Register |
| LUT4       | 1710 |                 CLB |
| LUT5       | 1462 |                 CLB |
| LUT6       | 1047 |                 CLB |
| LUT3       | 1015 |                 CLB |
| LUT2       |  656 |                 CLB |
| INBUF      |  199 |                 I/O |
| IBUFCTRL   |  199 |              Others |
| CARRY8     |  171 |                 CLB |
| LUT1       |  119 |                 CLB |
| OBUF       |   99 |                 I/O |
| FDSE       |   81 |            Register |
| DSP48E2    |   11 |          Arithmetic |
| FDCE       |    8 |            Register |
| MUXF7      |    5 |                 CLB |
| MMCME4_ADV |    1 |               Clock |
| FDPE       |    1 |            Register |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| clk_wiz_0 |    1 |
+-----------+------+


