{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 17:53:11 2021 " "Info: Processing started: Fri Jun 18 17:53:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU8951 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"MCU8951\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll50:inst17\|altpll:altpll_component\|altpll_9qo1:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"pll50:inst17\|altpll:altpll_component\|altpll_9qo1:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll50:inst17\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll50:inst17\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] port" {  } { { "db/altpll_9qo1.tdf" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/db/altpll_9qo1.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_9qo1.tdf" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/db/altpll_9qo1.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 36 " "Warning: No exact pin location assignment(s) for 15 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[7\] " "Info: Pin P0O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[7] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 408 1096 1272 424 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[7\] " "Info: Pin P3O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[7] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[6\] " "Info: Pin P3O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[6] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[5\] " "Info: Pin P3O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[5] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[4\] " "Info: Pin P3O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[4] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[3\] " "Info: Pin P3O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[3] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[2\] " "Info: Pin P3O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[2] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[1\] " "Info: Pin P3O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[1] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[0\] " "Info: Pin P3O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3O[0] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 456 1072 1248 472 "P3O\[7..0\]" "" } { 808 616 728 824 "P3O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3O[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[7\] " "Info: Pin POE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[6\] " "Info: Pin POE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[5\] " "Info: Pin POE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[5] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[4\] " "Info: Pin POE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[4] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[3\] " "Info: Pin POE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[3] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[1\] " "Info: Pin POE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[1] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst\|inst1\|inst14\|Q~I\|combout " "Warning: Node \"inst\|inst\|inst1\|inst14\|Q~I\|combout\" is a latch" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 242 48 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU8951.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Warning: Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Warning: Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Warning: Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Warning: Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst9 " "Warning: Node: CPU8051V1:inst\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst19 " "Warning: Node: CPU8051V1:inst\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Warning: Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll50:inst17\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node pll50:inst17\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_9qo1.tdf" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/db/altpll_9qo1.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|altpll_9qo1:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|inst19  " "Info: Automatically promoted node CPU8051V1:inst\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15~I " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15~I" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 25752 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|inst19~0 " "Info: Destination node CPU8051V1:inst\|inst19~0" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 1967 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|inst19~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 25741 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|inst19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15  " "Info: Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24~I " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24~I" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2111 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26~I " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26~I" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2295 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "POE\[2\]~output " "Info: Destination node POE\[2\]~output" {  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[2]~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 25752 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26  " "Info: Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2295 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24  " "Info: Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2111 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3  " "Info: Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 136 50 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input  " "Info: Automatically promoted node RST~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 264 528 696 280 "RST" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "RST~input Global Clock " "Info: Pin RST~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 264 528 696 280 "RST" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst28  " "Info: Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 3036 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst28 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst  " "Info: Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~17 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~17" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~14 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~14" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~11 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~11" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~12 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~12" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~16 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~16" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~9 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~9" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~7 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~7" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 3281 49 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 137 49 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~13 " "Info: Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~13" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 2345 55 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34  " "Info: Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/CPU8051V1.vqm" 3281 49 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 0 15 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 35 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 9 32 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.679 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.679" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 47.679  " "Info: Path #1: Setup slack is 47.679 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] " "Info: From Node    : sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:sld_hub_inst\|tdo " "Info: To Node      : sld_hub:sld_hub_inst\|tdo" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Info: Launch Clock : altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Info: Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.697      3.697  R        clock network delay " "Info:      3.697      3.697  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.199     uTco  sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] " "Info:      3.896      0.199     uTco  sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.000 FF  CELL  sld_hub_inst\|irf_reg\[1\]\[2\]\|q " "Info:      3.896      0.000 FF  CELL  sld_hub_inst\|irf_reg\[1\]\[2\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.556      0.660 FF    IC  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0~7\|datad " "Info:      4.556      0.660 FF    IC  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0~7\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256:inst6|altsyncram:altsyncram_component|altsyncram_p2i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.685      0.129 FR  CELL  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0~7\|combout " "Info:      4.685      0.129 FR  CELL  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0~7\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256:inst6|altsyncram:altsyncram_component|altsyncram_p2i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.072      0.387 RR    IC  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|datad " "Info:      5.072      0.387 RR    IC  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256:inst6|altsyncram:altsyncram_component|altsyncram_p2i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.192      0.120 RF  CELL  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|combout " "Info:      5.192      0.120 RF  CELL  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256:inst6|altsyncram:altsyncram_component|altsyncram_p2i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.119     -0.073 FF    IC  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|dataa " "Info:      5.119     -0.073 FF    IC  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256:inst6|altsyncram:altsyncram_component|altsyncram_p2i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.486      0.367 FF  CELL  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|combout " "Info:      5.486      0.367 FF  CELL  inst6\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256:inst6|altsyncram:altsyncram_component|altsyncram_p2i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.546      0.060 FF    IC  sld_hub_inst\|tdo~9\|datac " "Info:      5.546      0.060 FF    IC  sld_hub_inst\|tdo~9\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.787      0.241 FF  CELL  sld_hub_inst\|tdo~9\|combout " "Info:      5.787      0.241 FF  CELL  sld_hub_inst\|tdo~9\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.960      0.173 FF    IC  sld_hub_inst\|tdo~10\|datad " "Info:      5.960      0.173 FF    IC  sld_hub_inst\|tdo~10\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.089      0.129 FR  CELL  sld_hub_inst\|tdo~10\|combout " "Info:      6.089      0.129 FR  CELL  sld_hub_inst\|tdo~10\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.089      0.000 RR    IC  sld_hub_inst\|tdo\|d " "Info:      6.089      0.000 RR    IC  sld_hub_inst\|tdo\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.163      0.074 RR  CELL  sld_hub:sld_hub_inst\|tdo " "Info:      6.163      0.074 RR  CELL  sld_hub:sld_hub_inst\|tdo" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.827      3.827  F        clock network delay " "Info:     53.827      3.827  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.842      0.015     uTsu  sld_hub:sld_hub_inst\|tdo " "Info:     53.842      0.015     uTsu  sld_hub:sld_hub_inst\|tdo" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.163 " "Info: Data Arrival Time  :     6.163" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.842 " "Info: Data Required Time :    53.842" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.679  " "Info: Slack              :    47.679 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[7\] GND " "Info: Pin POE\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[6\] VCC " "Info: Pin POE\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[5\] GND " "Info: Pin POE\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[5] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[4\] GND " "Info: Pin POE\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[4] } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 600 1072 1248 616 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[7\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[7\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[7\] 2.5 V " "Info: Type bi-directional pin P3\[7\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[7\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[6\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[6\] 2.5 V " "Info: Type bi-directional pin P3\[6\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[6\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[5\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[5\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[5\] 2.5 V " "Info: Type bi-directional pin P3\[5\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[5\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[4\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[4\] 2.5 V " "Info: Type bi-directional pin P3\[4\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[4\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[3\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[3\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[3\] 2.5 V " "Info: Type bi-directional pin P3\[3\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[3\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[2\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[2\] 2.5 V " "Info: Type bi-directional pin P3\[2\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[2\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[1\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[1\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[1\] 2.5 V " "Info: Type bi-directional pin P3\[1\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[1\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[0\] " "Info: Following pins have the same output enable: CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|DE\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P3\[0\] 2.5 V " "Info: Type bi-directional pin P3\[0\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P3\[0\]" } } } } { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.bdf" { { 816 896 1072 832 "P3\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.fit.smsg " "Info: Generated suppressed messages file D:/组成实验箱/keil study/quartus8051_4x4key/8051_4x4key/MCU8951.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 17:53:25 2021 " "Info: Processing ended: Fri Jun 18 17:53:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
