Active-HDL 13.0.375.8320 2024-12-07 12:46:40

Elaboration top modules:
VHDL Configuration            testbench_for_circuit


------------------------------------------------------------------------------------------------
Entity     | Architecture    | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
circuit_tb | TB_ARCHITECTURE | circuit |      | 13.0.375.8320 (Windows64) | -O3
circuit    | circuit         | circuit |      | 13.0.375.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Configuration           | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
testbench_for_circuit        | circuit |      | 13.0.375.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package                 | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
standard                     | std     |      |                           | <unavailable>
TEXTIO                       | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164               | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                  | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                      | Comment
------------------------------------------------------------------------------------------------
circuit                      | None
ieee                         | Standard IEEE packages library
std                          | Standard VHDL library
------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_circuit

