INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
