--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Programmer/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_sync_generator tri_level_sync_generator.ncd -o
tri_level_sync_generator.twr tri_level_sync_generator.pcf


Design file:              tri_level_sync_generator.ncd
Physical constraint file: tri_level_sync_generator.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_f1485 = PERIOD TIMEGRP "f1485"  6.667 nS   HIGH 50.000000 % ;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_f1484 = PERIOD TIMEGRP "f1484"  6.667 nS   HIGH 50.000000 % ;

 1652 items analyzed, 7 timing errors detected. (7 setup errors, 0 hold errors)
 Minimum period is   8.057ns.
--------------------------------------------------------------------------------
Slack:                  -0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed (FF)
  Destination:          trilevel_syncgenerator3_TLTimer_div_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g3 rising at 0.000ns
  Destination Clock:    f148g3 falling at 3.333ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator3_TLTimer_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y8.YQ       Tcko                  0.720   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
                                                       trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X25Y21.G2      net (fanout=1)        1.797   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X25Y21.Y       Tilo                  0.550   trilevel_syncgenerator3_TLTimer_div<0>
                                                       trilevel_syncgenerator3_tsg_reset41
    SLICE_X24Y21.F1      net (fanout=12)       0.271   trilevel_syncgenerator3_tp<3>
    SLICE_X24Y21.CLK     Tfck                  0.690   trilevel_syncgenerator3_TLTimer_div<1>
                                                       trilevel_syncgenerator3_TLTimer_div_Mmux__n0001_Result<1>1
                                                       trilevel_syncgenerator3_TLTimer_div_1
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.960ns logic, 2.068ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_5 (FF)
  Destination:          trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_23 (FF)
  Requirement:          6.667ns
  Data Path Delay:      7.142ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g1 rising at 0.000ns
  Destination Clock:    f148g1 rising at 6.667ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_5 to trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y1.YQ        Tcko                  0.720   trilevel_syncgenerator1_Genlock_delay_cnt_delay_count<5>
                                                       trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_5
    SLICE_X6Y12.F1       net (fanout=10)       2.815   trilevel_syncgenerator1_Genlock_delay_cnt_delay_count<5>
    SLICE_X6Y12.X        Tilo                  0.608   CHOICE2193
                                                       trilevel_syncgenerator1_Genlock_delay_cnt__n000527
    SLICE_X4Y13.F4       net (fanout=1)        0.358   CHOICE2193
    SLICE_X4Y13.X        Tilo                  0.608   trilevel_syncgenerator1_Genlock_delay_cnt__n0005
                                                       trilevel_syncgenerator1_Genlock_delay_cnt__n000560
    SLICE_X5Y12.CE       net (fanout=1)        1.431   trilevel_syncgenerator1_Genlock_delay_cnt__n0005
    SLICE_X5Y12.CLK      Tceck                 0.602   trilevel_syncgenerator1_Genlock_delay_cnt_delay_count<23>
                                                       trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (2.538ns logic, 4.604ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed (FF)
  Destination:          trilevel_syncgenerator3_TLTimer_div_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g3 rising at 0.000ns
  Destination Clock:    f148g3 falling at 3.333ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator3_TLTimer_div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y8.YQ       Tcko                  0.720   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
                                                       trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X25Y21.G2      net (fanout=1)        1.797   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X25Y21.Y       Tilo                  0.550   trilevel_syncgenerator3_TLTimer_div<0>
                                                       trilevel_syncgenerator3_tsg_reset41
    SLICE_X25Y21.F4      net (fanout=12)       0.044   trilevel_syncgenerator3_tp<3>
    SLICE_X25Y21.CLK     Tfck                  0.633   trilevel_syncgenerator3_TLTimer_div<0>
                                                       trilevel_syncgenerator3_TLTimer_div_Mmux__n0001_Result<0>1
                                                       trilevel_syncgenerator3_TLTimer_div_0
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.903ns logic, 1.841ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_f27 = PERIOD TIMEGRP "f27"  37.037 nS   HIGH 50.000000 % ;

 15 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.823ns.
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    7.892|         |    4.569|    4.865|
f1485          |    8.592|         |    5.960|    6.256|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    8.726|         |    4.885|    4.963|
f1485          |    7.683|         |    4.848|    5.144|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f27
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f27            |    3.363|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7  Score: 2125

Constraints cover 1667 paths, 0 nets, and 1872 connections

Design statistics:
   Minimum period:   8.057ns (Maximum frequency: 124.116MHz)


Analysis completed Thu May 26 10:17:02 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 56 MB
