$date
	Mon Sep  8 15:29:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_D_using_T $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ RST $end
$scope module uut $end
$var wire 1 # D $end
$var wire 1 ! Q $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 1 & Q_int $end
$scope module U1 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
1$
0#
0"
0!
$end
#5
1"
#7
0$
#10
0"
#15
1"
#17
1%
1#
#20
0"
#25
0%
1!
1&
1"
#27
1%
0#
#30
0"
#35
0%
0!
0&
1"
#37
1%
1#
#40
0"
#45
0%
1!
1&
1"
#50
0"
#55
1"
#60
0"
#65
1"
#67
1%
0!
0&
1$
#70
0"
#72
0%
0#
0$
#75
1"
#80
0"
#82
